
---------- Begin Simulation Statistics ----------
final_tick                               2198062559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702440                       # Number of bytes of host memory used
host_op_rate                                    62116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38037.51                       # Real time elapsed on the host
host_tick_rate                               57786704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355139636                       # Number of instructions simulated
sim_ops                                    2362748540                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.198063                       # Number of seconds simulated
sim_ticks                                2198062559000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.416085                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293281492                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335500602                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19425741                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462513785                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39150082                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39702965                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          552883                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588321649                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3974097                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801841                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13732774                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555090691                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59124746                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      100149963                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225057229                       # Number of instructions committed
system.cpu0.commit.committedOps            2228864373                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4081840388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.293832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2989879744     73.25%     73.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    645225261     15.81%     89.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    165312458      4.05%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    160080392      3.92%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35497808      0.87%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     10984908      0.27%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7286217      0.18%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8448854      0.21%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59124746      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4081840388                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168854                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151151762                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691590871                       # Number of loads committed
system.cpu0.commit.membars                    7608873                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608879      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238952882     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695392704     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264791622     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228864373                       # Class of committed instruction
system.cpu0.commit.refs                     960184354                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225057229                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228864373                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.971657                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.971657                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            748897666                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5717905                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291844701                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2365376547                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1717206111                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1610828718                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13759765                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18480192                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11697347                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588321649                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                423305512                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2396515925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5693764                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2394869053                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          400                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38905588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134104                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1686420386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332431574                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.545895                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4102389607                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2417037139     58.92%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248479084     30.43%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229990104      5.61%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167653407      4.09%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24363076      0.59%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7019300      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  229243      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613031      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4102389607                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      284659548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13942841                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567772736                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525753                       # Inst execution rate
system.cpu0.iew.exec_refs                  1003648647                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276200546                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              583635606                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729517144                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810905                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6790634                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278241732                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2328971285                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            727448101                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10967590                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2306503290                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3500539                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19948387                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13759765                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27625363                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       298678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35811407                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        61023                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27443                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8900122                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37926273                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9648249                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27443                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2021935                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11920906                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                967999116                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2288840110                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885934                       # average fanout of values written-back
system.cpu0.iew.wb_producers                857583795                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521727                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2289045948                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2819004583                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1461727699                       # number of integer regfile writes
system.cpu0.ipc                              0.507188                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507188                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611902      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278932937     55.19%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18335177      0.79%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802463      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           735979240     31.76%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272809111     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2317470881                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5666759                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002445                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 958945     16.92%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4100027     72.35%     89.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               607785     10.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2315525685                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8743345090                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2288840060                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2429103923                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2317551069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2317470881                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420216                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      100106908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           347067                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           770                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     43761569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4102389607                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804251                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2412135963     58.80%     58.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1203482813     29.34%     88.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382428347      9.32%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79835404      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18078121      0.44%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2933909      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2214596      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             888075      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             392379      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4102389607                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528253                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         42171648                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6070182                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729517144                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278241732                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4387049155                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9094186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              640035711                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421498016                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27092566                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1734075843                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48582626                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                64384                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2871713691                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2348328931                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1507190172                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1603516726                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35104856                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13759765                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            110784377                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                85692151                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2871713644                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        217185                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8864                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55165715                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8818                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6351692811                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4678640660                       # The number of ROB writes
system.cpu0.timesIdled                       56426507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.539482                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18134475                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19386974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1779382                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32980339                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914392                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         929578                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15186                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36206677                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48310                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1379337                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520207                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3566972                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15830987                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082407                       # Number of instructions committed
system.cpu1.commit.committedOps             133884167                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    703780395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.871496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    649290427     92.26%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26915606      3.82%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8812044      1.25%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8647992      1.23%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2011219      0.29%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       696546      0.10%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3540008      0.50%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       299581      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3566972      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    703780395                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457505                       # Number of function calls committed.
system.cpu1.commit.int_insts                125288116                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892464                       # Number of loads committed
system.cpu1.commit.membars                    7603286                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603286      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461947     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694041     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124749      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133884167                       # Class of committed instruction
system.cpu1.commit.refs                      48818802                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082407                       # Number of Instructions Simulated
system.cpu1.committedOps                    133884167                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.441441                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.441441                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            625859639                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418178                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17426946                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155781767                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21102101                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49447578                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1381133                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1125235                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8916193                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36206677                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21129685                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682463918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146847                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157098284                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3562356                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051151                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22461547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19048867                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221942                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         706706644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.227676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673759                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               610880033     86.44%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54428154      7.70%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25163862      3.56%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10803075      1.53%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3491777      0.49%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1872563      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65669      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     724      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     787      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           706706644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1129107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1517469                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31716763                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204884                       # Inst execution rate
system.cpu1.iew.exec_refs                    52316916                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12325567                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              526968114                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40358014                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802237                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1099711                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12635679                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149700673                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39991349                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1442849                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145023959                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3355393                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12138905                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1381133                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19792655                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       104168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1127073                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31462                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2161                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5195                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3465550                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       709341                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2161                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       528958                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988511                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84164532                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143735538                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843804                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71018355                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203063                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143780269                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180230934                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96711249                       # number of integer regfile writes
system.cpu1.ipc                              0.183775                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183775                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86100286     58.78%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44197749     30.18%     94.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8565240      5.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146466808                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4426116                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030219                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 896385     20.25%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3108357     70.23%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               421372      9.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143289523                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1004442605                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143735526                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165518997                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138295008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146466808                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405665                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15816505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           376255                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6716762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    706706644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207253                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.681522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          618754672     87.55%     87.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56196789      7.95%     95.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17813328      2.52%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5964154      0.84%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5417447      0.77%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             949897      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1126444      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             298340      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             185573      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      706706644                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206922                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23802534                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2299695                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40358014                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12635679                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       707835751                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3688282909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              573976397                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335458                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25366567                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24374283                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5260092                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                75339                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191215799                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153357228                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103137739                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52979737                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22339869                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1381133                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53964047                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13802281                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191215787                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31047                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50004991                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   849928434                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302366280                       # The number of ROB writes
system.cpu1.timesIdled                          17342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11853300                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2083698                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14935721                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              53596                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3378648                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16777129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33456165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       345794                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       102076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122551464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8861746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245187034                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8963822                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11716986                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5558215                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11120694                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              354                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5058601                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5058598                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11716986                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50231748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50231748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1429363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1429363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16777255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16777255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16777255                       # Request fanout histogram
system.membus.respLayer1.occupancy        87518364573                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59346723940                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1515698166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   710097486.416184                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    794541500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2214194000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2193515464500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4547094500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    357141153                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       357141153                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    357141153                       # number of overall hits
system.cpu0.icache.overall_hits::total      357141153                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66164359                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66164359                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66164359                       # number of overall misses
system.cpu0.icache.overall_misses::total     66164359                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 872480277998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 872480277998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 872480277998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 872480277998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    423305512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    423305512                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    423305512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    423305512                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156304                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156304                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156304                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156304                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13186.559821                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13186.559821                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13186.559821                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13186.559821                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1554                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.090909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62414480                       # number of writebacks
system.cpu0.icache.writebacks::total         62414480                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3749845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3749845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3749845                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3749845                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62414514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62414514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62414514                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62414514                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 775009293999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 775009293999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 775009293999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 775009293999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147446                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147446                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147446                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147446                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12417.132560                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12417.132560                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12417.132560                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12417.132560                       # average overall mshr miss latency
system.cpu0.icache.replacements              62414480                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    357141153                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      357141153                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66164359                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66164359                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 872480277998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 872480277998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    423305512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    423305512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13186.559821                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13186.559821                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3749845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3749845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62414514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62414514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 775009293999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 775009293999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147446                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147446                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12417.132560                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12417.132560                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          419555465                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62414480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.722085                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        909025536                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       909025536                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    860824192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       860824192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    860824192                       # number of overall hits
system.cpu0.dcache.overall_hits::total      860824192                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     85398995                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      85398995                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     85398995                       # number of overall misses
system.cpu0.dcache.overall_misses::total     85398995                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2552660696926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2552660696926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2552660696926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2552660696926                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    946223187                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    946223187                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    946223187                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    946223187                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090252                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29890.992241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29890.992241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29890.992241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29890.992241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23185238                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2135277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           311214                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          22113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.499341                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.562068                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56444790                       # number of writebacks
system.cpu0.dcache.writebacks::total         56444790                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30415392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30415392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30415392                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30415392                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54983603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54983603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54983603                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54983603                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1054444746356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1054444746356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1054444746356                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1054444746356                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058108                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058108                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058108                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19177.439979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19177.439979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19177.439979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19177.439979                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56444790                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    611665314                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      611665314                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69772096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69772096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1674336439500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1674336439500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    681437410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    681437410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102390                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102390                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23997.221461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23997.221461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20896887                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20896887                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48875209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48875209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 813253512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 813253512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071724                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071724                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16639.386903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16639.386903                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249158878                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249158878                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15626899                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15626899                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 878324257426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 878324257426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264785777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264785777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56205.921432                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56205.921432                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9518505                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9518505                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6108394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6108394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 241191233856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 241191233856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39485.212292                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39485.212292                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3176                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3176                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464509                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464509                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4609.437387                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4609.437387                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2737                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2737                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 78055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027621                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027621                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4712.962963                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4712.962963                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027621                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027621                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3712.962963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3712.962963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333664                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333664                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130902090500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130902090500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89159.611205                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89159.611205                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129433913500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129433913500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88159.611205                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88159.611205                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995755                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          919617823                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56451525                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.290398                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995755                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1956525205                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1956525205                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62173656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51445558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              563348                       # number of demand (read+write) hits
system.l2.demand_hits::total                114198274                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62173656                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51445558                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15712                       # number of overall hits
system.l2.overall_hits::.cpu1.data             563348                       # number of overall hits
system.l2.overall_hits::total               114198274                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            240857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4997736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3136861                       # number of demand (read+write) misses
system.l2.demand_misses::total                8383444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           240857                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4997736                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7990                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3136861                       # number of overall misses
system.l2.overall_misses::total               8383444                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  21750369489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 524463617975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    816049477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 339168143706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     886198180647                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  21750369489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 524463617975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    816049477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 339168143706                       # number of overall miss cycles
system.l2.overall_miss_latency::total    886198180647                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62414513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56443294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3700209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122581718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62414513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56443294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3700209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122581718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.337102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068391                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.337102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068391                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90304.078723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104940.240536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102133.851940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108123.421378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105708.129099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90304.078723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104940.240536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102133.851940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108123.421378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105708.129099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             498178                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15380                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.391287                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8135191                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5558215                       # number of writebacks
system.l2.writebacks::total                   5558215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         134905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              144663                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        134905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             144663                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       240812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4862831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3127203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8238781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       240812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4862831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3127203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8635050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16873831                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19340575989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 465931179278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    733604478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 307158529757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 793163889502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19340575989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 465931179278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    733604478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 307158529757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 822465592118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1615629481620                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.334782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.334782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137654                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80314.004240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95814.799913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92451.730057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98221.487303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96271.995760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80314.004240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95814.799913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92451.730057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98221.487303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95247.345657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95747.639147                       # average overall mshr miss latency
system.l2.replacements                       25481638                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13535611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13535611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13535611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13535611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108753714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108753714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108753714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108753714                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8635050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8635050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 822465592118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 822465592118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95247.345657                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95247.345657                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4011.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2734.848485                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       901500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       411500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19595.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19893.939394                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       199000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19892.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4637402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           309534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4946936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2936317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2190928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5127245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 307735315315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 233082182593                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  540817497908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7573719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10074181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.387698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104803.165093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106385.140266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105479.160428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5715                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69531                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2872501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2185213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5057714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 273708201930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210734739117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 484442941047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.379272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95285.676813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96436.703935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95782.984377                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62173656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62189368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       240857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           248847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  21750369489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    816049477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22566418966                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62414513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62438215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.337102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90304.078723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102133.851940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90683.910057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       240812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       248747                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19340575989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    733604478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20074180467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.334782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80314.004240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92451.730057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80701.196264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46808156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       253814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47061970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2061419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       945933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3007352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 216728302660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106085961113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 322814263773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48869575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1199747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50069322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105135.492910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112149.550880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107341.695875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        71089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3943                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        75032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1990330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       941990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2932320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 192222977348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96423790640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 288646767988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96578.445458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102361.798575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98436.312540                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               198                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1231                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1286                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19111986                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1541993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20653979                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1418                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868124                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866577                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15525.577579                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28036.236364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16060.636858                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          229                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          246                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1002                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1040                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19769486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       791494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20560980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.706629                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.575758                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.700809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19730.025948                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20828.789474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19770.173077                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                   253263200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25482081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.938874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.765247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.233495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.831304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.838597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.323742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.050523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.239433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1984463129                       # Number of tag accesses
system.l2.tags.data_accesses               1984463129                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15411968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     311300224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        507840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     200146944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    546270400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1073637376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15411968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       507840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15919808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355725760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355725760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         240812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4864066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3127296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8535475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16775584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5558215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5558215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7011615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        141624824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           231040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91056073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    248523591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             488447143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7011615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       231040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7242655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161836049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161836049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161836049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7011615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       141624824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          231040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91056073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    248523591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650283192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5440145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    240812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4715448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3056519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8522997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018282994250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30876270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5119025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16775584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5558215                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16775584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5558215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 231873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118070                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            759436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            785055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            776154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            925224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3465580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1335968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            941570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            895026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            851004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            982126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           838263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           826591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           791274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           789220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           795881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           785339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            289023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            343047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            397291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            405477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            408055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            373779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            406941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           356620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           350778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           304421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           313764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           305909                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 693884904610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                82718555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1004079485860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41942.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60692.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11343271                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2892180                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16775584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5558215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4896231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2739493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1197909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  990828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  899143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  782635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  675856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  622449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  569148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  520312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 533908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 792896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 436090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 303886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 238308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 174884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 112903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 288572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 335012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 346633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 336596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7748368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.581785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.667146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.784912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4906596     63.32%     63.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1551231     20.02%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       295667      3.82%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158482      2.05%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       126701      1.64%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       114301      1.48%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        99269      1.28%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        95110      1.23%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       401011      5.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7748368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.626522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.707508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    620.768321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333359    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289139     86.73%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4632      1.39%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25261      7.58%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9209      2.76%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3262      0.98%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1159      0.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              418      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              174      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1058797504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14839872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348167808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1073637376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355725760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       481.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    488.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2198062542500                       # Total gap between requests
system.mem_ctrls.avgGap                      98418.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15411968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    301788672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       507840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    195617216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    545471808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348167808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7011614.813643709756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137297580.892009556293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231039.830017868051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88995290.511201515794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 248160274.495626866817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158397588.173467457294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       240812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4864066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3127296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8535475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5558215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9374785106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 265325039014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    399911007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178022020444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 550957730289                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52788853184820                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38929.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54547.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50398.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56925.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64549.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9497447.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26136255600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13891726530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47550243720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14258978100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     173512872000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     420381150300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     490050843840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1185782070090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.466934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1268502015493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73398000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 856162543507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29187191880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15513330030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         70571852820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14138458740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     173512872000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     731433044190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     228112406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1262469156540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.355426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 583194581673                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73398000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1541469977327                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20486593383.333332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99862346100.894287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     94.44%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 790848099500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   354269154500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1843793404500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21103070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21103070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21103070                       # number of overall hits
system.cpu1.icache.overall_hits::total       21103070                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26615                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26615                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26615                       # number of overall misses
system.cpu1.icache.overall_misses::total        26615                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1129425500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1129425500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1129425500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1129425500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21129685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21129685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21129685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21129685                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001260                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001260                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001260                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001260                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42435.675371                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42435.675371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42435.675371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42435.675371                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23670                       # number of writebacks
system.cpu1.icache.writebacks::total            23670                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2913                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2913                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23702                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23702                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23702                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23702                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1023914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1023914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1023914500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1023914500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001122                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001122                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43199.497933                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43199.497933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43199.497933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43199.497933                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23670                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21103070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21103070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1129425500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1129425500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21129685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21129685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42435.675371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42435.675371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2913                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2913                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23702                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23702                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1023914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1023914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43199.497933                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43199.497933                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.203151                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20641337                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           872.046346                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        351425500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.203151                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975098                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975098                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42283072                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42283072                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36588233                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36588233                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36588233                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36588233                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9971830                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9971830                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9971830                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9971830                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1039386466449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1039386466449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1039386466449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1039386466449                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46560063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46560063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46560063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46560063                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214171                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214171                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214171                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214171                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104232.268947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104232.268947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104232.268947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104232.268947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9848933                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1373616                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96887                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          16379                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.653813                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.864461                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3700476                       # number of writebacks
system.cpu1.dcache.writebacks::total          3700476                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7614228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7614228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7614228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7614228                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2357602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2357602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2357602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2357602                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 235298483132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 235298483132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 235298483132                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 235298483132                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050636                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050636                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050636                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050636                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99804.158264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99804.158264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99804.158264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99804.158264                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3700476                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32525909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32525909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5909847                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5909847                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 500583199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 500583199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38435756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38435756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153759                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153759                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84703.241725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84703.241725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4709573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4709573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1200274                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1200274                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111708109500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111708109500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93068.840531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93068.840531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4062324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4062324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4061983                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4061983                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 538803267449                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 538803267449                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 132645.377258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132645.377258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2904655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2904655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157328                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157328                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123590373632                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123590373632                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106789.409426                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106789.409426                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8498000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8498000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53112.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53112.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80138.297872                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80138.297872                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6513.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6513.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       618500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       618500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5522.321429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5522.321429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119216385500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119216385500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355064                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355064                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88321.322074                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88321.322074                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117866582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117866582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355064                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355064                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87321.322074                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87321.322074                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.991130                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42746791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3707304                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.530425                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        351437000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.991130                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104432485                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104432485                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2198062559000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112508575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19093826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109047799                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19923423                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15926588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10087042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10087042                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62438215                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50070361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1484                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187243505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    169341514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        71074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11108352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367764445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7989055488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7224837312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3031808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473643712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15690568320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41422676                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356615616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        164009056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057474                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              154734258     94.34%     94.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9124278      5.56%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 149536      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    984      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          164009056                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245179777290                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84683663881                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93642867217                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5561970152                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35600404                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4512                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2449815582500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 438786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730540                       # Number of bytes of host memory used
host_op_rate                                   441005                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6265.80                       # Real time elapsed on the host
host_tick_rate                               40178917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749343052                       # Number of instructions simulated
sim_ops                                    2763246511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.251753                       # Number of seconds simulated
sim_ticks                                251753023500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.435640                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26483163                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29946256                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           649705                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39647082                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3410984                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3417590                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6606                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55179523                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2820                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1876                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573376                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50775151                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13206734                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12792944                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200748254                       # Number of instructions committed
system.cpu0.commit.committedOps             203895413                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    497412849                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.409912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.456387                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    435899488     87.63%     87.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23748163      4.77%     92.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12350907      2.48%     94.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5240537      1.05%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3227862      0.65%     96.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1707285      0.34%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1601031      0.32%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       430842      0.09%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13206734      2.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    497412849                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999371                       # Number of function calls committed.
system.cpu0.commit.int_insts                191309099                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45869130                       # Number of loads committed
system.cpu0.commit.membars                    4721169                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721300      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149006383     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870854     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219396      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203895413                       # Class of committed instruction
system.cpu0.commit.refs                      50090468                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200748254                       # Number of Instructions Simulated
system.cpu0.committedOps                    203895413                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.502017                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.502017                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            399501696                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76403                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25977957                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218642817                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20654818                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 73156817                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574111                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               155392                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5534943                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55179523                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34587686                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    462118805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141084                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220684692                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1300880                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109859                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36653118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29894147                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.439370                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         499422385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.448184                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.849372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               355301739     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                84682502     16.96%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47620383      9.54%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8557994      1.71%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1235021      0.25%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  430706      0.09%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17388      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575150      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1502      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           499422385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      708                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1394                       # number of floating regfile writes
system.cpu0.idleCycles                        2853138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583299                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52722073                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.426913                       # Inst execution rate
system.cpu0.iew.exec_refs                    54452926                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4724721                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27338876                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49073931                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576799                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            91908                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4896531                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216513614                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49728205                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           349648                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214427951                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                453596                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             72033414                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574111                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             72871345                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       605586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          278171                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16246                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3204801                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       675193                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       426773                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        156526                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                170586071                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212293118                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.732661                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124981681                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.422663                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212396445                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277911990                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155122020                       # number of integer regfile writes
system.cpu0.ipc                              0.399678                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.399678                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721702      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155390940     72.35%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27437      0.01%     74.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49439      0.02%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                310      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                42      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49861842     23.22%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4724514      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1123      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214777598                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1756                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3480                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1718                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2809                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1235825                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005754                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1114998     90.22%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      7      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                119625      9.68%     99.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1163      0.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211289965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         930243508                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212291400                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229129422                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210215289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214777598                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298325                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12618204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            33581                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           948                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5675960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    499422385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.430052                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.010498                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          383109108     76.71%     76.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           66005212     13.22%     89.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           28845541      5.78%     95.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7018009      1.41%     97.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7978761      1.60%     98.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2541155      0.51%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2635441      0.53%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             719452      0.14%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             569706      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      499422385                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.427609                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2539240                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          818676                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49073931                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4896531                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1175                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       502275523                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1230525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              102376429                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148753827                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2712592                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22991454                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              49449040                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               137814                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282838851                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217407196                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158927119                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 75611614                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4923428                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574111                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60263895                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10173297                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              722                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282838129                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     237604882                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574739                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21174110                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574617                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   700889701                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435491894                       # The number of ROB writes
system.cpu0.timesIdled                          88837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  402                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.044487                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28060604                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31163045                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982534                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40957549                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3095966                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3096484                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             518                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56606606                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          482                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1526                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980724                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334856                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12547512                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20679000                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455162                       # Number of instructions committed
system.cpu1.commit.committedOps             196602558                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    439438255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.447395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.499967                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    378200009     86.06%     86.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23723767      5.40%     91.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13077506      2.98%     94.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6293858      1.43%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2928296      0.67%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       685137      0.16%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1551950      0.35%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       430220      0.10%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12547512      2.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    439438255                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123291                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018957                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434015                       # Number of loads committed
system.cpu1.commit.membars                    4721451                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721451      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541191     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435541     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904199      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602558                       # Class of committed instruction
system.cpu1.commit.refs                      47339740                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455162                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602558                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.290564                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.290564                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            335963518                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2019                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27262886                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220710933                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20948217                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79608703                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981065                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3057                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5124213                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56606606                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34968798                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    406227142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               100260                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224679797                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1965750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.127745                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35415699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31156570                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.507039                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         442625716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.514721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.899058                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               296914466     67.08%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                85009732     19.21%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48535315     10.97%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9017458      2.04%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196838      0.04%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377458      0.31%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     219      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573845      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           442625716                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         495755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025990                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52753675                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.477929                       # Inst execution rate
system.cpu1.iew.exec_refs                    52018690                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946134                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29289725                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48759081                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575967                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           142068                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4086623                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          217011700                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             48072556                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           701569                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211780733                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                481137                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49470874                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981065                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50300466                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       266063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1598                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5325066                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       180898                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       720311                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305679                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                168805711                       # num instructions consuming a value
system.cpu1.iew.wb_count                    210003935                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728124                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122911425                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.473920                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     210249814                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274545116                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153493439                       # number of integer regfile writes
system.cpu1.ipc                              0.436574                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.436574                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721774      2.22%      2.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155539719     73.20%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  83      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48275402     22.72%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945228      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212482302                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1235701                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005816                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1184710     95.87%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 50988      4.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208996229                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         868915761                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    210003935                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        237420863                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210714123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212482302                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297577                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20409142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            89740                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9283953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    442625716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.480050                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.063631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          328232035     74.16%     74.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64237101     14.51%     88.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29248256      6.61%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6966867      1.57%     96.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7507856      1.70%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1577937      0.36%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3628070      0.82%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             662193      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             565401      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      442625716                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.479513                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2410599                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          790376                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48759081                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4086623                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    323                       # number of misc regfile reads
system.cpu1.numCycles                       443121471                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    60283925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               83809673                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142778094                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2873402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23223835                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31455570                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               204755                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284885075                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218731848                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159994624                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81619261                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4633452                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981065                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42020071                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17216530                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284885075                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     210971811                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574438                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16138524                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574428                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   644170780                       # The number of ROB reads
system.cpu1.rob.rob_writes                  437903980                       # The number of ROB writes
system.cpu1.timesIdled                           4927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4742203                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1867421                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7701828                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1416                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1085737                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9686518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19279705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268212                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92677                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7319470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5885545                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14638192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5978222                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9491180                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       504009                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9089315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1014                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            773                       # Transaction distribution
system.membus.trans_dist::ReadExReq            193414                       # Transaction distribution
system.membus.trans_dist::ReadExResp           193413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9491180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28964298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28964298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    652070528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               652070528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9686381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9686381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9686381                       # Request fanout histogram
system.membus.respLayer1.occupancy        50665294503                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23268542255                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   251753023500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   251753023500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 68                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18096455.882353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18769180.770843                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       213500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41542500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   251137744000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    615279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34443743                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34443743                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34443743                       # number of overall hits
system.cpu0.icache.overall_hits::total       34443743                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       143943                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        143943                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       143943                       # number of overall misses
system.cpu0.icache.overall_misses::total       143943                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3286480499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3286480499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3286480499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3286480499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34587686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34587686                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34587686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34587686                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004162                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004162                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22831.818838                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22831.818838                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22831.818838                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22831.818838                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.025000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107699                       # number of writebacks
system.cpu0.icache.writebacks::total           107699                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36245                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36245                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36245                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36245                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107698                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107698                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107698                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107698                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2804455499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2804455499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2804455499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2804455499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003114                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003114                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26039.996091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26039.996091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26039.996091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26039.996091                       # average overall mshr miss latency
system.cpu0.icache.replacements                107699                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34443743                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34443743                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       143943                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       143943                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3286480499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3286480499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34587686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34587686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22831.818838                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22831.818838                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36245                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36245                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107698                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107698                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2804455499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2804455499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26039.996091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26039.996091                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34551642                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107731                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           320.721445                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69283071                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69283071                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37721411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37721411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37721411                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37721411                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11157638                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11157638                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11157638                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11157638                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 769977222709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 769977222709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 769977222709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 769977222709                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48879049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48879049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48879049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48879049                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.228270                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.228270                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.228270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.228270                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69008.980459                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69008.980459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69008.980459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69008.980459                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44927669                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          288                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           751213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.806831                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4108261                       # number of writebacks
system.cpu0.dcache.writebacks::total          4108261                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7068816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7068816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7068816                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7068816                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4088822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4088822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4088822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4088822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 350021214066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 350021214066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 350021214066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 350021214066                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083652                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85604.414686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85604.414686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85604.414686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85604.414686                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4108261                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36574469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36574469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9658917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9658917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 643063954500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 643063954500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46233386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46233386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.208916                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208916                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66577.231640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66577.231640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5676453                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5676453                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3982464                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3982464                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 338683657000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 338683657000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85043.746033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85043.746033                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1146942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1146942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1498721                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1498721                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 126913268209                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126913268209                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.566482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.566482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84681.050181                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84681.050181                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1392363                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1392363                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11337557066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11337557066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106598.065646                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106598.065646                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553499                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553499                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20635                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20635                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    521729000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    521729000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013109                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013109                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25283.692755                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25283.692755                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          230                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          230                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20405                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20405                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    494285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    494285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012963                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012963                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24223.744180                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24223.744180                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573364                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573364                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          435                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          435                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3107500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3107500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573799                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573799                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000276                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000276                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7143.678161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7143.678161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          435                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          435                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2672500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2672500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6143.678161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6143.678161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          908                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            908                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          968                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          968                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     13484500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     13484500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.515991                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.515991                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13930.268595                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13930.268595                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          968                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          968                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     12516500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     12516500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.515991                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.515991                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12930.268595                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12930.268595                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44960972                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4109668                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.940293                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996326                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108167352                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108167352                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               88063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              684293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              373612                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1146569                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              88063                       # number of overall hits
system.l2.overall_hits::.cpu0.data             684293                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                601                       # number of overall hits
system.l2.overall_hits::.cpu1.data             373612                       # number of overall hits
system.l2.overall_hits::total                 1146569                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3423589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4155                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2721745                       # number of demand (read+write) misses
system.l2.demand_misses::total                6169125                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19636                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3423589                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4155                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2721745                       # number of overall misses
system.l2.overall_misses::total               6169125                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1582903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 334353792560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    344294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 260896924450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     597177914510                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1582903000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 334353792560                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    344294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 260896924450                       # number of overall miss cycles
system.l2.overall_miss_latency::total    597177914510                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4107882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7315694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4107882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7315694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.182323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.833420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.873633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.182323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.833420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.873633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80612.293746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97661.779075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82862.695548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95856.490762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96801.072196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80612.293746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97661.779075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82862.695548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95856.490762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96801.072196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             161115                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7149                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.536718                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3260184                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              504009                       # number of writebacks
system.l2.writebacks::total                    504009                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               52574                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              52574                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3376190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2716644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6116551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3376190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2716644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3575911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9692462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1385520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 297760102096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    301755004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233432269452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 532879646552                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1385520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 297760102096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    301755004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233432269452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 322374369661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 855254016213                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.182091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.821881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.863331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.182091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.821881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.863331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.324886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70650.145327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88194.118843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73491.233317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85926.705690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87120.935729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70650.145327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88194.118843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73491.233317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85926.705690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90151.675940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88239.088914                       # average overall mshr miss latency
system.l2.replacements                       15557852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560373                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6491963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6491963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6491963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6491963                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3575911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3575911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 322374369661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 322374369661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90151.675940                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90151.675940                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.910000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.892655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3119.402985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1989.010989                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2468.354430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1825499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3180499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.910000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.892655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20223.880597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20060.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20129.740506                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       217500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        93000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       310500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.678571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.810526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5723.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2384.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4032.467532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       705000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       748000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1453000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.974359                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.768421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19684.210526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19904.109589                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         100201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              196677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11099536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10485416500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21584952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.943352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110772.706859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108684.196069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109748.229330                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1818                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3267                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        98383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        95027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         193410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9982303000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9441997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19424300000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.926237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.950318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101463.697997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99361.202606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100430.691278                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         88063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1582903000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    344294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1927197500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         112455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.182323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.873633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.211560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80612.293746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82862.695548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81005.317137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1385520000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    301755004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1687275004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.182091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.863331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.210902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70650.145327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73491.233317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71142.008011                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       678276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       370093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1048369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3323388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2625269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5948657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 323254256560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 250411507950                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 573665764510                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4001664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6997026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.830502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97266.481241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95385.085471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96436.181227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        49233                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3277807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2621617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5899424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 287777799096                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 223990272452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 511768071548                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.819111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.875225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87795.833951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85439.739082                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86748.820147                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    17883753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15557916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.149495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.852340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.087628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.953165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.336722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.748501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.388318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.114636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.355445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 130504268                       # Number of tag accesses
system.l2.tags.data_accesses                130504268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1255104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     216126080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        262784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     173868480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    228301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          619813952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1255104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       262784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1517888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32256576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32256576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3376970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2716695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3567211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9684593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       504009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             504009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4985458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858484546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1043817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        690631149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    906847119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2461992088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4985458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1043817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6029274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128127859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128127859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128127859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4985458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858484546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1043817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       690631149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    906847119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2590119947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3372877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2714683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3560129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009876057750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16204165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9684593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     504009                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9684593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   504009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2045                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            604107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            609464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            594395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            612809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            506828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            628366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            706829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            601621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            651985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           570208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           555251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           582474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           567075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           598746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           623310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 307562114774                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                48357030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            488900977274                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31801.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50551.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7185867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  471242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9684593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               504009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2338872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1674858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1090420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  914907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  708304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  538058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  416784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  346569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  294790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  249784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 220598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 351382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 179897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 113237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  89188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  67840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  48077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  26454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2516257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.755712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.398107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.615907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1401910     55.71%     55.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       448950     17.84%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113874      4.53%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71277      2.83%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57401      2.28%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47635      1.89%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41559      1.65%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35147      1.40%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       298504     11.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2516257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     317.540336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.387263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6918.684077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30441     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.480875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.454296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23660     77.68%     77.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              845      2.77%     80.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4557     14.96%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1096      3.60%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              165      0.54%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.27%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              618969984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  843968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32125312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               619813952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32256576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2458.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2461.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  251752903000                       # Total gap between requests
system.mem_ctrls.avgGap                      24709.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1255104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    215864128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       262784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    173739712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    227848256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32125312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4985457.503353480250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 857444033.835009694099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1043816.659465064993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 690119664.044471740723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 905046751.106844186783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127606459.510902360082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3376970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2716695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3567211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       504009                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    573915842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 158007054473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130916377                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 121096888708                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 209092201874                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6005172262612                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29265.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46789.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31884.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44575.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58615.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11914811.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8708957880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4628928480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33919783800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307359440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19873155120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105584899620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7759560960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       181782645300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        722.067377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19085944991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8406580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 224260498509                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9257102820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4920266835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35134055040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312861320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19873155120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     106047965910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7369610400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183915017445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.537472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17977958753                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8406580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225368484747                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                412                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    145856961.352657                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   284558060.997059                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    845479500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221560632500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30192391000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34963701                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34963701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34963701                       # number of overall hits
system.cpu1.icache.overall_hits::total       34963701                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5097                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5097                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5097                       # number of overall misses
system.cpu1.icache.overall_misses::total         5097                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    380527000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    380527000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    380527000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    380527000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34968798                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34968798                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34968798                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34968798                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74657.053169                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74657.053169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74657.053169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74657.053169                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4756                       # number of writebacks
system.cpu1.icache.writebacks::total             4756                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          341                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          341                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4756                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4756                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    358700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    358700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    358700000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    358700000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75420.521447                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75420.521447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75420.521447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75420.521447                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4756                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34963701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34963701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    380527000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    380527000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34968798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34968798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74657.053169                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74657.053169                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    358700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    358700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75420.521447                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75420.521447                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35453892                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4788                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7404.739348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69942352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69942352                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37619970                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37619970                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37619970                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37619970                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10492510                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10492510                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10492510                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10492510                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 713080181498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 713080181498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 713080181498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 713080181498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48112480                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48112480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48112480                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48112480                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218083                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218083                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218083                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218083                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67960.876997                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67960.876997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67960.876997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67960.876997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23481883                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3605                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           322278                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             68                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.862197                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.014706                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095071                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095071                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7419547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7419547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7419547                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7419547                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3072963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3072963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3072963                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3072963                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 271681634500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 271681634500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 271681634500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 271681634500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063870                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063870                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063870                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88410.317501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88410.317501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88410.317501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88410.317501                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095071                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36780865                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36780865                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9001296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9001296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 590224760000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 590224760000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45782161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45782161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.196611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.196611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65571.086652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65571.086652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6028308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6028308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2972988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2972988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 261009406500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 261009406500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87793.629339                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87793.629339                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       839105                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        839105                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1491214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1491214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 122855421498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 122855421498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.639918                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.639918                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82386.177636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82386.177636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1391239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1391239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10672228000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10672228000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042902                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042902                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106748.967242                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106748.967242                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23452                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23452                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    572792500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    572792500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24424.036330                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24424.036330                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23320                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23320                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    541689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    541689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014816                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014816                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23228.516295                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23228.516295                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573498                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573498                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          360                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          360                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2605500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2605500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000229                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000229                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7237.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7237.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          360                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          360                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2245500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2245500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000229                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6237.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6237.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1010                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1010                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14111000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14111000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1526                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1526                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.661861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.661861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13971.287129                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13971.287129                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13101000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13101000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.661861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.661861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12971.287129                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12971.287129                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.934209                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43843782                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096871                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.157445                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.934209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105620570                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105620570                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 251753023500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7111613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1064382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6755413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15053843                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6567893                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           795                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        112455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6999158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       323097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12326918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21952513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13785472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525833152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       608768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396187328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936414720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22130540                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32464000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29447340                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215360                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23198242     78.78%     78.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6156421     20.91%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  92677      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29447340                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14635687885                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6166744420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161566464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4647729391                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7160946                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
