0.7
2020.2
Nov 18 2020
09:47:47
D:/diplomski_projekt/riscv_core/riscv_core.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/diplomski_projekt/riscv_core/riscv_core.srcs/sim_1/new/testbench.sv,1624541897,systemVerilog,,,,testbench,,uvm,,,,,,
D:/diplomski_projekt/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv,1624618919,systemVerilog,,D:/diplomski_projekt/riscv_core/riscv_core.srcs/sim_1/new/testbench.sv,,core,,uvm,,,,,,
