<profile>

<section name = "Vitis HLS Report for 'tpgPatternCrossHatch'" level="0">
<item name = "Date">Tue Sep  6 19:51:41 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 9.641 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 20.000 ns, 20.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_reg_ap_uint_10_s_fu_173">reg_ap_uint_10_s, 1, 1, 20.000 ns, 20.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 368, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 11, 13, -</column>
<column name="Memory">0, -, 16, 2, -</column>
<column name="Multiplexer">-, -, -, 52, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_reg_ap_uint_10_s_fu_173">reg_ap_uint_10_s, 0, 0, 11, 13, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="blkYuv_1_U">tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R, 0, 8, 1, 0, 3, 8, 1, 24</column>
<column name="whiYuv_1_U">tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R, 0, 8, 1, 0, 3, 8, 1, 24</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1396_fu_151_p2">+, 0, 0, 21, 14, 4</column>
<column name="add_ln1398_fu_187_p2">+, 0, 0, 21, 14, 4</column>
<column name="add_ln1404_fu_217_p2">+, 0, 0, 24, 17, 2</column>
<column name="add_ln886_3_fu_433_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln886_fu_275_p2">+, 0, 0, 17, 10, 1</column>
<column name="grp_reg_ap_uint_10_s_fu_173_d">+, 0, 0, 17, 10, 2</column>
<column name="ret_V_fu_249_p2">+, 0, 0, 18, 11, 2</column>
<column name="sub40_fu_317_p2">+, 0, 0, 24, 17, 2</column>
<column name="sub_ln887_fu_415_p2">-, 0, 0, 17, 10, 10</column>
<column name="and_ln1404_fu_229_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1409_fu_269_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_433">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_437">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_440">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_443">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_77">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp6_fu_462_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp_fu_451_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp80_fu_323_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp82_fu_329_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1065_1_fu_409_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln1065_fu_263_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln1073_fu_403_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln1404_1_fu_211_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1404_2_fu_223_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln1404_fu_197_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1428_fu_335_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="or_ln1449_fu_445_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1459_fu_361_p2">or, 0, 0, 2, 1, 1</column>
<column name="conv2_i_i15_fu_385_p3">select, 0, 0, 9, 1, 2</column>
<column name="conv2_i_i_fu_392_p3">select, 0, 0, 9, 1, 1</column>
<column name="newSel9_fu_480_p3">select, 0, 0, 8, 1, 2</column>
<column name="newSel_fu_467_p3">select, 0, 0, 8, 1, 1</column>
<column name="pix_val_V_8_fu_496_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix_val_V_fu_488_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1459_1_fu_353_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln1459_fu_367_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1472_fu_504_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="or_cond_fu_475_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln1449_fu_456_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_hHatch_phi_fu_126_p10">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_hHatch_reg_122">9, 2, 1, 2</column>
<column name="xCount_V_2">21, 5, 10, 50</column>
<column name="yCount_V_2">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_hHatch_reg_122">1, 0, 1, 0</column>
<column name="icmp_ln1404_1_reg_533">1, 0, 1, 0</column>
<column name="icmp_ln1428_reg_552">1, 0, 1, 0</column>
<column name="vHatch">1, 0, 1, 0</column>
<column name="xCount_V_2">10, 0, 10, 0</column>
<column name="yCount_V_2">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="ap_return_2">out, 8, ap_ctrl_hs, tpgPatternCrossHatch, return value</column>
<column name="y">in, 16, ap_none, y, scalar</column>
<column name="x">in, 16, ap_none, x, scalar</column>
<column name="width">in, 16, ap_stable, width, scalar</column>
<column name="height">in, 16, ap_stable, height, scalar</column>
<column name="color">in, 8, ap_stable, color, scalar</column>
</table>
</item>
</section>
</profile>
