#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jul 10 10:53:05 2019
# Process ID: 6068
# Current directory: C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4016 C:\Users\berkaythefair\Downloads\BurakK\Burak\VC707\VC707\VC707BaseSystemExtended.xpr
# Log file: C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/vivado.log
# Journal file: C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Burak/Desktop/VC707BaseSystemExtended' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 937.914 ; gain = 310.488
file copy -force C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.runs/impl_1/design_1_wrapper.sysdef C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.sdk -hwspec C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.sdk -hwspec C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_125M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_pwm_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_pwm_data_fifo_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:user:axi_bus_driver:1.0 - axi_bus_driver_0
Adding cell -- xilinx.com:user:axis_pwm_generator:1.0 - axis_pwm_generator_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/berkaythefair/Downloads/BurakK/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1006.770 ; gain = 68.855
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 18:28:45 2019...
