 ** Message System Log
 ** Database: 
 ** Date:   Wed Aug 30 12:15:22 2023


****************
Macro Parameters
****************

Name                            : FIFO
Family                          : PA3LCLP
Output Format                   : VHDL
Type                            : FIFO
Write Enable                    : Active High
Read Clock                      : Rising
Write Clock                     : Rising
Reset                           : Active High
Read Enable                     : Active High
Write Depth                     : 256
Write Width                     : 32
Read Depth                      : 256
Read Width                      : 32
Almost Full                     : 250
Almost Empty                    : 5
Flags                           : Static
AFFlag Units                    : Write Words
AEFlag Units                    : Read Words
Read Pipe Mode1                 : No Pipe
Count Read After Empty          : No
Count Write After Full          : No
Portname DataIn                 : DATA
Portname DataOut                : Q
Portname AE Port                : AEVAL
Portname AF Port                : AFVAL
Portname Write En               : WE
Portname Read En                : RE
Portname WClock                 : WCLOCK
Portname RClock                 : RCLOCK
Portname AE Flag                : AEMPTY
Portname AF Flag                : AFULL
Portname Full Flag              : FULL
Portname Empty Flag             : EMPTY
Portname Reset                  : RESET


Cascade Configuration:
     Block configuration        : 256x18
     Number of blocks depth wise: 1
     Number of blocks width wise: 2

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      7  Total:   6144   (0.11%)
    IO (W/ clocks)             Used:      0  Total:     68   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:      8   (25.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen\FIFO\FIFO.vhd.

 ** Log Ended:   Wed Aug 30 12:15:23 2023

