#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55756127c050 .scope module, "controller_tb" "controller_tb" 2 15;
 .timescale -9 -12;
P_0x55756125c7b0 .param/l "NCLOCK" 0 2 24, +C4<00000000000000000000001010001010>;
v0x55756129dcb0_0 .net "BIST_END", 0 0, L_0x5575612611e0;  1 drivers
v0x55756129dd70_0 .var "CLK", 0 0;
v0x55756129de10_0 .net "FINISH", 0 0, L_0x5575612aee20;  1 drivers
v0x55756129deb0_0 .net "INIT", 0 0, L_0x5575612ae510;  1 drivers
v0x55756129df50_0 .var "RESET", 0 0;
v0x55756129dff0_0 .net "RUNNING", 0 0, L_0x55756125b560;  1 drivers
v0x55756129e0c0_0 .var "START", 0 0;
v0x55756129e190_0 .net "TOGGLE", 0 0, L_0x557561261400;  1 drivers
v0x55756129e260_0 .var/i "pulsecount", 31 0;
v0x55756129e300_0 .var/i "runningcount", 31 0;
E_0x557561260110 .event edge, v0x55756129cf30_0;
E_0x557561260f90 .event posedge, v0x55756129da10_0;
S_0x55756127c1d0 .scope module, "uut" "controller" 2 26, 3 6 0, S_0x55756127c050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /OUTPUT 1 "init"
    .port_info 4 /OUTPUT 1 "toggle"
    .port_info 5 /OUTPUT 1 "running"
    .port_info 6 /OUTPUT 1 "finish"
    .port_info 7 /OUTPUT 1 "bist_end"
    .port_info 8 /OUTPUT 1 "pass_fail"
P_0x55756127c350 .param/l "FINISH" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x55756127c390 .param/l "IDLE" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x55756127c3d0 .param/l "INIT" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x55756127c410 .param/l "NCLOCK" 0 3 21, +C4<00000000000000000000001010001010>;
P_0x55756127c450 .param/l "RUNNING" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x55756127c490 .param/l "START" 0 3 19, +C4<00000000000000000000000000000001>;
L_0x55756125b560 .functor AND 1, L_0x5575612ae7e0, L_0x5575612aeac0, C4<1>, C4<1>;
L_0x557561261620 .functor OR 1, v0x55756129df50_0, v0x55756129e0c0_0, C4<0>, C4<0>;
L_0x5575612611e0 .functor AND 1, v0x55756129cff0_0, L_0x5575612af0a0, C4<1>, C4<1>;
L_0x557561261400 .functor AND 1, L_0x5575612af3c0, v0x55756129dad0_0, C4<1>, C4<1>;
L_0x557561261730 .functor OR 1, v0x55756129df50_0, v0x55756129e0c0_0, C4<0>, C4<0>;
L_0x557561261510 .functor XOR 1, v0x55756129e0c0_0, v0x55756129df50_0, C4<0>, C4<0>;
v0x557561278f20_0 .net *"_s0", 31 0, L_0x55756129e3a0;  1 drivers
L_0x7fcfe7e5c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5575612792c0_0 .net *"_s11", 28 0, L_0x7fcfe7e5c0a8;  1 drivers
L_0x7fcfe7e5c0f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557561274dc0_0 .net/2u *"_s12", 31 0, L_0x7fcfe7e5c0f0;  1 drivers
v0x55756129bfc0_0 .net *"_s14", 0 0, L_0x5575612ae7e0;  1 drivers
v0x55756129c080_0 .net *"_s16", 31 0, L_0x5575612ae950;  1 drivers
L_0x7fcfe7e5c138 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756129c1b0_0 .net *"_s19", 20 0, L_0x7fcfe7e5c138;  1 drivers
L_0x7fcfe7e5c180 .functor BUFT 1, C4<00000000000000000000001010001010>, C4<0>, C4<0>, C4<0>;
v0x55756129c290_0 .net/2u *"_s20", 31 0, L_0x7fcfe7e5c180;  1 drivers
v0x55756129c370_0 .net *"_s22", 0 0, L_0x5575612aeac0;  1 drivers
v0x55756129c430_0 .net *"_s26", 31 0, L_0x5575612aed30;  1 drivers
L_0x7fcfe7e5c1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756129c510_0 .net *"_s29", 28 0, L_0x7fcfe7e5c1c8;  1 drivers
L_0x7fcfe7e5c018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756129c5f0_0 .net *"_s3", 28 0, L_0x7fcfe7e5c018;  1 drivers
L_0x7fcfe7e5c210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55756129c6d0_0 .net/2u *"_s30", 31 0, L_0x7fcfe7e5c210;  1 drivers
v0x55756129c7b0_0 .net *"_s34", 0 0, L_0x557561261620;  1 drivers
v0x55756129c890_0 .net *"_s37", 0 0, L_0x5575612af0a0;  1 drivers
L_0x7fcfe7e5c060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55756129c950_0 .net/2u *"_s4", 31 0, L_0x7fcfe7e5c060;  1 drivers
v0x55756129ca30_0 .net *"_s40", 31 0, L_0x5575612af230;  1 drivers
L_0x7fcfe7e5c258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756129cb10_0 .net *"_s43", 28 0, L_0x7fcfe7e5c258;  1 drivers
L_0x7fcfe7e5c2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55756129cbf0_0 .net/2u *"_s44", 31 0, L_0x7fcfe7e5c2a0;  1 drivers
v0x55756129ccd0_0 .net *"_s46", 0 0, L_0x5575612af3c0;  1 drivers
v0x55756129cd90_0 .net *"_s8", 31 0, L_0x5575612ae6a0;  1 drivers
v0x55756129ce70_0 .net "bist_end", 0 0, L_0x5575612611e0;  alias, 1 drivers
v0x55756129cf30_0 .net "clk", 0 0, v0x55756129dd70_0;  1 drivers
v0x55756129cff0_0 .var "complete", 0 0;
v0x55756129d0b0_0 .net "complete_c", 0 0, L_0x557561261730;  1 drivers
v0x55756129d170_0 .net "finish", 0 0, L_0x5575612aee20;  alias, 1 drivers
v0x55756129d230_0 .net "init", 0 0, L_0x5575612ae510;  alias, 1 drivers
v0x55756129d2f0_0 .net "latch_c", 0 0, L_0x557561261510;  1 drivers
v0x55756129d3b0_0 .var "ncounter", 10 0;
v0x55756129d490_0 .var "next_state", 2 0;
o0x7fcfe7ea5588 .functor BUFZ 1, C4<z>; HiZ drive
v0x55756129d570_0 .net "pass_fail", 0 0, o0x7fcfe7ea5588;  0 drivers
v0x55756129d630_0 .net "reset", 0 0, v0x55756129df50_0;  1 drivers
v0x55756129d6f0_0 .var "reset_latch", 0 0;
v0x55756129d7b0_0 .net "running", 0 0, L_0x55756125b560;  alias, 1 drivers
v0x55756129d870_0 .net "start", 0 0, v0x55756129e0c0_0;  1 drivers
v0x55756129d930_0 .var "state", 2 0;
v0x55756129da10_0 .net "toggle", 0 0, L_0x557561261400;  alias, 1 drivers
v0x55756129dad0_0 .var "toggle_r", 0 0;
E_0x557561260520 .event posedge, v0x55756129d870_0;
E_0x557561261ec0 .event negedge, v0x55756129d170_0;
E_0x55756127b3e0 .event posedge, v0x55756129cf30_0;
E_0x55756127b730 .event edge, v0x55756129d930_0, v0x55756129d3b0_0;
L_0x55756129e3a0 .concat [ 3 29 0 0], v0x55756129d930_0, L_0x7fcfe7e5c018;
L_0x5575612ae510 .cmp/eq 32, L_0x55756129e3a0, L_0x7fcfe7e5c060;
L_0x5575612ae6a0 .concat [ 3 29 0 0], v0x55756129d930_0, L_0x7fcfe7e5c0a8;
L_0x5575612ae7e0 .cmp/eq 32, L_0x5575612ae6a0, L_0x7fcfe7e5c0f0;
L_0x5575612ae950 .concat [ 11 21 0 0], v0x55756129d3b0_0, L_0x7fcfe7e5c138;
L_0x5575612aeac0 .cmp/gt 32, L_0x7fcfe7e5c180, L_0x5575612ae950;
L_0x5575612aed30 .concat [ 3 29 0 0], v0x55756129d930_0, L_0x7fcfe7e5c1c8;
L_0x5575612aee20 .cmp/eq 32, L_0x5575612aed30, L_0x7fcfe7e5c210;
L_0x5575612af0a0 .reduce/nor L_0x557561261620;
L_0x5575612af230 .concat [ 3 29 0 0], v0x55756129d930_0, L_0x7fcfe7e5c258;
L_0x5575612af3c0 .cmp/eq 32, L_0x5575612af230, L_0x7fcfe7e5c2a0;
    .scope S_0x55756127c1d0;
T_0 ;
    %wait E_0x55756127b3e0;
    %load/vec4 v0x55756129d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55756129d930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55756129d870_0;
    %load/vec4 v0x55756129d930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55756129d6f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55756129d930_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55756129d490_0;
    %assign/vec4 v0x55756129d930_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55756127c1d0;
T_1 ;
    %wait E_0x55756127b730;
    %load/vec4 v0x55756129d930_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55756129d3b0_0;
    %pad/u 32;
    %cmpi/e 650, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
T_1.7 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55756129d490_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55756127c1d0;
T_2 ;
    %wait E_0x55756127b3e0;
    %load/vec4 v0x55756129d630_0;
    %load/vec4 v0x55756129d930_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55756129dad0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55756129d3b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55756129d930_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55756129d3b0_0;
    %pad/u 32;
    %cmpi/u 649, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55756129dad0_0;
    %nor/r;
    %assign/vec4 v0x55756129dad0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55756129dad0_0, 0;
T_2.5 ;
    %load/vec4 v0x55756129d3b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55756129d3b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55756127c1d0;
T_3 ;
    %wait E_0x557561261ec0;
    %load/vec4 v0x55756129d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55756129cff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55756129cff0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55756127c1d0;
T_4 ;
    %wait E_0x557561260520;
    %load/vec4 v0x55756129d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55756129d6f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55756129d6f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55756127c050;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55756129e260_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x55756127c050;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55756129e300_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x55756127c050;
T_7 ;
    %vpi_call 2 39 "$dumpfile", "controller_test.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55756129dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55756129e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55756129df50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55756127c050;
T_8 ;
    %wait E_0x557561260f90;
    %load/vec4 v0x55756129e260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55756129e260_0, 0, 32;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55756127c050;
T_9 ;
    %wait E_0x55756127b3e0;
    %load/vec4 v0x55756129dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55756129e300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55756129e300_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55756127c050;
T_10 ;
T_10.0 ;
    %load/vec4 v0x55756129dd70_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.1, 6;
    %wait E_0x557561260110;
    %jmp T_10.0;
T_10.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55756129df50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55756129df50_0, 0, 1;
T_10.2 ;
    %load/vec4 v0x55756129dd70_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.3, 6;
    %wait E_0x557561260110;
    %jmp T_10.2;
T_10.3 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55756129e0c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55756129e0c0_0, 0, 1;
    %delay 7000000, 0;
    %vpi_call 2 72 "$display", "Number of pulses: %d pulses.", v0x55756129e260_0 {0 0 0};
    %load/vec4 v0x55756129e300_0;
    %subi 1, 0, 32;
    %vpi_call 2 73 "$display", "Time of running: %d clock pulses", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55756129e260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55756129e300_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 161 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55756127c050;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55756129dd70_0;
    %nor/r;
    %store/vec4 v0x55756129dd70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
