INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.sim/sim_1/impl/timing/xsim/generic_counter_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFGLUT5_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD489
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD490
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD491
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD492
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD493
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD494
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD495
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD496
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD497
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD498
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD499
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD500
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD501
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD502
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD503
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD504
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD505
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD506
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD507
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD508
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD509
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD510
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD511
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD512
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD513
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD514
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD515
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD516
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD517
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD518
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD519
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD520
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD521
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD522
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD523
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD524
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD525
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD526
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD527
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD484
INFO: [VRFC 10-311] analyzing module RAM32M_HD485
INFO: [VRFC 10-311] analyzing module RAM32M_HD486
INFO: [VRFC 10-311] analyzing module RAM32M_HD487
INFO: [VRFC 10-311] analyzing module RAM32M_HD488
INFO: [VRFC 10-311] analyzing module clk_x_pntrs
INFO: [VRFC 10-311] analyzing module clk_x_pntrs_7
INFO: [VRFC 10-311] analyzing module dbg_hub
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module dmem_13
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_4
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_4__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_4_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_4_synth__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module memory__parameterized0
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_bin_cntr_17
INFO: [VRFC 10-311] analyzing module rd_fwft
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_logic__parameterized0
INFO: [VRFC 10-311] analyzing module rd_status_flags_as
INFO: [VRFC 10-311] analyzing module rd_status_flags_as_16
INFO: [VRFC 10-311] analyzing module reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module reset_blk_ramfifo_8
INFO: [VRFC 10-311] analyzing module synchronizer_ff
INFO: [VRFC 10-311] analyzing module synchronizer_ff_1
INFO: [VRFC 10-311] analyzing module synchronizer_ff_10
INFO: [VRFC 10-311] analyzing module synchronizer_ff_11
INFO: [VRFC 10-311] analyzing module synchronizer_ff_12
INFO: [VRFC 10-311] analyzing module synchronizer_ff_2
INFO: [VRFC 10-311] analyzing module synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module synchronizer_ff_9
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_18
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_19
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_20
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_21
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_4
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_5
INFO: [VRFC 10-311] analyzing module synchronizer_ff__parameterized0_6
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_bin_cntr_15
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_logic__parameterized0
INFO: [VRFC 10-311] analyzing module wr_status_flags_as
INFO: [VRFC 10-311] analyzing module wr_status_flags_as_14
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_flg__parameterized0
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg__parameterized0
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg__parameterized1
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg__parameterized2
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat_reg__parameterized0
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat_reg__parameterized0_0
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-311] analyzing module generic_counter
INFO: [VRFC 10-311] analyzing module ila_sine
INFO: [VRFC 10-311] analyzing module sine_lut
INFO: [VRFC 10-311] analyzing module sinewave_gen_top
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module ila_sine_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_core
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_register
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_sine_ila_v6_2_6_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_1
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_4
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_6
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA__parameterized0_33
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA__parameterized0_41
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice_2
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice_5
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0_34
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0_42
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1_35
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1_43
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA__parameterized0_3
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA_nodelay_32
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_allx_typeA_nodelay_40
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_async_edge_xfer_10
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_async_edge_xfer_8
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_async_edge_xfer_9
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut4_36
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut5_30
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut5_37
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut6_38
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_cfglut7_29
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match_nodelay_31
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_match_nodelay_39
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_sine_ltlib_v1_0_0_rising_edge_detection_11
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized15
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized16
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized17
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized18
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized30
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized31
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized32
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized33
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized34
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized35
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized36
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized37
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized38
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_15
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_16
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_17
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_18
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_21
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_23
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_24
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_25
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_26
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl_27
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1_19
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1_22
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat_12
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat_13
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat_14
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat_20
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_sine_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generic_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/testbenchs/generic_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generic_counter_tb
