# Second Exmaple of using D flip flop and registers in Vitis HLS

In this example I've designed a simple shift register containing one static register.

The picture shows the HLS shift register module containing one binary input and three binary outputs:

![alt text](https://github.com/salemsajjad/Vitis-HLS-Sequential/blob/main/02-Shift_Register_using_Static_Variable/shif_register.jpg?raw=true)



And here are the Synthesis report and the waveform generation from the Co-Simulation:

![alt text](https://github.com/salemsajjad/Vitis-HLS-Sequential/blob/main/02-Shift_Register_using_Static_Variable/synthesis_report.JPG?raw=true)


![alt text](https://github.com/salemsajjad/Vitis-HLS-Sequential/blob/main/02-Shift_Register_using_Static_Variable/dff_register_Waveform.JPG?raw=true)



I've used Digilent #PYNQ #Z1 and tested these projects on this board.

Note: The Xilinx Vivado and Vitis tools that I used in these projects is the #2020.2 vesrion. 

