{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 09:31:04 2015 " "Info: Processing started: Wed Jan 07 09:31:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiZhongJiShu -c ShiZhongJiShu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ShiZhongJiShu -c ShiZhongJiShu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shizhongjishu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shizhongjishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIZHONGJISHU-S " "Info: Found design unit 1: SHIZHONGJISHU-S" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIZHONGJISHU " "Info: Found entity 1: SHIZHONGJISHU" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiZhongJiShu " "Info: Elaborating entity \"ShiZhongJiShu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET_LAST ShiZhongJiShu.vhd(22) " "Warning (10631): VHDL Process Statement warning at ShiZhongJiShu.vhd(22): inferring latch(es) for signal or variable \"SET_LAST\", which holds its previous value in one or more paths through the process" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UP_LAST ShiZhongJiShu.vhd(22) " "Warning (10631): VHDL Process Statement warning at ShiZhongJiShu.vhd(22): inferring latch(es) for signal or variable \"UP_LAST\", which holds its previous value in one or more paths through the process" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DOWN_LAST ShiZhongJiShu.vhd(22) " "Warning (10631): VHDL Process Statement warning at ShiZhongJiShu.vhd(22): inferring latch(es) for signal or variable \"DOWN_LAST\", which holds its previous value in one or more paths through the process" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_LAST ShiZhongJiShu.vhd(22) " "Info (10041): Inferred latch for \"DOWN_LAST\" at ShiZhongJiShu.vhd(22)" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_LAST ShiZhongJiShu.vhd(22) " "Info (10041): Inferred latch for \"UP_LAST\" at ShiZhongJiShu.vhd(22)" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[0\] ShiZhongJiShu.vhd(22) " "Info (10041): Inferred latch for \"SET_LAST\[0\]\" at ShiZhongJiShu.vhd(22)" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[1\] ShiZhongJiShu.vhd(22) " "Info (10041): Inferred latch for \"SET_LAST\[1\]\" at ShiZhongJiShu.vhd(22)" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H1\[0\]~reg0 H1\[0\]~reg0_emulated H1\[0\]~reg0latch " "Warning (13310): Register \"H1\[0\]~reg0\" is converted into an equivalent circuit using register \"H1\[0\]~reg0_emulated\" and latch \"H1\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H1\[1\]~reg0 H1\[1\]~reg0_emulated H1\[1\]~reg0latch " "Warning (13310): Register \"H1\[1\]~reg0\" is converted into an equivalent circuit using register \"H1\[1\]~reg0_emulated\" and latch \"H1\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H1\[2\]~reg0 H1\[2\]~reg0_emulated H1\[2\]~reg0latch " "Warning (13310): Register \"H1\[2\]~reg0\" is converted into an equivalent circuit using register \"H1\[2\]~reg0_emulated\" and latch \"H1\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H1\[3\]~reg0 H1\[3\]~reg0_emulated H1\[3\]~reg0latch " "Warning (13310): Register \"H1\[3\]~reg0\" is converted into an equivalent circuit using register \"H1\[3\]~reg0_emulated\" and latch \"H1\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H2\[0\]~reg0 H2\[0\]~reg0_emulated H2\[0\]~reg0latch " "Warning (13310): Register \"H2\[0\]~reg0\" is converted into an equivalent circuit using register \"H2\[0\]~reg0_emulated\" and latch \"H2\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H2\[1\]~reg0 H2\[1\]~reg0_emulated H2\[1\]~reg0latch " "Warning (13310): Register \"H2\[1\]~reg0\" is converted into an equivalent circuit using register \"H2\[1\]~reg0_emulated\" and latch \"H2\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H2\[2\]~reg0 H2\[2\]~reg0_emulated H2\[2\]~reg0latch " "Warning (13310): Register \"H2\[2\]~reg0\" is converted into an equivalent circuit using register \"H2\[2\]~reg0_emulated\" and latch \"H2\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "H2\[3\]~reg0 H2\[3\]~reg0_emulated H2\[3\]~reg0latch " "Warning (13310): Register \"H2\[3\]~reg0\" is converted into an equivalent circuit using register \"H2\[3\]~reg0_emulated\" and latch \"H2\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M1\[0\]~reg0 M1\[0\]~reg0_emulated M1\[0\]~reg0latch " "Warning (13310): Register \"M1\[0\]~reg0\" is converted into an equivalent circuit using register \"M1\[0\]~reg0_emulated\" and latch \"M1\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M1\[1\]~reg0 M1\[1\]~reg0_emulated M1\[1\]~reg0latch " "Warning (13310): Register \"M1\[1\]~reg0\" is converted into an equivalent circuit using register \"M1\[1\]~reg0_emulated\" and latch \"M1\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M1\[2\]~reg0 M1\[2\]~reg0_emulated M1\[2\]~reg0latch " "Warning (13310): Register \"M1\[2\]~reg0\" is converted into an equivalent circuit using register \"M1\[2\]~reg0_emulated\" and latch \"M1\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M1\[3\]~reg0 M1\[3\]~reg0_emulated M1\[3\]~reg0latch " "Warning (13310): Register \"M1\[3\]~reg0\" is converted into an equivalent circuit using register \"M1\[3\]~reg0_emulated\" and latch \"M1\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M2\[0\]~reg0 M2\[0\]~reg0_emulated M2\[0\]~reg0latch " "Warning (13310): Register \"M2\[0\]~reg0\" is converted into an equivalent circuit using register \"M2\[0\]~reg0_emulated\" and latch \"M2\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M2\[1\]~reg0 M2\[1\]~reg0_emulated M2\[1\]~reg0latch " "Warning (13310): Register \"M2\[1\]~reg0\" is converted into an equivalent circuit using register \"M2\[1\]~reg0_emulated\" and latch \"M2\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M2\[2\]~reg0 M2\[2\]~reg0_emulated M2\[2\]~reg0latch " "Warning (13310): Register \"M2\[2\]~reg0\" is converted into an equivalent circuit using register \"M2\[2\]~reg0_emulated\" and latch \"M2\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "M2\[3\]~reg0 M2\[3\]~reg0_emulated M2\[3\]~reg0latch " "Warning (13310): Register \"M2\[3\]~reg0\" is converted into an equivalent circuit using register \"M2\[3\]~reg0_emulated\" and latch \"M2\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S1\[0\]~reg0 S1\[0\]~reg0_emulated S1\[0\]~reg0latch " "Warning (13310): Register \"S1\[0\]~reg0\" is converted into an equivalent circuit using register \"S1\[0\]~reg0_emulated\" and latch \"S1\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S1\[1\]~reg0 S1\[1\]~reg0_emulated S1\[1\]~reg0latch " "Warning (13310): Register \"S1\[1\]~reg0\" is converted into an equivalent circuit using register \"S1\[1\]~reg0_emulated\" and latch \"S1\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S1\[2\]~reg0 S1\[2\]~reg0_emulated S1\[2\]~reg0latch " "Warning (13310): Register \"S1\[2\]~reg0\" is converted into an equivalent circuit using register \"S1\[2\]~reg0_emulated\" and latch \"S1\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S1\[3\]~reg0 S1\[3\]~reg0_emulated S1\[3\]~reg0latch " "Warning (13310): Register \"S1\[3\]~reg0\" is converted into an equivalent circuit using register \"S1\[3\]~reg0_emulated\" and latch \"S1\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S2\[0\]~reg0 S2\[0\]~reg0_emulated S2\[0\]~reg0latch " "Warning (13310): Register \"S2\[0\]~reg0\" is converted into an equivalent circuit using register \"S2\[0\]~reg0_emulated\" and latch \"S2\[0\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S2\[1\]~reg0 S2\[1\]~reg0_emulated S2\[1\]~reg0latch " "Warning (13310): Register \"S2\[1\]~reg0\" is converted into an equivalent circuit using register \"S2\[1\]~reg0_emulated\" and latch \"S2\[1\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S2\[2\]~reg0 S2\[2\]~reg0_emulated S2\[2\]~reg0latch " "Warning (13310): Register \"S2\[2\]~reg0\" is converted into an equivalent circuit using register \"S2\[2\]~reg0_emulated\" and latch \"S2\[2\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "S2\[3\]~reg0 S2\[3\]~reg0_emulated S2\[3\]~reg0latch " "Warning (13310): Register \"S2\[3\]~reg0\" is converted into an equivalent circuit using register \"S2\[3\]~reg0_emulated\" and latch \"S2\[3\]~reg0latch\"" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PROCESS_END VCC " "Warning (13410): Pin \"PROCESS_END\" is stuck at VCC" {  } { { "ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Info: Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Info: Implemented 155 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 09:31:06 2015 " "Info: Processing ended: Wed Jan 07 09:31:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
