//
// Generated by Bluespec Compiler (build 399b09c5)
//
// On Sun Mar 13 11:01:55 CET 2022
//
//
// Ports:
// Name                         I/O  size props
// mmio_req                       O    65
// RDY_mmio_req                   O     1
// to_mem_memReq_notEmpty         O     1
// RDY_to_mem_memReq_notEmpty     O     1 const
// RDY_to_mem_memReq_deq          O     1
// to_mem_memReq_first            O   640 reg
// RDY_to_mem_memReq_first        O     1
// to_mem_respSt_notFull          O     1
// RDY_to_mem_respSt_notFull      O     1 const
// RDY_to_mem_respSt_enq          O     1
// RDY_hostReq_wrAddr             O     1
// RDY_hostReq_wrData             O     1
// hostIndInv_start               O    64
// RDY_hostIndInv_start           O     1
// RDY_hostIndInv_wrDone          O     1
// CLK_portalClk                  I     1 clock
// RST_N_portalRst                I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// mmio_req_offset                I     1
// mmio_req_wrBE                  I     8
// mmio_req_wrData                I    64
// hostReq_wrAddr_valid           I     1
// hostReq_wrAddr_addr            I    64
// hostReq_wrData_data            I    64
// hostReq_wrData_byteEn          I     8
// hostReq_wrData_last            I     1
// EN_to_mem_memReq_deq           I     1
// EN_to_mem_respSt_enq           I     1
// EN_hostReq_wrAddr              I     1
// EN_hostReq_wrData              I     1
// EN_hostIndInv_wrDone           I     1
// EN_mmio_req                    I     1
// EN_hostIndInv_start            I     1
//
// Combinational paths from inputs to outputs:
//   (mmio_req_offset, mmio_req_wrBE) -> mmio_req
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMemLoader(CLK_portalClk,
		   RST_N_portalRst,
		   CLK,
		   RST_N,

		   mmio_req_offset,
		   mmio_req_wrBE,
		   mmio_req_wrData,
		   EN_mmio_req,
		   mmio_req,
		   RDY_mmio_req,

		   to_mem_memReq_notEmpty,
		   RDY_to_mem_memReq_notEmpty,

		   EN_to_mem_memReq_deq,
		   RDY_to_mem_memReq_deq,

		   to_mem_memReq_first,
		   RDY_to_mem_memReq_first,

		   to_mem_respSt_notFull,
		   RDY_to_mem_respSt_notFull,

		   EN_to_mem_respSt_enq,
		   RDY_to_mem_respSt_enq,

		   hostReq_wrAddr_valid,
		   hostReq_wrAddr_addr,
		   EN_hostReq_wrAddr,
		   RDY_hostReq_wrAddr,

		   hostReq_wrData_data,
		   hostReq_wrData_byteEn,
		   hostReq_wrData_last,
		   EN_hostReq_wrData,
		   RDY_hostReq_wrData,

		   EN_hostIndInv_start,
		   hostIndInv_start,
		   RDY_hostIndInv_start,

		   EN_hostIndInv_wrDone,
		   RDY_hostIndInv_wrDone);
  input  CLK_portalClk;
  input  RST_N_portalRst;
  input  CLK;
  input  RST_N;

  // actionvalue method mmio_req
  input  mmio_req_offset;
  input  [7 : 0] mmio_req_wrBE;
  input  [63 : 0] mmio_req_wrData;
  input  EN_mmio_req;
  output [64 : 0] mmio_req;
  output RDY_mmio_req;

  // value method to_mem_memReq_notEmpty
  output to_mem_memReq_notEmpty;
  output RDY_to_mem_memReq_notEmpty;

  // action method to_mem_memReq_deq
  input  EN_to_mem_memReq_deq;
  output RDY_to_mem_memReq_deq;

  // value method to_mem_memReq_first
  output [639 : 0] to_mem_memReq_first;
  output RDY_to_mem_memReq_first;

  // value method to_mem_respSt_notFull
  output to_mem_respSt_notFull;
  output RDY_to_mem_respSt_notFull;

  // action method to_mem_respSt_enq
  input  EN_to_mem_respSt_enq;
  output RDY_to_mem_respSt_enq;

  // action method hostReq_wrAddr
  input  hostReq_wrAddr_valid;
  input  [63 : 0] hostReq_wrAddr_addr;
  input  EN_hostReq_wrAddr;
  output RDY_hostReq_wrAddr;

  // action method hostReq_wrData
  input  [63 : 0] hostReq_wrData_data;
  input  [7 : 0] hostReq_wrData_byteEn;
  input  hostReq_wrData_last;
  input  EN_hostReq_wrData;
  output RDY_hostReq_wrData;

  // actionvalue method hostIndInv_start
  input  EN_hostIndInv_start;
  output [63 : 0] hostIndInv_start;
  output RDY_hostIndInv_start;

  // action method hostIndInv_wrDone
  input  EN_hostIndInv_wrDone;
  output RDY_hostIndInv_wrDone;

  // signals for module outputs
  wire [639 : 0] to_mem_memReq_first;
  wire [64 : 0] mmio_req;
  wire [63 : 0] hostIndInv_start;
  wire RDY_hostIndInv_start,
       RDY_hostIndInv_wrDone,
       RDY_hostReq_wrAddr,
       RDY_hostReq_wrData,
       RDY_mmio_req,
       RDY_to_mem_memReq_deq,
       RDY_to_mem_memReq_first,
       RDY_to_mem_memReq_notEmpty,
       RDY_to_mem_respSt_enq,
       RDY_to_mem_respSt_notFull,
       to_mem_memReq_notEmpty,
       to_mem_respSt_notFull;

  // inlined wires
  wire [640 : 0] memReqQ_enqReq_lat_0$wget;
  wire memReqQ_enqReq_lat_0$whas;

  // register busy
  reg busy;
  wire busy$D_IN, busy$EN;

  // register expectWrData
  reg expectWrData;
  wire expectWrData$D_IN, expectWrData$EN;

  // register hostStartQ_dstGuard_ready
  reg hostStartQ_dstGuard_ready;
  wire hostStartQ_dstGuard_ready$D_IN, hostStartQ_dstGuard_ready$EN;

  // register hostStartQ_q_rRdPtr_rdCounter
  reg [1 : 0] hostStartQ_q_rRdPtr_rdCounter;
  wire [1 : 0] hostStartQ_q_rRdPtr_rdCounter$D_IN;
  wire hostStartQ_q_rRdPtr_rdCounter$EN;

  // register hostStartQ_q_rRdPtr_rdCounterPre
  reg [1 : 0] hostStartQ_q_rRdPtr_rdCounterPre;
  wire [1 : 0] hostStartQ_q_rRdPtr_rdCounterPre$D_IN;
  wire hostStartQ_q_rRdPtr_rdCounterPre$EN;

  // register hostStartQ_q_rRdPtr_rsCounter
  reg [1 : 0] hostStartQ_q_rRdPtr_rsCounter;
  wire [1 : 0] hostStartQ_q_rRdPtr_rsCounter$D_IN;
  wire hostStartQ_q_rRdPtr_rsCounter$EN;

  // register hostStartQ_q_rWrPtr_rdCounter
  reg [1 : 0] hostStartQ_q_rWrPtr_rdCounter;
  wire [1 : 0] hostStartQ_q_rWrPtr_rdCounter$D_IN;
  wire hostStartQ_q_rWrPtr_rdCounter$EN;

  // register hostStartQ_q_rWrPtr_rdCounterPre
  reg [1 : 0] hostStartQ_q_rWrPtr_rdCounterPre;
  wire [1 : 0] hostStartQ_q_rWrPtr_rdCounterPre$D_IN;
  wire hostStartQ_q_rWrPtr_rdCounterPre$EN;

  // register hostStartQ_q_rWrPtr_rsCounter
  reg [1 : 0] hostStartQ_q_rWrPtr_rsCounter;
  wire [1 : 0] hostStartQ_q_rWrPtr_rsCounter$D_IN;
  wire hostStartQ_q_rWrPtr_rsCounter$EN;

  // register hostStartQ_srcGuard_ready
  reg hostStartQ_srcGuard_ready;
  wire hostStartQ_srcGuard_ready$D_IN, hostStartQ_srcGuard_ready$EN;

  // register hostWrAddrQ_dstGuard_ready
  reg hostWrAddrQ_dstGuard_ready;
  wire hostWrAddrQ_dstGuard_ready$D_IN, hostWrAddrQ_dstGuard_ready$EN;

  // register hostWrAddrQ_q_rRdPtr_rdCounter
  reg [1 : 0] hostWrAddrQ_q_rRdPtr_rdCounter;
  wire [1 : 0] hostWrAddrQ_q_rRdPtr_rdCounter$D_IN;
  wire hostWrAddrQ_q_rRdPtr_rdCounter$EN;

  // register hostWrAddrQ_q_rRdPtr_rdCounterPre
  reg [1 : 0] hostWrAddrQ_q_rRdPtr_rdCounterPre;
  wire [1 : 0] hostWrAddrQ_q_rRdPtr_rdCounterPre$D_IN;
  wire hostWrAddrQ_q_rRdPtr_rdCounterPre$EN;

  // register hostWrAddrQ_q_rRdPtr_rsCounter
  reg [1 : 0] hostWrAddrQ_q_rRdPtr_rsCounter;
  wire [1 : 0] hostWrAddrQ_q_rRdPtr_rsCounter$D_IN;
  wire hostWrAddrQ_q_rRdPtr_rsCounter$EN;

  // register hostWrAddrQ_q_rWrPtr_rdCounter
  reg [1 : 0] hostWrAddrQ_q_rWrPtr_rdCounter;
  wire [1 : 0] hostWrAddrQ_q_rWrPtr_rdCounter$D_IN;
  wire hostWrAddrQ_q_rWrPtr_rdCounter$EN;

  // register hostWrAddrQ_q_rWrPtr_rdCounterPre
  reg [1 : 0] hostWrAddrQ_q_rWrPtr_rdCounterPre;
  wire [1 : 0] hostWrAddrQ_q_rWrPtr_rdCounterPre$D_IN;
  wire hostWrAddrQ_q_rWrPtr_rdCounterPre$EN;

  // register hostWrAddrQ_q_rWrPtr_rsCounter
  reg [1 : 0] hostWrAddrQ_q_rWrPtr_rsCounter;
  wire [1 : 0] hostWrAddrQ_q_rWrPtr_rsCounter$D_IN;
  wire hostWrAddrQ_q_rWrPtr_rsCounter$EN;

  // register hostWrAddrQ_srcGuard_ready
  reg hostWrAddrQ_srcGuard_ready;
  wire hostWrAddrQ_srcGuard_ready$D_IN, hostWrAddrQ_srcGuard_ready$EN;

  // register hostWrDataQ_dstGuard_ready
  reg hostWrDataQ_dstGuard_ready;
  wire hostWrDataQ_dstGuard_ready$D_IN, hostWrDataQ_dstGuard_ready$EN;

  // register hostWrDataQ_q_rRdPtr_rdCounter
  reg [1 : 0] hostWrDataQ_q_rRdPtr_rdCounter;
  wire [1 : 0] hostWrDataQ_q_rRdPtr_rdCounter$D_IN;
  wire hostWrDataQ_q_rRdPtr_rdCounter$EN;

  // register hostWrDataQ_q_rRdPtr_rdCounterPre
  reg [1 : 0] hostWrDataQ_q_rRdPtr_rdCounterPre;
  wire [1 : 0] hostWrDataQ_q_rRdPtr_rdCounterPre$D_IN;
  wire hostWrDataQ_q_rRdPtr_rdCounterPre$EN;

  // register hostWrDataQ_q_rRdPtr_rsCounter
  reg [1 : 0] hostWrDataQ_q_rRdPtr_rsCounter;
  wire [1 : 0] hostWrDataQ_q_rRdPtr_rsCounter$D_IN;
  wire hostWrDataQ_q_rRdPtr_rsCounter$EN;

  // register hostWrDataQ_q_rWrPtr_rdCounter
  reg [1 : 0] hostWrDataQ_q_rWrPtr_rdCounter;
  wire [1 : 0] hostWrDataQ_q_rWrPtr_rdCounter$D_IN;
  wire hostWrDataQ_q_rWrPtr_rdCounter$EN;

  // register hostWrDataQ_q_rWrPtr_rdCounterPre
  reg [1 : 0] hostWrDataQ_q_rWrPtr_rdCounterPre;
  wire [1 : 0] hostWrDataQ_q_rWrPtr_rdCounterPre$D_IN;
  wire hostWrDataQ_q_rWrPtr_rdCounterPre$EN;

  // register hostWrDataQ_q_rWrPtr_rsCounter
  reg [1 : 0] hostWrDataQ_q_rWrPtr_rsCounter;
  wire [1 : 0] hostWrDataQ_q_rWrPtr_rsCounter$D_IN;
  wire hostWrDataQ_q_rWrPtr_rsCounter$EN;

  // register hostWrDataQ_srcGuard_ready
  reg hostWrDataQ_srcGuard_ready;
  wire hostWrDataQ_srcGuard_ready$D_IN, hostWrDataQ_srcGuard_ready$EN;

  // register hostWrDoneQ_dstGuard_ready
  reg hostWrDoneQ_dstGuard_ready;
  wire hostWrDoneQ_dstGuard_ready$D_IN, hostWrDoneQ_dstGuard_ready$EN;

  // register hostWrDoneQ_q_rRdPtr_rdCounter
  reg [1 : 0] hostWrDoneQ_q_rRdPtr_rdCounter;
  wire [1 : 0] hostWrDoneQ_q_rRdPtr_rdCounter$D_IN;
  wire hostWrDoneQ_q_rRdPtr_rdCounter$EN;

  // register hostWrDoneQ_q_rRdPtr_rdCounterPre
  reg [1 : 0] hostWrDoneQ_q_rRdPtr_rdCounterPre;
  wire [1 : 0] hostWrDoneQ_q_rRdPtr_rdCounterPre$D_IN;
  wire hostWrDoneQ_q_rRdPtr_rdCounterPre$EN;

  // register hostWrDoneQ_q_rRdPtr_rsCounter
  reg [1 : 0] hostWrDoneQ_q_rRdPtr_rsCounter;
  wire [1 : 0] hostWrDoneQ_q_rRdPtr_rsCounter$D_IN;
  wire hostWrDoneQ_q_rRdPtr_rsCounter$EN;

  // register hostWrDoneQ_q_rWrPtr_rdCounter
  reg [1 : 0] hostWrDoneQ_q_rWrPtr_rdCounter;
  wire [1 : 0] hostWrDoneQ_q_rWrPtr_rdCounter$D_IN;
  wire hostWrDoneQ_q_rWrPtr_rdCounter$EN;

  // register hostWrDoneQ_q_rWrPtr_rdCounterPre
  reg [1 : 0] hostWrDoneQ_q_rWrPtr_rdCounterPre;
  wire [1 : 0] hostWrDoneQ_q_rWrPtr_rdCounterPre$D_IN;
  wire hostWrDoneQ_q_rWrPtr_rdCounterPre$EN;

  // register hostWrDoneQ_q_rWrPtr_rsCounter
  reg [1 : 0] hostWrDoneQ_q_rWrPtr_rsCounter;
  wire [1 : 0] hostWrDoneQ_q_rWrPtr_rsCounter$D_IN;
  wire hostWrDoneQ_q_rWrPtr_rsCounter$EN;

  // register hostWrDoneQ_srcGuard_ready
  reg hostWrDoneQ_srcGuard_ready;
  wire hostWrDoneQ_srcGuard_ready$D_IN, hostWrDoneQ_srcGuard_ready$EN;

  // register memReqQ_clearReq_rl
  reg memReqQ_clearReq_rl;
  wire memReqQ_clearReq_rl$D_IN, memReqQ_clearReq_rl$EN;

  // register memReqQ_data_0
  reg [639 : 0] memReqQ_data_0;
  wire [639 : 0] memReqQ_data_0$D_IN;
  wire memReqQ_data_0$EN;

  // register memReqQ_deqReq_rl
  reg memReqQ_deqReq_rl;
  wire memReqQ_deqReq_rl$D_IN, memReqQ_deqReq_rl$EN;

  // register memReqQ_empty
  reg memReqQ_empty;
  wire memReqQ_empty$D_IN, memReqQ_empty$EN;

  // register memReqQ_enqReq_rl
  reg [640 : 0] memReqQ_enqReq_rl;
  wire [640 : 0] memReqQ_enqReq_rl$D_IN;
  wire memReqQ_enqReq_rl$EN;

  // register memReqQ_full
  reg memReqQ_full;
  wire memReqQ_full$D_IN, memReqQ_full$EN;

  // register memStartAddr
  reg [63 : 0] memStartAddr;
  wire [63 : 0] memStartAddr$D_IN;
  wire memStartAddr$EN;

  // register pendStCnt
  reg [7 : 0] pendStCnt;
  reg [7 : 0] pendStCnt$D_IN;
  wire pendStCnt$EN;

  // register reqAddr
  reg [57 : 0] reqAddr;
  wire [57 : 0] reqAddr$D_IN;
  wire reqAddr$EN;

  // register reqBE
  reg [63 : 0] reqBE;
  wire [63 : 0] reqBE$D_IN;
  wire reqBE$EN;

  // register reqData
  reg [511 : 0] reqData;
  wire [511 : 0] reqData$D_IN;
  wire reqData$EN;

  // register reqSel
  reg [2 : 0] reqSel;
  wire [2 : 0] reqSel$D_IN;
  wire reqSel$EN;

  // register respStQ_clearReq_rl
  reg respStQ_clearReq_rl;
  wire respStQ_clearReq_rl$D_IN, respStQ_clearReq_rl$EN;

  // register respStQ_deqReq_rl
  reg respStQ_deqReq_rl;
  wire respStQ_deqReq_rl$D_IN, respStQ_deqReq_rl$EN;

  // register respStQ_empty
  reg respStQ_empty;
  wire respStQ_empty$D_IN, respStQ_empty$EN;

  // register respStQ_enqReq_rl
  reg respStQ_enqReq_rl;
  wire respStQ_enqReq_rl$D_IN, respStQ_enqReq_rl$EN;

  // register respStQ_full
  reg respStQ_full;
  wire respStQ_full$D_IN, respStQ_full$EN;

  // register writing
  reg writing;
  wire writing$D_IN, writing$EN;

  // ports of submodule hostStartQ_q_memory
  wire [63 : 0] hostStartQ_q_memory$DIA,
		hostStartQ_q_memory$DIB,
		hostStartQ_q_memory$DOB;
  wire hostStartQ_q_memory$ADDRA,
       hostStartQ_q_memory$ADDRB,
       hostStartQ_q_memory$ENA,
       hostStartQ_q_memory$ENB,
       hostStartQ_q_memory$WEA,
       hostStartQ_q_memory$WEB;

  // ports of submodule hostWrAddrQ_q_memory
  wire [64 : 0] hostWrAddrQ_q_memory$DIA,
		hostWrAddrQ_q_memory$DIB,
		hostWrAddrQ_q_memory$DOB;
  wire hostWrAddrQ_q_memory$ADDRA,
       hostWrAddrQ_q_memory$ADDRB,
       hostWrAddrQ_q_memory$ENA,
       hostWrAddrQ_q_memory$ENB,
       hostWrAddrQ_q_memory$WEA,
       hostWrAddrQ_q_memory$WEB;

  // ports of submodule hostWrDataQ_q_memory
  wire [72 : 0] hostWrDataQ_q_memory$DIA,
		hostWrDataQ_q_memory$DIB,
		hostWrDataQ_q_memory$DOB;
  wire hostWrDataQ_q_memory$ADDRA,
       hostWrDataQ_q_memory$ADDRB,
       hostWrDataQ_q_memory$ENA,
       hostWrDataQ_q_memory$ENB,
       hostWrDataQ_q_memory$WEA,
       hostWrDataQ_q_memory$WEB;

  // ports of submodule hostWrDoneQ_q_memory
  wire hostWrDoneQ_q_memory$ADDRA,
       hostWrDoneQ_q_memory$ADDRB,
       hostWrDoneQ_q_memory$DIA,
       hostWrDoneQ_q_memory$DIB,
       hostWrDoneQ_q_memory$ENA,
       hostWrDoneQ_q_memory$ENB,
       hostWrDoneQ_q_memory$WEA,
       hostWrDoneQ_q_memory$WEB;

  // ports of submodule memReqQ_clearReq_dummy2_0
  wire memReqQ_clearReq_dummy2_0$D_IN, memReqQ_clearReq_dummy2_0$EN;

  // ports of submodule memReqQ_clearReq_dummy2_1
  wire memReqQ_clearReq_dummy2_1$D_IN,
       memReqQ_clearReq_dummy2_1$EN,
       memReqQ_clearReq_dummy2_1$Q_OUT;

  // ports of submodule memReqQ_deqReq_dummy2_0
  wire memReqQ_deqReq_dummy2_0$D_IN, memReqQ_deqReq_dummy2_0$EN;

  // ports of submodule memReqQ_deqReq_dummy2_1
  wire memReqQ_deqReq_dummy2_1$D_IN, memReqQ_deqReq_dummy2_1$EN;

  // ports of submodule memReqQ_deqReq_dummy2_2
  wire memReqQ_deqReq_dummy2_2$D_IN,
       memReqQ_deqReq_dummy2_2$EN,
       memReqQ_deqReq_dummy2_2$Q_OUT;

  // ports of submodule memReqQ_enqReq_dummy2_0
  wire memReqQ_enqReq_dummy2_0$D_IN, memReqQ_enqReq_dummy2_0$EN;

  // ports of submodule memReqQ_enqReq_dummy2_1
  wire memReqQ_enqReq_dummy2_1$D_IN, memReqQ_enqReq_dummy2_1$EN;

  // ports of submodule memReqQ_enqReq_dummy2_2
  wire memReqQ_enqReq_dummy2_2$D_IN,
       memReqQ_enqReq_dummy2_2$EN,
       memReqQ_enqReq_dummy2_2$Q_OUT;

  // ports of submodule respStQ_clearReq_dummy2_0
  wire respStQ_clearReq_dummy2_0$D_IN, respStQ_clearReq_dummy2_0$EN;

  // ports of submodule respStQ_clearReq_dummy2_1
  wire respStQ_clearReq_dummy2_1$D_IN,
       respStQ_clearReq_dummy2_1$EN,
       respStQ_clearReq_dummy2_1$Q_OUT;

  // ports of submodule respStQ_deqReq_dummy2_0
  wire respStQ_deqReq_dummy2_0$D_IN, respStQ_deqReq_dummy2_0$EN;

  // ports of submodule respStQ_deqReq_dummy2_1
  wire respStQ_deqReq_dummy2_1$D_IN, respStQ_deqReq_dummy2_1$EN;

  // ports of submodule respStQ_deqReq_dummy2_2
  wire respStQ_deqReq_dummy2_2$D_IN,
       respStQ_deqReq_dummy2_2$EN,
       respStQ_deqReq_dummy2_2$Q_OUT;

  // ports of submodule respStQ_enqReq_dummy2_0
  wire respStQ_enqReq_dummy2_0$D_IN, respStQ_enqReq_dummy2_0$EN;

  // ports of submodule respStQ_enqReq_dummy2_1
  wire respStQ_enqReq_dummy2_1$D_IN, respStQ_enqReq_dummy2_1$EN;

  // ports of submodule respStQ_enqReq_dummy2_2
  wire respStQ_enqReq_dummy2_2$D_IN,
       respStQ_enqReq_dummy2_2$EN,
       respStQ_enqReq_dummy2_2$Q_OUT;

  // rule scheduling signals
  wire CAN_FIRE_RL_doNewWrite,
       CAN_FIRE_RL_doStReq,
       CAN_FIRE_RL_doStResp,
       CAN_FIRE_RL_hostStartQ_dstGuard_rl_ready,
       CAN_FIRE_RL_hostStartQ_q_portA,
       CAN_FIRE_RL_hostStartQ_q_portB,
       CAN_FIRE_RL_hostStartQ_q_portB_read_data,
       CAN_FIRE_RL_hostStartQ_q_rRdPtr_do_decrement,
       CAN_FIRE_RL_hostStartQ_q_rRdPtr_do_increment,
       CAN_FIRE_RL_hostStartQ_q_rRdPtr_synchronizer,
       CAN_FIRE_RL_hostStartQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostStartQ_q_rWrPtr_do_decrement,
       CAN_FIRE_RL_hostStartQ_q_rWrPtr_do_increment,
       CAN_FIRE_RL_hostStartQ_q_rWrPtr_synchronizer,
       CAN_FIRE_RL_hostStartQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostStartQ_srcGuard_rl_ready,
       CAN_FIRE_RL_hostWrAddrQ_dstGuard_rl_ready,
       CAN_FIRE_RL_hostWrAddrQ_q_portA,
       CAN_FIRE_RL_hostWrAddrQ_q_portB,
       CAN_FIRE_RL_hostWrAddrQ_q_portB_read_data,
       CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_decrement,
       CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_increment,
       CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_synchronizer,
       CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_decrement,
       CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_increment,
       CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_synchronizer,
       CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrAddrQ_srcGuard_rl_ready,
       CAN_FIRE_RL_hostWrDataQ_dstGuard_rl_ready,
       CAN_FIRE_RL_hostWrDataQ_q_portA,
       CAN_FIRE_RL_hostWrDataQ_q_portB,
       CAN_FIRE_RL_hostWrDataQ_q_portB_read_data,
       CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_do_decrement,
       CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_do_increment,
       CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_synchronizer,
       CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_do_decrement,
       CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_do_increment,
       CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_synchronizer,
       CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrDataQ_srcGuard_rl_ready,
       CAN_FIRE_RL_hostWrDoneQ_dstGuard_rl_ready,
       CAN_FIRE_RL_hostWrDoneQ_q_portA,
       CAN_FIRE_RL_hostWrDoneQ_q_portB,
       CAN_FIRE_RL_hostWrDoneQ_q_portB_read_data,
       CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_decrement,
       CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_increment,
       CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_synchronizer,
       CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_decrement,
       CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_increment,
       CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_synchronizer,
       CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       CAN_FIRE_RL_hostWrDoneQ_srcGuard_rl_ready,
       CAN_FIRE_RL_memReqQ_canonicalize,
       CAN_FIRE_RL_memReqQ_clearReq_canon,
       CAN_FIRE_RL_memReqQ_deqReq_canon,
       CAN_FIRE_RL_memReqQ_enqReq_canon,
       CAN_FIRE_RL_respStQ_canonicalize,
       CAN_FIRE_RL_respStQ_clearReq_canon,
       CAN_FIRE_RL_respStQ_deqReq_canon,
       CAN_FIRE_RL_respStQ_enqReq_canon,
       CAN_FIRE_hostIndInv_start,
       CAN_FIRE_hostIndInv_wrDone,
       CAN_FIRE_hostReq_wrAddr,
       CAN_FIRE_hostReq_wrData,
       CAN_FIRE_mmio_req,
       CAN_FIRE_to_mem_memReq_deq,
       CAN_FIRE_to_mem_respSt_enq,
       WILL_FIRE_RL_doNewWrite,
       WILL_FIRE_RL_doStReq,
       WILL_FIRE_RL_doStResp,
       WILL_FIRE_RL_hostStartQ_dstGuard_rl_ready,
       WILL_FIRE_RL_hostStartQ_q_portA,
       WILL_FIRE_RL_hostStartQ_q_portB,
       WILL_FIRE_RL_hostStartQ_q_portB_read_data,
       WILL_FIRE_RL_hostStartQ_q_rRdPtr_do_decrement,
       WILL_FIRE_RL_hostStartQ_q_rRdPtr_do_increment,
       WILL_FIRE_RL_hostStartQ_q_rRdPtr_synchronizer,
       WILL_FIRE_RL_hostStartQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostStartQ_q_rWrPtr_do_decrement,
       WILL_FIRE_RL_hostStartQ_q_rWrPtr_do_increment,
       WILL_FIRE_RL_hostStartQ_q_rWrPtr_synchronizer,
       WILL_FIRE_RL_hostStartQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostStartQ_srcGuard_rl_ready,
       WILL_FIRE_RL_hostWrAddrQ_dstGuard_rl_ready,
       WILL_FIRE_RL_hostWrAddrQ_q_portA,
       WILL_FIRE_RL_hostWrAddrQ_q_portB,
       WILL_FIRE_RL_hostWrAddrQ_q_portB_read_data,
       WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_decrement,
       WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_increment,
       WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_synchronizer,
       WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_decrement,
       WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_increment,
       WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_synchronizer,
       WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrAddrQ_srcGuard_rl_ready,
       WILL_FIRE_RL_hostWrDataQ_dstGuard_rl_ready,
       WILL_FIRE_RL_hostWrDataQ_q_portA,
       WILL_FIRE_RL_hostWrDataQ_q_portB,
       WILL_FIRE_RL_hostWrDataQ_q_portB_read_data,
       WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_do_decrement,
       WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_do_increment,
       WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_synchronizer,
       WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_do_decrement,
       WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_do_increment,
       WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_synchronizer,
       WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrDataQ_srcGuard_rl_ready,
       WILL_FIRE_RL_hostWrDoneQ_dstGuard_rl_ready,
       WILL_FIRE_RL_hostWrDoneQ_q_portA,
       WILL_FIRE_RL_hostWrDoneQ_q_portB,
       WILL_FIRE_RL_hostWrDoneQ_q_portB_read_data,
       WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_decrement,
       WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_increment,
       WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_synchronizer,
       WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_decrement,
       WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_increment,
       WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_synchronizer,
       WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing,
       WILL_FIRE_RL_hostWrDoneQ_srcGuard_rl_ready,
       WILL_FIRE_RL_memReqQ_canonicalize,
       WILL_FIRE_RL_memReqQ_clearReq_canon,
       WILL_FIRE_RL_memReqQ_deqReq_canon,
       WILL_FIRE_RL_memReqQ_enqReq_canon,
       WILL_FIRE_RL_respStQ_canonicalize,
       WILL_FIRE_RL_respStQ_clearReq_canon,
       WILL_FIRE_RL_respStQ_deqReq_canon,
       WILL_FIRE_RL_respStQ_enqReq_canon,
       WILL_FIRE_hostIndInv_start,
       WILL_FIRE_hostIndInv_wrDone,
       WILL_FIRE_hostReq_wrAddr,
       WILL_FIRE_hostReq_wrData,
       WILL_FIRE_mmio_req,
       WILL_FIRE_to_mem_memReq_deq,
       WILL_FIRE_to_mem_respSt_enq;

  // inputs to muxes for submodule ports
  wire [63 : 0] MUX_reqBE$write_1__VAL_2;
  wire [57 : 0] MUX_reqAddr$write_1__VAL_2;
  wire [7 : 0] MUX_pendStCnt$write_1__VAL_2, MUX_pendStCnt$write_1__VAL_3;
  wire [2 : 0] MUX_reqSel$write_1__VAL_2;
  wire [1 : 0] MUX_hostStartQ_q_rRdPtr_rsCounter$write_1__VAL_1,
	       MUX_hostStartQ_q_rWrPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrAddrQ_q_rRdPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrAddrQ_q_rWrPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrDataQ_q_rRdPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrDataQ_q_rWrPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrDoneQ_q_rRdPtr_rsCounter$write_1__VAL_1,
	       MUX_hostWrDoneQ_q_rWrPtr_rsCounter$write_1__VAL_1;
  wire MUX_busy$write_1__SEL_1,
       MUX_busy$write_1__SEL_2,
       MUX_expectWrData$write_1__SEL_1,
       MUX_writing$write_1__SEL_2;

  // remaining internal signals
  wire [511 : 0] IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d738;
  wire [383 : 0] IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d733;
  wire [255 : 0] IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d728;
  wire [72 : 0] x_wget__h4899;
  wire [64 : 0] x_wget__h2242;
  wire [63 : 0] av_avValue_data__h104784,
		req_addr__h88173,
		x_addr__h51259,
		x_wget__h7553;
  wire [47 : 0] IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d883;
  wire [31 : 0] IF_hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XO_ETC___d41,
		IF_hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_ho_ETC___d11,
		IF_hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11__ETC___d114,
		IF_hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XO_ETC___d84,
		IF_hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57__ETC___d260,
		IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d876,
		x__h6346,
		x__h7150,
		x__h9000;
  wire [7 : 0] IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492,
	       IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511,
	       IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530,
	       IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549,
	       IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568,
	       IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587,
	       IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606,
	       IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624;
  wire [1 : 0] hostStartQ_q_rRdPtr_rdCounter_10_BIT_1_11_CONC_ETC___d915,
	       hostWrAddrQ_q_rRdPtr_rdCounter_28_BIT_1_29_CON_ETC___d933,
	       hostWrDataQ_q_rRdPtr_rdCounter_42_BIT_1_43_CON_ETC___d947,
	       hostWrDoneQ_q_rRdPtr_rdCounter_22_BIT_1_23_CON_ETC___d827,
	       x__h10580,
	       x__h1674,
	       x__h2616,
	       x__h3527,
	       x__h4331,
	       x__h5271,
	       x__h6181,
	       x__h6985,
	       x__h7925,
	       x__h862,
	       x__h8835,
	       x__h9639,
	       x_dReadBin__h10044,
	       x_dReadBin__h2079,
	       x_dReadBin__h4736,
	       x_dReadBin__h7390,
	       x_sReadBin__h10041,
	       x_sReadBin__h2076,
	       x_sReadBin__h4733,
	       x_sReadBin__h7387,
	       y__h1057,
	       y__h1861,
	       y__h3714,
	       y__h4518,
	       y__h6368,
	       y__h7172,
	       y__h9022,
	       y__h9826;
  wire IF_memReqQ_enqReq_lat_1_whas__96_THEN_memReqQ__ETC___d305,
       IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d804,
       IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d796,
       IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d788,
       IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d780,
       IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d772,
       IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d764,
       NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d696,
       NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d705,
       NOT_IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wD_ETC___d688,
       NOT_IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wD_ETC___d680,
       NOT_IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wD_ETC___d672,
       NOT_IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wD_ETC___d664,
       NOT_IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wD_ETC___d656,
       NOT_hostStartQ_q_rWrPtr_rsCounter_47_EQ_hostSt_ETC___d923,
       NOT_hostWrDoneQ_q_rWrPtr_rsCounter_20_EQ_hostW_ETC___d835,
       NOT_memReqQ_clearReq_dummy2_1_read__45_46_OR_I_ETC___d350,
       NOT_memReqQ_enqReq_dummy2_2_read__51_66_OR_IF__ETC___d371,
       NOT_respStQ_enqReq_dummy2_2_read__28_43_OR_IF__ETC___d453,
       hostStartQ_q_rRdPtr_rsCounter_77_BIT_0_84_XOR__ETC___d186,
       hostStartQ_q_rRdPtr_rsCounter_77_BIT_1_85_XOR__ETC___d214,
       hostStartQ_q_rWrPtr_rsCounter_47_BIT_0_54_XOR__ETC___d156,
       hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XOR_h_ETC___d40,
       hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_1_9_XOR_h_ETC___d68,
       hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_hostW_ETC___d10,
       hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11_XOR_ETC___d113,
       hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_1_12_XOR_ETC___d141,
       hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XOR_h_ETC___d83,
       hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57_XOR_ETC___d259,
       hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_1_58_XOR_ETC___d287,
       hostWrDoneQ_q_rWrPtr_rsCounter_20_BIT_0_27_XOR_ETC___d229,
       memReqQ_enqReq_dummy2_2_read__51_AND_IF_memReq_ETC___d363,
       mmio_req_wrBE_BIT_0_43_OR_mmio_req_wrBE_BIT_1__ETC___d861,
       reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d812,
       reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d817,
       respStQ_enqReq_dummy2_2_read__28_AND_IF_respSt_ETC___d440;

  // actionvalue method mmio_req
  assign mmio_req =
	     { !mmio_req_wrBE[0] && !mmio_req_wrBE[1] && !mmio_req_wrBE[2] &&
	       !mmio_req_wrBE[3] &&
	       !mmio_req_wrBE[4] &&
	       !mmio_req_wrBE[5] &&
	       !mmio_req_wrBE[6] &&
	       !mmio_req_wrBE[7] ||
	       !mmio_req_offset,
	       av_avValue_data__h104784 } ;
  assign RDY_mmio_req =
	     busy ||
	     NOT_hostStartQ_q_rWrPtr_rsCounter_47_EQ_hostSt_ETC___d923 ;
  assign CAN_FIRE_mmio_req =
	     busy ||
	     NOT_hostStartQ_q_rWrPtr_rsCounter_47_EQ_hostSt_ETC___d923 ;
  assign WILL_FIRE_mmio_req = EN_mmio_req ;

  // value method to_mem_memReq_notEmpty
  assign to_mem_memReq_notEmpty = !memReqQ_empty ;
  assign RDY_to_mem_memReq_notEmpty = 1'd1 ;

  // action method to_mem_memReq_deq
  assign RDY_to_mem_memReq_deq = !memReqQ_empty ;
  assign CAN_FIRE_to_mem_memReq_deq = !memReqQ_empty ;
  assign WILL_FIRE_to_mem_memReq_deq = EN_to_mem_memReq_deq ;

  // value method to_mem_memReq_first
  assign to_mem_memReq_first = memReqQ_data_0 ;
  assign RDY_to_mem_memReq_first = !memReqQ_empty ;

  // value method to_mem_respSt_notFull
  assign to_mem_respSt_notFull = !respStQ_full ;
  assign RDY_to_mem_respSt_notFull = 1'd1 ;

  // action method to_mem_respSt_enq
  assign RDY_to_mem_respSt_enq = !respStQ_full ;
  assign CAN_FIRE_to_mem_respSt_enq = !respStQ_full ;
  assign WILL_FIRE_to_mem_respSt_enq = EN_to_mem_respSt_enq ;

  // action method hostReq_wrAddr
  assign RDY_hostReq_wrAddr =
	     hostWrAddrQ_q_rWrPtr_rsCounter !=
	     { hostWrAddrQ_q_rRdPtr_rdCounter_28_BIT_1_29_CON_ETC___d933[1],
	       hostWrAddrQ_q_rRdPtr_rdCounter_28_BIT_1_29_CON_ETC___d933[1] ^
	       hostWrAddrQ_q_rRdPtr_rdCounter_28_BIT_1_29_CON_ETC___d933[0] } &&
	     hostWrAddrQ_srcGuard_ready ;
  assign CAN_FIRE_hostReq_wrAddr = RDY_hostReq_wrAddr ;
  assign WILL_FIRE_hostReq_wrAddr = EN_hostReq_wrAddr ;

  // action method hostReq_wrData
  assign RDY_hostReq_wrData =
	     hostWrDataQ_q_rWrPtr_rsCounter !=
	     { hostWrDataQ_q_rRdPtr_rdCounter_42_BIT_1_43_CON_ETC___d947[1],
	       hostWrDataQ_q_rRdPtr_rdCounter_42_BIT_1_43_CON_ETC___d947[1] ^
	       hostWrDataQ_q_rRdPtr_rdCounter_42_BIT_1_43_CON_ETC___d947[0] } &&
	     hostWrDataQ_srcGuard_ready ;
  assign CAN_FIRE_hostReq_wrData = RDY_hostReq_wrData ;
  assign WILL_FIRE_hostReq_wrData = EN_hostReq_wrData ;

  // actionvalue method hostIndInv_start
  assign hostIndInv_start = hostStartQ_q_memory$DOB ;
  assign RDY_hostIndInv_start =
	     hostStartQ_q_rRdPtr_rsCounter != hostStartQ_q_rWrPtr_rdCounter &&
	     hostStartQ_dstGuard_ready ;
  assign CAN_FIRE_hostIndInv_start =
	     hostStartQ_q_rRdPtr_rsCounter != hostStartQ_q_rWrPtr_rdCounter &&
	     hostStartQ_dstGuard_ready ;
  assign WILL_FIRE_hostIndInv_start = EN_hostIndInv_start ;

  // action method hostIndInv_wrDone
  assign RDY_hostIndInv_wrDone =
	     hostWrDoneQ_q_rRdPtr_rsCounter !=
	     hostWrDoneQ_q_rWrPtr_rdCounter &&
	     hostWrDoneQ_dstGuard_ready ;
  assign CAN_FIRE_hostIndInv_wrDone =
	     hostWrDoneQ_q_rRdPtr_rsCounter !=
	     hostWrDoneQ_q_rWrPtr_rdCounter &&
	     hostWrDoneQ_dstGuard_ready ;
  assign WILL_FIRE_hostIndInv_wrDone = EN_hostIndInv_wrDone ;

  // submodule hostStartQ_q_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd1),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(2'd2)) hostStartQ_q_memory(.CLKA(CLK),
					      .CLKB(CLK_portalClk),
					      .ADDRA(hostStartQ_q_memory$ADDRA),
					      .ADDRB(hostStartQ_q_memory$ADDRB),
					      .DIA(hostStartQ_q_memory$DIA),
					      .DIB(hostStartQ_q_memory$DIB),
					      .WEA(hostStartQ_q_memory$WEA),
					      .WEB(hostStartQ_q_memory$WEB),
					      .ENA(hostStartQ_q_memory$ENA),
					      .ENB(hostStartQ_q_memory$ENB),
					      .DOA(),
					      .DOB(hostStartQ_q_memory$DOB));

  // submodule hostWrAddrQ_q_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd1),
	  .DATA_WIDTH(32'd65),
	  .MEMSIZE(2'd2)) hostWrAddrQ_q_memory(.CLKA(CLK_portalClk),
					       .CLKB(CLK),
					       .ADDRA(hostWrAddrQ_q_memory$ADDRA),
					       .ADDRB(hostWrAddrQ_q_memory$ADDRB),
					       .DIA(hostWrAddrQ_q_memory$DIA),
					       .DIB(hostWrAddrQ_q_memory$DIB),
					       .WEA(hostWrAddrQ_q_memory$WEA),
					       .WEB(hostWrAddrQ_q_memory$WEB),
					       .ENA(hostWrAddrQ_q_memory$ENA),
					       .ENB(hostWrAddrQ_q_memory$ENB),
					       .DOA(),
					       .DOB(hostWrAddrQ_q_memory$DOB));

  // submodule hostWrDataQ_q_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd1),
	  .DATA_WIDTH(32'd73),
	  .MEMSIZE(2'd2)) hostWrDataQ_q_memory(.CLKA(CLK_portalClk),
					       .CLKB(CLK),
					       .ADDRA(hostWrDataQ_q_memory$ADDRA),
					       .ADDRB(hostWrDataQ_q_memory$ADDRB),
					       .DIA(hostWrDataQ_q_memory$DIA),
					       .DIB(hostWrDataQ_q_memory$DIB),
					       .WEA(hostWrDataQ_q_memory$WEA),
					       .WEB(hostWrDataQ_q_memory$WEB),
					       .ENA(hostWrDataQ_q_memory$ENA),
					       .ENB(hostWrDataQ_q_memory$ENB),
					       .DOA(),
					       .DOB(hostWrDataQ_q_memory$DOB));

  // submodule hostWrDoneQ_q_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd1),
	  .DATA_WIDTH(32'd1),
	  .MEMSIZE(2'd2)) hostWrDoneQ_q_memory(.CLKA(CLK),
					       .CLKB(CLK_portalClk),
					       .ADDRA(hostWrDoneQ_q_memory$ADDRA),
					       .ADDRB(hostWrDoneQ_q_memory$ADDRB),
					       .DIA(hostWrDoneQ_q_memory$DIA),
					       .DIB(hostWrDoneQ_q_memory$DIB),
					       .WEA(hostWrDoneQ_q_memory$WEA),
					       .WEB(hostWrDoneQ_q_memory$WEB),
					       .ENA(hostWrDoneQ_q_memory$ENA),
					       .ENB(hostWrDoneQ_q_memory$ENB),
					       .DOA(),
					       .DOB());

  // submodule memReqQ_clearReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_clearReq_dummy2_0(.CLK(CLK),
								    .D_IN(memReqQ_clearReq_dummy2_0$D_IN),
								    .EN(memReqQ_clearReq_dummy2_0$EN),
								    .Q_OUT());

  // submodule memReqQ_clearReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_clearReq_dummy2_1(.CLK(CLK),
								    .D_IN(memReqQ_clearReq_dummy2_1$D_IN),
								    .EN(memReqQ_clearReq_dummy2_1$EN),
								    .Q_OUT(memReqQ_clearReq_dummy2_1$Q_OUT));

  // submodule memReqQ_deqReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_deqReq_dummy2_0(.CLK(CLK),
								  .D_IN(memReqQ_deqReq_dummy2_0$D_IN),
								  .EN(memReqQ_deqReq_dummy2_0$EN),
								  .Q_OUT());

  // submodule memReqQ_deqReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_deqReq_dummy2_1(.CLK(CLK),
								  .D_IN(memReqQ_deqReq_dummy2_1$D_IN),
								  .EN(memReqQ_deqReq_dummy2_1$EN),
								  .Q_OUT());

  // submodule memReqQ_deqReq_dummy2_2
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_deqReq_dummy2_2(.CLK(CLK),
								  .D_IN(memReqQ_deqReq_dummy2_2$D_IN),
								  .EN(memReqQ_deqReq_dummy2_2$EN),
								  .Q_OUT(memReqQ_deqReq_dummy2_2$Q_OUT));

  // submodule memReqQ_enqReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_enqReq_dummy2_0(.CLK(CLK),
								  .D_IN(memReqQ_enqReq_dummy2_0$D_IN),
								  .EN(memReqQ_enqReq_dummy2_0$EN),
								  .Q_OUT());

  // submodule memReqQ_enqReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_enqReq_dummy2_1(.CLK(CLK),
								  .D_IN(memReqQ_enqReq_dummy2_1$D_IN),
								  .EN(memReqQ_enqReq_dummy2_1$EN),
								  .Q_OUT());

  // submodule memReqQ_enqReq_dummy2_2
  RevertReg #(.width(32'd1), .init(1'd1)) memReqQ_enqReq_dummy2_2(.CLK(CLK),
								  .D_IN(memReqQ_enqReq_dummy2_2$D_IN),
								  .EN(memReqQ_enqReq_dummy2_2$EN),
								  .Q_OUT(memReqQ_enqReq_dummy2_2$Q_OUT));

  // submodule respStQ_clearReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_clearReq_dummy2_0(.CLK(CLK),
								    .D_IN(respStQ_clearReq_dummy2_0$D_IN),
								    .EN(respStQ_clearReq_dummy2_0$EN),
								    .Q_OUT());

  // submodule respStQ_clearReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_clearReq_dummy2_1(.CLK(CLK),
								    .D_IN(respStQ_clearReq_dummy2_1$D_IN),
								    .EN(respStQ_clearReq_dummy2_1$EN),
								    .Q_OUT(respStQ_clearReq_dummy2_1$Q_OUT));

  // submodule respStQ_deqReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_deqReq_dummy2_0(.CLK(CLK),
								  .D_IN(respStQ_deqReq_dummy2_0$D_IN),
								  .EN(respStQ_deqReq_dummy2_0$EN),
								  .Q_OUT());

  // submodule respStQ_deqReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_deqReq_dummy2_1(.CLK(CLK),
								  .D_IN(respStQ_deqReq_dummy2_1$D_IN),
								  .EN(respStQ_deqReq_dummy2_1$EN),
								  .Q_OUT());

  // submodule respStQ_deqReq_dummy2_2
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_deqReq_dummy2_2(.CLK(CLK),
								  .D_IN(respStQ_deqReq_dummy2_2$D_IN),
								  .EN(respStQ_deqReq_dummy2_2$EN),
								  .Q_OUT(respStQ_deqReq_dummy2_2$Q_OUT));

  // submodule respStQ_enqReq_dummy2_0
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_enqReq_dummy2_0(.CLK(CLK),
								  .D_IN(respStQ_enqReq_dummy2_0$D_IN),
								  .EN(respStQ_enqReq_dummy2_0$EN),
								  .Q_OUT());

  // submodule respStQ_enqReq_dummy2_1
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_enqReq_dummy2_1(.CLK(CLK),
								  .D_IN(respStQ_enqReq_dummy2_1$D_IN),
								  .EN(respStQ_enqReq_dummy2_1$EN),
								  .Q_OUT());

  // submodule respStQ_enqReq_dummy2_2
  RevertReg #(.width(32'd1), .init(1'd1)) respStQ_enqReq_dummy2_2(.CLK(CLK),
								  .D_IN(respStQ_enqReq_dummy2_2$D_IN),
								  .EN(respStQ_enqReq_dummy2_2$EN),
								  .Q_OUT(respStQ_enqReq_dummy2_2$Q_OUT));

  // rule RL_doStResp
  assign CAN_FIRE_RL_doStResp =
	     !respStQ_empty &&
	     (pendStCnt != 8'd1 || expectWrData ||
	      NOT_hostWrDoneQ_q_rWrPtr_rsCounter_20_EQ_hostW_ETC___d835) &&
	     writing ;
  assign WILL_FIRE_RL_doStResp = CAN_FIRE_RL_doStResp ;

  // rule RL_hostWrAddrQ_q_portA
  assign CAN_FIRE_RL_hostWrAddrQ_q_portA = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_portA = 1'd1 ;

  // rule RL_hostWrAddrQ_q_portB_read_data
  assign CAN_FIRE_RL_hostWrAddrQ_q_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_portB_read_data = 1'd1 ;

  // rule RL_doNewWrite
  assign CAN_FIRE_RL_doNewWrite =
	     hostWrAddrQ_q_rRdPtr_rsCounter !=
	     hostWrAddrQ_q_rWrPtr_rdCounter &&
	     hostWrAddrQ_dstGuard_ready &&
	     busy &&
	     !writing ;
  assign WILL_FIRE_RL_doNewWrite = CAN_FIRE_RL_doNewWrite && !EN_mmio_req ;

  // rule RL_hostWrAddrQ_q_portB
  assign CAN_FIRE_RL_hostWrAddrQ_q_portB = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_portB = 1'd1 ;

  // rule RL_hostWrAddrQ_q_rWrPtr_synchronizer
  assign CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrAddrQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrAddrQ_q_rWrPtr_do_increment
  assign CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_increment = EN_hostReq_wrAddr ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_increment = EN_hostReq_wrAddr ;

  // rule RL_hostWrAddrQ_q_rWrPtr_do_decrement
  assign CAN_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rWrPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrAddrQ_q_rRdPtr_synchronizer
  assign CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrAddrQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrAddrQ_q_rRdPtr_do_increment
  assign CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_increment =
	     WILL_FIRE_RL_doNewWrite ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_increment =
	     WILL_FIRE_RL_doNewWrite ;

  // rule RL_hostWrAddrQ_q_rRdPtr_do_decrement
  assign CAN_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrAddrQ_q_rRdPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrAddrQ_srcGuard_rl_ready
  assign CAN_FIRE_RL_hostWrAddrQ_srcGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_srcGuard_rl_ready = 1'd1 ;

  // rule RL_hostWrAddrQ_dstGuard_rl_ready
  assign CAN_FIRE_RL_hostWrAddrQ_dstGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrAddrQ_dstGuard_rl_ready = 1'd1 ;

  // rule RL_hostWrDataQ_q_portA
  assign CAN_FIRE_RL_hostWrDataQ_q_portA = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_portA = 1'd1 ;

  // rule RL_hostWrDataQ_q_portB_read_data
  assign CAN_FIRE_RL_hostWrDataQ_q_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_portB_read_data = 1'd1 ;

  // rule RL_doStReq
  assign CAN_FIRE_RL_doStReq =
	     hostWrDataQ_q_rRdPtr_rsCounter !=
	     hostWrDataQ_q_rWrPtr_rdCounter &&
	     hostWrDataQ_dstGuard_ready &&
	     (reqSel != 3'd7 && !hostWrDataQ_q_memory$DOB[0] ||
	      NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d705) &&
	     writing &&
	     expectWrData &&
	     pendStCnt != 8'd255 ;
  assign WILL_FIRE_RL_doStReq =
	     CAN_FIRE_RL_doStReq && !WILL_FIRE_RL_doStResp ;

  // rule RL_hostWrDataQ_q_portB
  assign CAN_FIRE_RL_hostWrDataQ_q_portB = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_portB = 1'd1 ;

  // rule RL_hostWrDataQ_q_rWrPtr_synchronizer
  assign CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrDataQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrDataQ_q_rWrPtr_do_increment
  assign CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_do_increment = EN_hostReq_wrData ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_do_increment = EN_hostReq_wrData ;

  // rule RL_hostWrDataQ_q_rWrPtr_do_decrement
  assign CAN_FIRE_RL_hostWrDataQ_q_rWrPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rWrPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrDataQ_q_rRdPtr_synchronizer
  assign CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrDataQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrDataQ_q_rRdPtr_do_increment
  assign CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_do_increment =
	     WILL_FIRE_RL_doStReq ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_do_increment =
	     WILL_FIRE_RL_doStReq ;

  // rule RL_hostWrDataQ_q_rRdPtr_do_decrement
  assign CAN_FIRE_RL_hostWrDataQ_q_rRdPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrDataQ_q_rRdPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrDataQ_srcGuard_rl_ready
  assign CAN_FIRE_RL_hostWrDataQ_srcGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_srcGuard_rl_ready = 1'd1 ;

  // rule RL_hostWrDataQ_dstGuard_rl_ready
  assign CAN_FIRE_RL_hostWrDataQ_dstGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDataQ_dstGuard_rl_ready = 1'd1 ;

  // rule RL_hostStartQ_q_portA
  assign CAN_FIRE_RL_hostStartQ_q_portA = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_portA = 1'd1 ;

  // rule RL_hostStartQ_q_portB_read_data
  assign CAN_FIRE_RL_hostStartQ_q_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_portB_read_data = 1'd1 ;

  // rule RL_hostStartQ_q_portB
  assign CAN_FIRE_RL_hostStartQ_q_portB = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_portB = 1'd1 ;

  // rule RL_hostStartQ_q_rWrPtr_synchronizer
  assign CAN_FIRE_RL_hostStartQ_q_rWrPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_rWrPtr_synchronizer = 1'd1 ;

  // rule RL_hostStartQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostStartQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostStartQ_q_rWrPtr_do_increment
  assign CAN_FIRE_RL_hostStartQ_q_rWrPtr_do_increment =
	     MUX_busy$write_1__SEL_2 ;
  assign WILL_FIRE_RL_hostStartQ_q_rWrPtr_do_increment =
	     MUX_busy$write_1__SEL_2 ;

  // rule RL_hostStartQ_q_rWrPtr_do_decrement
  assign CAN_FIRE_RL_hostStartQ_q_rWrPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostStartQ_q_rWrPtr_do_decrement = 1'b0 ;

  // rule RL_hostStartQ_q_rRdPtr_synchronizer
  assign CAN_FIRE_RL_hostStartQ_q_rRdPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_rRdPtr_synchronizer = 1'd1 ;

  // rule RL_hostStartQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostStartQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostStartQ_q_rRdPtr_do_increment
  assign CAN_FIRE_RL_hostStartQ_q_rRdPtr_do_increment = EN_hostIndInv_start ;
  assign WILL_FIRE_RL_hostStartQ_q_rRdPtr_do_increment = EN_hostIndInv_start ;

  // rule RL_hostStartQ_q_rRdPtr_do_decrement
  assign CAN_FIRE_RL_hostStartQ_q_rRdPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostStartQ_q_rRdPtr_do_decrement = 1'b0 ;

  // rule RL_hostStartQ_srcGuard_rl_ready
  assign CAN_FIRE_RL_hostStartQ_srcGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_srcGuard_rl_ready = 1'd1 ;

  // rule RL_hostStartQ_dstGuard_rl_ready
  assign CAN_FIRE_RL_hostStartQ_dstGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostStartQ_dstGuard_rl_ready = 1'd1 ;

  // rule RL_hostWrDoneQ_q_portA
  assign CAN_FIRE_RL_hostWrDoneQ_q_portA = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_portA = 1'd1 ;

  // rule RL_hostWrDoneQ_q_portB
  assign CAN_FIRE_RL_hostWrDoneQ_q_portB = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_portB = 1'd1 ;

  // rule RL_hostWrDoneQ_q_portB_read_data
  assign CAN_FIRE_RL_hostWrDoneQ_q_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_portB_read_data = 1'd1 ;

  // rule RL_hostWrDoneQ_q_rWrPtr_synchronizer
  assign CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrDoneQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrDoneQ_q_rWrPtr_do_increment
  assign CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_increment =
	     MUX_writing$write_1__SEL_2 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_increment =
	     MUX_writing$write_1__SEL_2 ;

  // rule RL_hostWrDoneQ_q_rWrPtr_do_decrement
  assign CAN_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rWrPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrDoneQ_q_rRdPtr_synchronizer
  assign CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_synchronizer = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_synchronizer = 1'd1 ;

  // rule RL_hostWrDoneQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing
  assign CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_wdCounterCrossing_clock_domain_crossing =
	     1'd1 ;

  // rule RL_hostWrDoneQ_q_rRdPtr_do_increment
  assign CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_increment =
	     EN_hostIndInv_wrDone ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_increment =
	     EN_hostIndInv_wrDone ;

  // rule RL_hostWrDoneQ_q_rRdPtr_do_decrement
  assign CAN_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_decrement = 1'b0 ;
  assign WILL_FIRE_RL_hostWrDoneQ_q_rRdPtr_do_decrement = 1'b0 ;

  // rule RL_hostWrDoneQ_srcGuard_rl_ready
  assign CAN_FIRE_RL_hostWrDoneQ_srcGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_srcGuard_rl_ready = 1'd1 ;

  // rule RL_hostWrDoneQ_dstGuard_rl_ready
  assign CAN_FIRE_RL_hostWrDoneQ_dstGuard_rl_ready = 1'd1 ;
  assign WILL_FIRE_RL_hostWrDoneQ_dstGuard_rl_ready = 1'd1 ;

  // rule RL_memReqQ_canonicalize
  assign CAN_FIRE_RL_memReqQ_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_memReqQ_canonicalize = 1'd1 ;

  // rule RL_memReqQ_enqReq_canon
  assign CAN_FIRE_RL_memReqQ_enqReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_memReqQ_enqReq_canon = 1'd1 ;

  // rule RL_memReqQ_deqReq_canon
  assign CAN_FIRE_RL_memReqQ_deqReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_memReqQ_deqReq_canon = 1'd1 ;

  // rule RL_memReqQ_clearReq_canon
  assign CAN_FIRE_RL_memReqQ_clearReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_memReqQ_clearReq_canon = 1'd1 ;

  // rule RL_respStQ_canonicalize
  assign CAN_FIRE_RL_respStQ_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_respStQ_canonicalize = 1'd1 ;

  // rule RL_respStQ_enqReq_canon
  assign CAN_FIRE_RL_respStQ_enqReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_respStQ_enqReq_canon = 1'd1 ;

  // rule RL_respStQ_deqReq_canon
  assign CAN_FIRE_RL_respStQ_deqReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_respStQ_deqReq_canon = 1'd1 ;

  // rule RL_respStQ_clearReq_canon
  assign CAN_FIRE_RL_respStQ_clearReq_canon = 1'd1 ;
  assign WILL_FIRE_RL_respStQ_clearReq_canon = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_busy$write_1__SEL_1 =
	     WILL_FIRE_RL_doNewWrite && !hostWrAddrQ_q_memory$DOB[64] ;
  assign MUX_busy$write_1__SEL_2 =
	     EN_mmio_req &&
	     mmio_req_wrBE_BIT_0_43_OR_mmio_req_wrBE_BIT_1__ETC___d861 ;
  assign MUX_expectWrData$write_1__SEL_1 =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ;
  assign MUX_writing$write_1__SEL_2 =
	     WILL_FIRE_RL_doStResp && pendStCnt == 8'd1 && !expectWrData ;
  assign MUX_hostStartQ_q_rRdPtr_rsCounter$write_1__VAL_1 =
	     (~hostStartQ_q_rRdPtr_rsCounter[x__h7150[0]]) ?
	       hostStartQ_q_rRdPtr_rsCounter | x__h6985 :
	       hostStartQ_q_rRdPtr_rsCounter & y__h7172 ;
  assign MUX_hostStartQ_q_rWrPtr_rsCounter$write_1__VAL_1 =
	     (~hostStartQ_q_rWrPtr_rsCounter[x__h6346[0]]) ?
	       hostStartQ_q_rWrPtr_rsCounter | x__h6181 :
	       hostStartQ_q_rWrPtr_rsCounter & y__h6368 ;
  assign MUX_hostWrAddrQ_q_rRdPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrAddrQ_q_rRdPtr_rsCounter[IF_hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XO_ETC___d41[0]]) ?
	       hostWrAddrQ_q_rRdPtr_rsCounter | x__h1674 :
	       hostWrAddrQ_q_rRdPtr_rsCounter & y__h1861 ;
  assign MUX_hostWrAddrQ_q_rWrPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrAddrQ_q_rWrPtr_rsCounter[IF_hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_ho_ETC___d11[0]]) ?
	       hostWrAddrQ_q_rWrPtr_rsCounter | x__h862 :
	       hostWrAddrQ_q_rWrPtr_rsCounter & y__h1057 ;
  assign MUX_hostWrDataQ_q_rRdPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrDataQ_q_rRdPtr_rsCounter[IF_hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11__ETC___d114[0]]) ?
	       hostWrDataQ_q_rRdPtr_rsCounter | x__h4331 :
	       hostWrDataQ_q_rRdPtr_rsCounter & y__h4518 ;
  assign MUX_hostWrDataQ_q_rWrPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrDataQ_q_rWrPtr_rsCounter[IF_hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XO_ETC___d84[0]]) ?
	       hostWrDataQ_q_rWrPtr_rsCounter | x__h3527 :
	       hostWrDataQ_q_rWrPtr_rsCounter & y__h3714 ;
  assign MUX_hostWrDoneQ_q_rRdPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrDoneQ_q_rRdPtr_rsCounter[IF_hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57__ETC___d260[0]]) ?
	       hostWrDoneQ_q_rRdPtr_rsCounter | x__h9639 :
	       hostWrDoneQ_q_rRdPtr_rsCounter & y__h9826 ;
  assign MUX_hostWrDoneQ_q_rWrPtr_rsCounter$write_1__VAL_1 =
	     (~hostWrDoneQ_q_rWrPtr_rsCounter[x__h9000[0]]) ?
	       hostWrDoneQ_q_rWrPtr_rsCounter | x__h8835 :
	       hostWrDoneQ_q_rWrPtr_rsCounter & y__h9022 ;
  assign MUX_pendStCnt$write_1__VAL_2 = pendStCnt + 8'd1 ;
  assign MUX_pendStCnt$write_1__VAL_3 = pendStCnt - 8'd1 ;
  assign MUX_reqAddr$write_1__VAL_2 =
	     (reqSel == 3'd7) ? reqAddr + 58'd1 : reqAddr ;
  assign MUX_reqBE$write_1__VAL_2 =
	     (reqSel == 3'd7 || hostWrDataQ_q_memory$DOB[0]) ?
	       64'd0 :
	       { IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624,
		 IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606,
		 IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587,
		 IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568,
		 IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549,
		 IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530,
		 IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511,
		 IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492 } ;
  assign MUX_reqSel$write_1__VAL_2 = reqSel + 3'd1 ;

  // inlined wires
  assign memReqQ_enqReq_lat_0$wget =
	     { 1'd1,
	       req_addr__h88173,
	       IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624,
	       IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606,
	       IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587,
	       IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568,
	       IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549,
	       IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530,
	       IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511,
	       IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492,
	       IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d738 } ;
  assign memReqQ_enqReq_lat_0$whas =
	     WILL_FIRE_RL_doStReq &&
	     reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d812 ;

  // register busy
  assign busy$D_IN = !MUX_busy$write_1__SEL_1 ;
  assign busy$EN =
	     WILL_FIRE_RL_doNewWrite && !hostWrAddrQ_q_memory$DOB[64] ||
	     EN_mmio_req &&
	     mmio_req_wrBE_BIT_0_43_OR_mmio_req_wrBE_BIT_1__ETC___d861 ;

  // register expectWrData
  assign expectWrData$D_IN =
	     MUX_expectWrData$write_1__SEL_1 || !hostWrDataQ_q_memory$DOB[0] ;
  assign expectWrData$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStReq ;

  // register hostStartQ_dstGuard_ready
  assign hostStartQ_dstGuard_ready$D_IN = 1'd1 ;
  assign hostStartQ_dstGuard_ready$EN = 1'd1 ;

  // register hostStartQ_q_rRdPtr_rdCounter
  assign hostStartQ_q_rRdPtr_rdCounter$D_IN =
	     hostStartQ_q_rRdPtr_rdCounterPre ;
  assign hostStartQ_q_rRdPtr_rdCounter$EN = 1'd1 ;

  // register hostStartQ_q_rRdPtr_rdCounterPre
  assign hostStartQ_q_rRdPtr_rdCounterPre$D_IN =
	     hostStartQ_q_rRdPtr_rsCounter ;
  assign hostStartQ_q_rRdPtr_rdCounterPre$EN = 1'd1 ;

  // register hostStartQ_q_rRdPtr_rsCounter
  assign hostStartQ_q_rRdPtr_rsCounter$D_IN =
	     MUX_hostStartQ_q_rRdPtr_rsCounter$write_1__VAL_1 ;
  assign hostStartQ_q_rRdPtr_rsCounter$EN = EN_hostIndInv_start ;

  // register hostStartQ_q_rWrPtr_rdCounter
  assign hostStartQ_q_rWrPtr_rdCounter$D_IN =
	     hostStartQ_q_rWrPtr_rdCounterPre ;
  assign hostStartQ_q_rWrPtr_rdCounter$EN = 1'd1 ;

  // register hostStartQ_q_rWrPtr_rdCounterPre
  assign hostStartQ_q_rWrPtr_rdCounterPre$D_IN =
	     hostStartQ_q_rWrPtr_rsCounter ;
  assign hostStartQ_q_rWrPtr_rdCounterPre$EN = 1'd1 ;

  // register hostStartQ_q_rWrPtr_rsCounter
  assign hostStartQ_q_rWrPtr_rsCounter$D_IN =
	     MUX_hostStartQ_q_rWrPtr_rsCounter$write_1__VAL_1 ;
  assign hostStartQ_q_rWrPtr_rsCounter$EN = MUX_busy$write_1__SEL_2 ;

  // register hostStartQ_srcGuard_ready
  assign hostStartQ_srcGuard_ready$D_IN = 1'd1 ;
  assign hostStartQ_srcGuard_ready$EN = 1'd1 ;

  // register hostWrAddrQ_dstGuard_ready
  assign hostWrAddrQ_dstGuard_ready$D_IN = 1'd1 ;
  assign hostWrAddrQ_dstGuard_ready$EN = 1'd1 ;

  // register hostWrAddrQ_q_rRdPtr_rdCounter
  assign hostWrAddrQ_q_rRdPtr_rdCounter$D_IN =
	     hostWrAddrQ_q_rRdPtr_rdCounterPre ;
  assign hostWrAddrQ_q_rRdPtr_rdCounter$EN = 1'd1 ;

  // register hostWrAddrQ_q_rRdPtr_rdCounterPre
  assign hostWrAddrQ_q_rRdPtr_rdCounterPre$D_IN =
	     hostWrAddrQ_q_rRdPtr_rsCounter ;
  assign hostWrAddrQ_q_rRdPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrAddrQ_q_rRdPtr_rsCounter
  assign hostWrAddrQ_q_rRdPtr_rsCounter$D_IN =
	     MUX_hostWrAddrQ_q_rRdPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrAddrQ_q_rRdPtr_rsCounter$EN = WILL_FIRE_RL_doNewWrite ;

  // register hostWrAddrQ_q_rWrPtr_rdCounter
  assign hostWrAddrQ_q_rWrPtr_rdCounter$D_IN =
	     hostWrAddrQ_q_rWrPtr_rdCounterPre ;
  assign hostWrAddrQ_q_rWrPtr_rdCounter$EN = 1'd1 ;

  // register hostWrAddrQ_q_rWrPtr_rdCounterPre
  assign hostWrAddrQ_q_rWrPtr_rdCounterPre$D_IN =
	     hostWrAddrQ_q_rWrPtr_rsCounter ;
  assign hostWrAddrQ_q_rWrPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrAddrQ_q_rWrPtr_rsCounter
  assign hostWrAddrQ_q_rWrPtr_rsCounter$D_IN =
	     MUX_hostWrAddrQ_q_rWrPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrAddrQ_q_rWrPtr_rsCounter$EN = EN_hostReq_wrAddr ;

  // register hostWrAddrQ_srcGuard_ready
  assign hostWrAddrQ_srcGuard_ready$D_IN = 1'd1 ;
  assign hostWrAddrQ_srcGuard_ready$EN = 1'd1 ;

  // register hostWrDataQ_dstGuard_ready
  assign hostWrDataQ_dstGuard_ready$D_IN = 1'd1 ;
  assign hostWrDataQ_dstGuard_ready$EN = 1'd1 ;

  // register hostWrDataQ_q_rRdPtr_rdCounter
  assign hostWrDataQ_q_rRdPtr_rdCounter$D_IN =
	     hostWrDataQ_q_rRdPtr_rdCounterPre ;
  assign hostWrDataQ_q_rRdPtr_rdCounter$EN = 1'd1 ;

  // register hostWrDataQ_q_rRdPtr_rdCounterPre
  assign hostWrDataQ_q_rRdPtr_rdCounterPre$D_IN =
	     hostWrDataQ_q_rRdPtr_rsCounter ;
  assign hostWrDataQ_q_rRdPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrDataQ_q_rRdPtr_rsCounter
  assign hostWrDataQ_q_rRdPtr_rsCounter$D_IN =
	     MUX_hostWrDataQ_q_rRdPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrDataQ_q_rRdPtr_rsCounter$EN = WILL_FIRE_RL_doStReq ;

  // register hostWrDataQ_q_rWrPtr_rdCounter
  assign hostWrDataQ_q_rWrPtr_rdCounter$D_IN =
	     hostWrDataQ_q_rWrPtr_rdCounterPre ;
  assign hostWrDataQ_q_rWrPtr_rdCounter$EN = 1'd1 ;

  // register hostWrDataQ_q_rWrPtr_rdCounterPre
  assign hostWrDataQ_q_rWrPtr_rdCounterPre$D_IN =
	     hostWrDataQ_q_rWrPtr_rsCounter ;
  assign hostWrDataQ_q_rWrPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrDataQ_q_rWrPtr_rsCounter
  assign hostWrDataQ_q_rWrPtr_rsCounter$D_IN =
	     MUX_hostWrDataQ_q_rWrPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrDataQ_q_rWrPtr_rsCounter$EN = EN_hostReq_wrData ;

  // register hostWrDataQ_srcGuard_ready
  assign hostWrDataQ_srcGuard_ready$D_IN = 1'd1 ;
  assign hostWrDataQ_srcGuard_ready$EN = 1'd1 ;

  // register hostWrDoneQ_dstGuard_ready
  assign hostWrDoneQ_dstGuard_ready$D_IN = 1'd1 ;
  assign hostWrDoneQ_dstGuard_ready$EN = 1'd1 ;

  // register hostWrDoneQ_q_rRdPtr_rdCounter
  assign hostWrDoneQ_q_rRdPtr_rdCounter$D_IN =
	     hostWrDoneQ_q_rRdPtr_rdCounterPre ;
  assign hostWrDoneQ_q_rRdPtr_rdCounter$EN = 1'd1 ;

  // register hostWrDoneQ_q_rRdPtr_rdCounterPre
  assign hostWrDoneQ_q_rRdPtr_rdCounterPre$D_IN =
	     hostWrDoneQ_q_rRdPtr_rsCounter ;
  assign hostWrDoneQ_q_rRdPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrDoneQ_q_rRdPtr_rsCounter
  assign hostWrDoneQ_q_rRdPtr_rsCounter$D_IN =
	     MUX_hostWrDoneQ_q_rRdPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrDoneQ_q_rRdPtr_rsCounter$EN = EN_hostIndInv_wrDone ;

  // register hostWrDoneQ_q_rWrPtr_rdCounter
  assign hostWrDoneQ_q_rWrPtr_rdCounter$D_IN =
	     hostWrDoneQ_q_rWrPtr_rdCounterPre ;
  assign hostWrDoneQ_q_rWrPtr_rdCounter$EN = 1'd1 ;

  // register hostWrDoneQ_q_rWrPtr_rdCounterPre
  assign hostWrDoneQ_q_rWrPtr_rdCounterPre$D_IN =
	     hostWrDoneQ_q_rWrPtr_rsCounter ;
  assign hostWrDoneQ_q_rWrPtr_rdCounterPre$EN = 1'd1 ;

  // register hostWrDoneQ_q_rWrPtr_rsCounter
  assign hostWrDoneQ_q_rWrPtr_rsCounter$D_IN =
	     MUX_hostWrDoneQ_q_rWrPtr_rsCounter$write_1__VAL_1 ;
  assign hostWrDoneQ_q_rWrPtr_rsCounter$EN = MUX_writing$write_1__SEL_2 ;

  // register hostWrDoneQ_srcGuard_ready
  assign hostWrDoneQ_srcGuard_ready$D_IN = 1'd1 ;
  assign hostWrDoneQ_srcGuard_ready$EN = 1'd1 ;

  // register memReqQ_clearReq_rl
  assign memReqQ_clearReq_rl$D_IN = 1'd0 ;
  assign memReqQ_clearReq_rl$EN = 1'd1 ;

  // register memReqQ_data_0
  assign memReqQ_data_0$D_IN =
	     { x_addr__h51259,
	       memReqQ_enqReq_lat_0$whas ?
		 memReqQ_enqReq_lat_0$wget[575:0] :
		 memReqQ_enqReq_rl[575:0] } ;
  assign memReqQ_data_0$EN =
	     NOT_memReqQ_clearReq_dummy2_1_read__45_46_OR_I_ETC___d350 &&
	     memReqQ_enqReq_dummy2_2$Q_OUT &&
	     IF_memReqQ_enqReq_lat_1_whas__96_THEN_memReqQ__ETC___d305 ;

  // register memReqQ_deqReq_rl
  assign memReqQ_deqReq_rl$D_IN = 1'd0 ;
  assign memReqQ_deqReq_rl$EN = 1'd1 ;

  // register memReqQ_empty
  assign memReqQ_empty$D_IN =
	     memReqQ_clearReq_dummy2_1$Q_OUT && memReqQ_clearReq_rl ||
	     NOT_memReqQ_enqReq_dummy2_2_read__51_66_OR_IF__ETC___d371 ;
  assign memReqQ_empty$EN = 1'd1 ;

  // register memReqQ_enqReq_rl
  assign memReqQ_enqReq_rl$D_IN =
	     641'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ;
  assign memReqQ_enqReq_rl$EN = 1'd1 ;

  // register memReqQ_full
  assign memReqQ_full$D_IN =
	     NOT_memReqQ_clearReq_dummy2_1_read__45_46_OR_I_ETC___d350 &&
	     memReqQ_enqReq_dummy2_2_read__51_AND_IF_memReq_ETC___d363 ;
  assign memReqQ_full$EN = 1'd1 ;

  // register memStartAddr
  assign memStartAddr$D_IN = x_wget__h7553 ;
  assign memStartAddr$EN = MUX_busy$write_1__SEL_2 ;

  // register pendStCnt
  always@(MUX_expectWrData$write_1__SEL_1 or
	  memReqQ_enqReq_lat_0$whas or
	  MUX_pendStCnt$write_1__VAL_2 or
	  WILL_FIRE_RL_doStResp or MUX_pendStCnt$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_expectWrData$write_1__SEL_1: pendStCnt$D_IN = 8'd0;
      memReqQ_enqReq_lat_0$whas:
	  pendStCnt$D_IN = MUX_pendStCnt$write_1__VAL_2;
      WILL_FIRE_RL_doStResp: pendStCnt$D_IN = MUX_pendStCnt$write_1__VAL_3;
      default: pendStCnt$D_IN = 8'b10101010 /* unspecified value */ ;
    endcase
  end
  assign pendStCnt$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStReq &&
	     reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d812 ||
	     WILL_FIRE_RL_doStResp ;

  // register reqAddr
  assign reqAddr$D_IN =
	     MUX_expectWrData$write_1__SEL_1 ?
	       hostWrAddrQ_q_memory$DOB[63:6] :
	       MUX_reqAddr$write_1__VAL_2 ;
  assign reqAddr$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStReq ;

  // register reqBE
  assign reqBE$D_IN =
	     MUX_expectWrData$write_1__SEL_1 ?
	       64'd0 :
	       MUX_reqBE$write_1__VAL_2 ;
  assign reqBE$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStReq ;

  // register reqData
  assign reqData$D_IN =
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d738 ;
  assign reqData$EN = WILL_FIRE_RL_doStReq ;

  // register reqSel
  assign reqSel$D_IN =
	     MUX_expectWrData$write_1__SEL_1 ?
	       hostWrAddrQ_q_memory$DOB[5:3] :
	       MUX_reqSel$write_1__VAL_2 ;
  assign reqSel$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStReq ;

  // register respStQ_clearReq_rl
  assign respStQ_clearReq_rl$D_IN = 1'd0 ;
  assign respStQ_clearReq_rl$EN = 1'd1 ;

  // register respStQ_deqReq_rl
  assign respStQ_deqReq_rl$D_IN = 1'd0 ;
  assign respStQ_deqReq_rl$EN = 1'd1 ;

  // register respStQ_empty
  assign respStQ_empty$D_IN =
	     respStQ_clearReq_dummy2_1$Q_OUT && respStQ_clearReq_rl ||
	     NOT_respStQ_enqReq_dummy2_2_read__28_43_OR_IF__ETC___d453 ;
  assign respStQ_empty$EN = 1'd1 ;

  // register respStQ_enqReq_rl
  assign respStQ_enqReq_rl$D_IN = 1'd0 ;
  assign respStQ_enqReq_rl$EN = 1'd1 ;

  // register respStQ_full
  assign respStQ_full$D_IN =
	     (!respStQ_clearReq_dummy2_1$Q_OUT || !respStQ_clearReq_rl) &&
	     respStQ_enqReq_dummy2_2_read__28_AND_IF_respSt_ETC___d440 ;
  assign respStQ_full$EN = 1'd1 ;

  // register writing
  assign writing$D_IN = MUX_expectWrData$write_1__SEL_1 ;
  assign writing$EN =
	     WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] ||
	     WILL_FIRE_RL_doStResp && pendStCnt == 8'd1 && !expectWrData ;

  // submodule hostStartQ_q_memory
  assign hostStartQ_q_memory$ADDRA =
	     hostStartQ_q_rWrPtr_rsCounter[1] ^
	     hostStartQ_q_rWrPtr_rsCounter[0] ;
  assign hostStartQ_q_memory$ADDRB =
	     EN_hostIndInv_start ?
	       x__h7925[0] :
	       hostStartQ_q_rRdPtr_rsCounter_77_BIT_1_85_XOR__ETC___d214 ;
  assign hostStartQ_q_memory$DIA =
	     MUX_busy$write_1__SEL_2 ? x_wget__h7553 : 64'd0 ;
  assign hostStartQ_q_memory$DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign hostStartQ_q_memory$WEA = MUX_busy$write_1__SEL_2 ;
  assign hostStartQ_q_memory$WEB = 1'd0 ;
  assign hostStartQ_q_memory$ENA = 1'd1 ;
  assign hostStartQ_q_memory$ENB = 1'd1 ;

  // submodule hostWrAddrQ_q_memory
  assign hostWrAddrQ_q_memory$ADDRA =
	     hostWrAddrQ_q_rWrPtr_rsCounter[1] ^
	     hostWrAddrQ_q_rWrPtr_rsCounter[0] ;
  assign hostWrAddrQ_q_memory$ADDRB =
	     WILL_FIRE_RL_doNewWrite ?
	       x__h2616[0] :
	       hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_1_9_XOR_h_ETC___d68 ;
  assign hostWrAddrQ_q_memory$DIA =
	     EN_hostReq_wrAddr ? x_wget__h2242 : 65'd0 ;
  assign hostWrAddrQ_q_memory$DIB =
	     65'h0AAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign hostWrAddrQ_q_memory$WEA = EN_hostReq_wrAddr ;
  assign hostWrAddrQ_q_memory$WEB = 1'd0 ;
  assign hostWrAddrQ_q_memory$ENA = 1'd1 ;
  assign hostWrAddrQ_q_memory$ENB = 1'd1 ;

  // submodule hostWrDataQ_q_memory
  assign hostWrDataQ_q_memory$ADDRA =
	     hostWrDataQ_q_rWrPtr_rsCounter[1] ^
	     hostWrDataQ_q_rWrPtr_rsCounter[0] ;
  assign hostWrDataQ_q_memory$ADDRB =
	     WILL_FIRE_RL_doStReq ?
	       x__h5271[0] :
	       hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_1_12_XOR_ETC___d141 ;
  assign hostWrDataQ_q_memory$DIA =
	     EN_hostReq_wrData ? x_wget__h4899 : 73'd0 ;
  assign hostWrDataQ_q_memory$DIB =
	     73'h0AAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign hostWrDataQ_q_memory$WEA = EN_hostReq_wrData ;
  assign hostWrDataQ_q_memory$WEB = 1'd0 ;
  assign hostWrDataQ_q_memory$ENA = 1'd1 ;
  assign hostWrDataQ_q_memory$ENB = 1'd1 ;

  // submodule hostWrDoneQ_q_memory
  assign hostWrDoneQ_q_memory$ADDRA =
	     hostWrDoneQ_q_rWrPtr_rsCounter[1] ^
	     hostWrDoneQ_q_rWrPtr_rsCounter[0] ;
  assign hostWrDoneQ_q_memory$ADDRB =
	     EN_hostIndInv_wrDone ?
	       x__h10580[0] :
	       hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_1_58_XOR_ETC___d287 ;
  assign hostWrDoneQ_q_memory$DIA = 1'b0 ;
  assign hostWrDoneQ_q_memory$DIB = 1'b0 /* unspecified value */  ;
  assign hostWrDoneQ_q_memory$WEA = MUX_writing$write_1__SEL_2 ;
  assign hostWrDoneQ_q_memory$WEB = 1'd0 ;
  assign hostWrDoneQ_q_memory$ENA = 1'd1 ;
  assign hostWrDoneQ_q_memory$ENB = 1'd1 ;

  // submodule memReqQ_clearReq_dummy2_0
  assign memReqQ_clearReq_dummy2_0$D_IN = 1'b0 ;
  assign memReqQ_clearReq_dummy2_0$EN = 1'b0 ;

  // submodule memReqQ_clearReq_dummy2_1
  assign memReqQ_clearReq_dummy2_1$D_IN = 1'd1 ;
  assign memReqQ_clearReq_dummy2_1$EN = 1'd1 ;

  // submodule memReqQ_deqReq_dummy2_0
  assign memReqQ_deqReq_dummy2_0$D_IN = 1'd1 ;
  assign memReqQ_deqReq_dummy2_0$EN = EN_to_mem_memReq_deq ;

  // submodule memReqQ_deqReq_dummy2_1
  assign memReqQ_deqReq_dummy2_1$D_IN = 1'b0 ;
  assign memReqQ_deqReq_dummy2_1$EN = 1'b0 ;

  // submodule memReqQ_deqReq_dummy2_2
  assign memReqQ_deqReq_dummy2_2$D_IN = 1'd1 ;
  assign memReqQ_deqReq_dummy2_2$EN = 1'd1 ;

  // submodule memReqQ_enqReq_dummy2_0
  assign memReqQ_enqReq_dummy2_0$D_IN = 1'd1 ;
  assign memReqQ_enqReq_dummy2_0$EN = memReqQ_enqReq_lat_0$whas ;

  // submodule memReqQ_enqReq_dummy2_1
  assign memReqQ_enqReq_dummy2_1$D_IN = 1'b0 ;
  assign memReqQ_enqReq_dummy2_1$EN = 1'b0 ;

  // submodule memReqQ_enqReq_dummy2_2
  assign memReqQ_enqReq_dummy2_2$D_IN = 1'd1 ;
  assign memReqQ_enqReq_dummy2_2$EN = 1'd1 ;

  // submodule respStQ_clearReq_dummy2_0
  assign respStQ_clearReq_dummy2_0$D_IN = 1'b0 ;
  assign respStQ_clearReq_dummy2_0$EN = 1'b0 ;

  // submodule respStQ_clearReq_dummy2_1
  assign respStQ_clearReq_dummy2_1$D_IN = 1'd1 ;
  assign respStQ_clearReq_dummy2_1$EN = 1'd1 ;

  // submodule respStQ_deqReq_dummy2_0
  assign respStQ_deqReq_dummy2_0$D_IN = 1'd1 ;
  assign respStQ_deqReq_dummy2_0$EN = CAN_FIRE_RL_doStResp ;

  // submodule respStQ_deqReq_dummy2_1
  assign respStQ_deqReq_dummy2_1$D_IN = 1'b0 ;
  assign respStQ_deqReq_dummy2_1$EN = 1'b0 ;

  // submodule respStQ_deqReq_dummy2_2
  assign respStQ_deqReq_dummy2_2$D_IN = 1'd1 ;
  assign respStQ_deqReq_dummy2_2$EN = 1'd1 ;

  // submodule respStQ_enqReq_dummy2_0
  assign respStQ_enqReq_dummy2_0$D_IN = 1'd1 ;
  assign respStQ_enqReq_dummy2_0$EN = EN_to_mem_respSt_enq ;

  // submodule respStQ_enqReq_dummy2_1
  assign respStQ_enqReq_dummy2_1$D_IN = 1'b0 ;
  assign respStQ_enqReq_dummy2_1$EN = 1'b0 ;

  // submodule respStQ_enqReq_dummy2_2
  assign respStQ_enqReq_dummy2_2$D_IN = 1'd1 ;
  assign respStQ_enqReq_dummy2_2$EN = 1'd1 ;

  // remaining internal signals
  assign IF_hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XO_ETC___d41 =
	     hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XOR_h_ETC___d40 ?
	       32'd1 :
	       32'd0 ;
  assign IF_hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_ho_ETC___d11 =
	     hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_hostW_ETC___d10 ?
	       32'd1 :
	       32'd0 ;
  assign IF_hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11__ETC___d114 =
	     hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11_XOR_ETC___d113 ?
	       32'd1 :
	       32'd0 ;
  assign IF_hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XO_ETC___d84 =
	     hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XOR_h_ETC___d83 ?
	       32'd1 :
	       32'd0 ;
  assign IF_hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57__ETC___d260 =
	     hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57_XOR_ETC___d259 ?
	       32'd1 :
	       32'd0 ;
  assign IF_memReqQ_enqReq_lat_1_whas__96_THEN_memReqQ__ETC___d305 =
	     memReqQ_enqReq_lat_0$whas ?
	       memReqQ_enqReq_lat_0$wget[640] :
	       memReqQ_enqReq_rl[640] ;
  assign IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d876 =
	     { mmio_req_wrBE[7] ?
		 mmio_req_wrData[63:56] :
		 memStartAddr[63:56],
	       mmio_req_wrBE[6] ?
		 mmio_req_wrData[55:48] :
		 memStartAddr[55:48],
	       mmio_req_wrBE[5] ?
		 mmio_req_wrData[47:40] :
		 memStartAddr[47:40],
	       mmio_req_wrBE[4] ?
		 mmio_req_wrData[39:32] :
		 memStartAddr[39:32] } ;
  assign IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d883 =
	     { IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d876,
	       mmio_req_wrBE[3] ?
		 mmio_req_wrData[31:24] :
		 memStartAddr[31:24],
	       mmio_req_wrBE[2] ?
		 mmio_req_wrData[23:16] :
		 memStartAddr[23:16] } ;
  assign IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492 =
	     (reqSel == 3'd0) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[7:0] ;
  assign IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d804 =
	     IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[7] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[0] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[1] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[2] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[3] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[4] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[5] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[6] ||
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d796 ;
  assign IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511 =
	     (reqSel == 3'd1) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[15:8] ;
  assign IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d796 =
	     IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[7] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[0] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[1] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[2] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[3] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[4] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[5] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[6] ||
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d788 ;
  assign IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530 =
	     (reqSel == 3'd2) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[23:16] ;
  assign IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d788 =
	     IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[7] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[0] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[1] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[2] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[3] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[4] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[5] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[6] ||
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d780 ;
  assign IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549 =
	     (reqSel == 3'd3) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[31:24] ;
  assign IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d780 =
	     IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[7] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[0] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[1] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[2] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[3] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[4] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[5] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[6] ||
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d772 ;
  assign IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568 =
	     (reqSel == 3'd4) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[39:32] ;
  assign IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d772 =
	     IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[7] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[0] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[1] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[2] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[3] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[4] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[5] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[6] ||
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d764 ;
  assign IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587 =
	     (reqSel == 3'd5) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[47:40] ;
  assign IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d764 =
	     IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[7] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[0] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[1] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[2] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[3] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[4] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[5] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[6] ||
	     IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[7] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[0] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[1] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[2] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[3] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[4] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[5] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[6] ||
	     IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[7] ;
  assign IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606 =
	     (reqSel == 3'd6) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[55:48] ;
  assign IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624 =
	     (reqSel == 3'd7) ? hostWrDataQ_q_memory$DOB[8:1] : reqBE[63:56] ;
  assign IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d728 =
	     { (reqSel == 3'd7) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[511:448],
	       (reqSel == 3'd6) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[447:384],
	       (reqSel == 3'd5) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[383:320],
	       (reqSel == 3'd4) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[319:256] } ;
  assign IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d733 =
	     { IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d728,
	       (reqSel == 3'd3) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[255:192],
	       (reqSel == 3'd2) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[191:128] } ;
  assign IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d738 =
	     { IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d733,
	       (reqSel == 3'd1) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[127:64],
	       (reqSel == 3'd0) ?
		 hostWrDataQ_q_memory$DOB[72:9] :
		 reqData[63:0] } ;
  assign NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d696 =
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[7] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[0] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[1] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[2] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[3] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[4] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[5] &&
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[6] &&
	     NOT_IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wD_ETC___d688 ;
  assign NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d705 =
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[0] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[1] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[2] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[3] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[4] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[5] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[6] &&
	     NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d696 ||
	     !memReqQ_full ;
  assign NOT_IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wD_ETC___d688 =
	     !IF_reqSel_81_EQ_1_09_THEN_hostWrDataQ_q_wDataO_ETC___d511[7] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[0] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[1] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[2] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[3] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[4] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[5] &&
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[6] &&
	     NOT_IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wD_ETC___d680 ;
  assign NOT_IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wD_ETC___d680 =
	     !IF_reqSel_81_EQ_2_28_THEN_hostWrDataQ_q_wDataO_ETC___d530[7] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[0] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[1] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[2] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[3] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[4] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[5] &&
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[6] &&
	     NOT_IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wD_ETC___d672 ;
  assign NOT_IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wD_ETC___d672 =
	     !IF_reqSel_81_EQ_3_47_THEN_hostWrDataQ_q_wDataO_ETC___d549[7] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[0] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[1] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[2] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[3] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[4] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[5] &&
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[6] &&
	     NOT_IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wD_ETC___d664 ;
  assign NOT_IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wD_ETC___d664 =
	     !IF_reqSel_81_EQ_4_66_THEN_hostWrDataQ_q_wDataO_ETC___d568[7] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[0] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[1] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[2] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[3] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[4] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[5] &&
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[6] &&
	     NOT_IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wD_ETC___d656 ;
  assign NOT_IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wD_ETC___d656 =
	     !IF_reqSel_81_EQ_5_85_THEN_hostWrDataQ_q_wDataO_ETC___d587[7] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[0] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[1] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[2] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[3] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[4] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[5] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[6] &&
	     !IF_reqSel_81_EQ_6_04_THEN_hostWrDataQ_q_wDataO_ETC___d606[7] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[0] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[1] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[2] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[3] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[4] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[5] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[6] &&
	     !IF_reqSel_81_EQ_7_82_THEN_hostWrDataQ_q_wDataO_ETC___d624[7] ;
  assign NOT_hostStartQ_q_rWrPtr_rsCounter_47_EQ_hostSt_ETC___d923 =
	     hostStartQ_q_rWrPtr_rsCounter !=
	     { hostStartQ_q_rRdPtr_rdCounter_10_BIT_1_11_CONC_ETC___d915[1],
	       hostStartQ_q_rRdPtr_rdCounter_10_BIT_1_11_CONC_ETC___d915[1] ^
	       hostStartQ_q_rRdPtr_rdCounter_10_BIT_1_11_CONC_ETC___d915[0] } &&
	     hostStartQ_srcGuard_ready ;
  assign NOT_hostWrDoneQ_q_rWrPtr_rsCounter_20_EQ_hostW_ETC___d835 =
	     hostWrDoneQ_q_rWrPtr_rsCounter !=
	     { hostWrDoneQ_q_rRdPtr_rdCounter_22_BIT_1_23_CON_ETC___d827[1],
	       hostWrDoneQ_q_rRdPtr_rdCounter_22_BIT_1_23_CON_ETC___d827[1] ^
	       hostWrDoneQ_q_rRdPtr_rdCounter_22_BIT_1_23_CON_ETC___d827[0] } &&
	     hostWrDoneQ_srcGuard_ready ;
  assign NOT_memReqQ_clearReq_dummy2_1_read__45_46_OR_I_ETC___d350 =
	     !memReqQ_clearReq_dummy2_1$Q_OUT || !memReqQ_clearReq_rl ;
  assign NOT_memReqQ_enqReq_dummy2_2_read__51_66_OR_IF__ETC___d371 =
	     (!memReqQ_enqReq_dummy2_2$Q_OUT ||
	      (memReqQ_enqReq_lat_0$whas ?
		 !memReqQ_enqReq_lat_0$wget[640] :
		 !memReqQ_enqReq_rl[640])) &&
	     (memReqQ_deqReq_dummy2_2$Q_OUT &&
	      (EN_to_mem_memReq_deq || memReqQ_deqReq_rl) ||
	      memReqQ_empty) ;
  assign NOT_respStQ_enqReq_dummy2_2_read__28_43_OR_IF__ETC___d453 =
	     (!respStQ_enqReq_dummy2_2$Q_OUT ||
	      !EN_to_mem_respSt_enq && !respStQ_enqReq_rl) &&
	     (respStQ_deqReq_dummy2_2$Q_OUT &&
	      (CAN_FIRE_RL_doStResp || respStQ_deqReq_rl) ||
	      respStQ_empty) ;
  assign av_avValue_data__h104784 =
	     mmio_req_offset ? { 63'd0, busy } : memStartAddr ;
  assign hostStartQ_q_rRdPtr_rdCounter_10_BIT_1_11_CONC_ETC___d915 =
	     x_dReadBin__h7390 + 2'd1 ;
  assign hostStartQ_q_rRdPtr_rsCounter_77_BIT_0_84_XOR__ETC___d186 =
	     hostStartQ_q_rRdPtr_rsCounter[0] ^
	     hostStartQ_q_rRdPtr_rsCounter[1] ;
  assign hostStartQ_q_rRdPtr_rsCounter_77_BIT_1_85_XOR__ETC___d214 =
	     hostStartQ_q_rRdPtr_rsCounter[1] ^
	     hostStartQ_q_rRdPtr_rsCounter[0] ;
  assign hostStartQ_q_rWrPtr_rsCounter_47_BIT_0_54_XOR__ETC___d156 =
	     hostStartQ_q_rWrPtr_rsCounter[0] ^
	     hostStartQ_q_rWrPtr_rsCounter[1] ;
  assign hostWrAddrQ_q_rRdPtr_rdCounter_28_BIT_1_29_CON_ETC___d933 =
	     x_dReadBin__h2079 + 2'd1 ;
  assign hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XOR_h_ETC___d40 =
	     hostWrAddrQ_q_rRdPtr_rsCounter[0] ^
	     hostWrAddrQ_q_rRdPtr_rsCounter[1] ;
  assign hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_1_9_XOR_h_ETC___d68 =
	     hostWrAddrQ_q_rRdPtr_rsCounter[1] ^
	     hostWrAddrQ_q_rRdPtr_rsCounter[0] ;
  assign hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_hostW_ETC___d10 =
	     hostWrAddrQ_q_rWrPtr_rsCounter[0] ^
	     hostWrAddrQ_q_rWrPtr_rsCounter[1] ;
  assign hostWrDataQ_q_rRdPtr_rdCounter_42_BIT_1_43_CON_ETC___d947 =
	     x_dReadBin__h4736 + 2'd1 ;
  assign hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11_XOR_ETC___d113 =
	     hostWrDataQ_q_rRdPtr_rsCounter[0] ^
	     hostWrDataQ_q_rRdPtr_rsCounter[1] ;
  assign hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_1_12_XOR_ETC___d141 =
	     hostWrDataQ_q_rRdPtr_rsCounter[1] ^
	     hostWrDataQ_q_rRdPtr_rsCounter[0] ;
  assign hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XOR_h_ETC___d83 =
	     hostWrDataQ_q_rWrPtr_rsCounter[0] ^
	     hostWrDataQ_q_rWrPtr_rsCounter[1] ;
  assign hostWrDoneQ_q_rRdPtr_rdCounter_22_BIT_1_23_CON_ETC___d827 =
	     x_dReadBin__h10044 + 2'd1 ;
  assign hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57_XOR_ETC___d259 =
	     hostWrDoneQ_q_rRdPtr_rsCounter[0] ^
	     hostWrDoneQ_q_rRdPtr_rsCounter[1] ;
  assign hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_1_58_XOR_ETC___d287 =
	     hostWrDoneQ_q_rRdPtr_rsCounter[1] ^
	     hostWrDoneQ_q_rRdPtr_rsCounter[0] ;
  assign hostWrDoneQ_q_rWrPtr_rsCounter_20_BIT_0_27_XOR_ETC___d229 =
	     hostWrDoneQ_q_rWrPtr_rsCounter[0] ^
	     hostWrDoneQ_q_rWrPtr_rsCounter[1] ;
  assign memReqQ_enqReq_dummy2_2_read__51_AND_IF_memReq_ETC___d363 =
	     memReqQ_enqReq_dummy2_2$Q_OUT &&
	     IF_memReqQ_enqReq_lat_1_whas__96_THEN_memReqQ__ETC___d305 ||
	     (!memReqQ_deqReq_dummy2_2$Q_OUT ||
	      !EN_to_mem_memReq_deq && !memReqQ_deqReq_rl) &&
	     memReqQ_full ;
  assign mmio_req_wrBE_BIT_0_43_OR_mmio_req_wrBE_BIT_1__ETC___d861 =
	     (mmio_req_wrBE[0] || mmio_req_wrBE[1] || mmio_req_wrBE[2] ||
	      mmio_req_wrBE[3] ||
	      mmio_req_wrBE[4] ||
	      mmio_req_wrBE[5] ||
	      mmio_req_wrBE[6] ||
	      mmio_req_wrBE[7]) &&
	     !mmio_req_offset &&
	     !busy ;
  assign reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d812 =
	     (reqSel == 3'd7 || hostWrDataQ_q_memory$DOB[0]) &&
	     (IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[0] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[1] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[2] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[3] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[4] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[5] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[6] ||
	      IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d804) ;
  assign reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d817 =
	     (reqSel == 3'd7 || hostWrDataQ_q_memory$DOB[0]) &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[0] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[1] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[2] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[3] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[4] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[5] &&
	     !IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wDataO_ETC___d492[6] &&
	     NOT_IF_reqSel_81_EQ_0_88_THEN_hostWrDataQ_q_wD_ETC___d696 ;
  assign req_addr__h88173 = { reqAddr, 6'd0 } ;
  assign respStQ_enqReq_dummy2_2_read__28_AND_IF_respSt_ETC___d440 =
	     respStQ_enqReq_dummy2_2$Q_OUT &&
	     (EN_to_mem_respSt_enq || respStQ_enqReq_rl) ||
	     (!respStQ_deqReq_dummy2_2$Q_OUT ||
	      !CAN_FIRE_RL_doStResp && !respStQ_deqReq_rl) &&
	     respStQ_full ;
  assign x__h10580 = x_sReadBin__h10041 + 2'd1 ;
  assign x__h1674 =
	     2'd1 <<
	     IF_hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_0_8_XO_ETC___d41 ;
  assign x__h2616 = x_sReadBin__h2076 + 2'd1 ;
  assign x__h3527 =
	     2'd1 <<
	     IF_hostWrDataQ_q_rWrPtr_rsCounter_4_BIT_0_1_XO_ETC___d84 ;
  assign x__h4331 =
	     2'd1 <<
	     IF_hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_0_11__ETC___d114 ;
  assign x__h5271 = x_sReadBin__h4733 + 2'd1 ;
  assign x__h6181 = 2'd1 << x__h6346 ;
  assign x__h6346 =
	     hostStartQ_q_rWrPtr_rsCounter_47_BIT_0_54_XOR__ETC___d156 ?
	       32'd1 :
	       32'd0 ;
  assign x__h6985 = 2'd1 << x__h7150 ;
  assign x__h7150 =
	     hostStartQ_q_rRdPtr_rsCounter_77_BIT_0_84_XOR__ETC___d186 ?
	       32'd1 :
	       32'd0 ;
  assign x__h7925 = x_sReadBin__h7387 + 2'd1 ;
  assign x__h862 =
	     2'd1 <<
	     IF_hostWrAddrQ_q_rWrPtr_rsCounter_BIT_0_XOR_ho_ETC___d11 ;
  assign x__h8835 = 2'd1 << x__h9000 ;
  assign x__h9000 =
	     hostWrDoneQ_q_rWrPtr_rsCounter_20_BIT_0_27_XOR_ETC___d229 ?
	       32'd1 :
	       32'd0 ;
  assign x__h9639 =
	     2'd1 <<
	     IF_hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_0_57__ETC___d260 ;
  assign x_addr__h51259 =
	     memReqQ_enqReq_lat_0$whas ?
	       memReqQ_enqReq_lat_0$wget[639:576] :
	       memReqQ_enqReq_rl[639:576] ;
  assign x_dReadBin__h10044 =
	     { hostWrDoneQ_q_rRdPtr_rdCounter[1],
	       hostWrDoneQ_q_rRdPtr_rdCounter[1] ^
	       hostWrDoneQ_q_rRdPtr_rdCounter[0] } ;
  assign x_dReadBin__h2079 =
	     { hostWrAddrQ_q_rRdPtr_rdCounter[1],
	       hostWrAddrQ_q_rRdPtr_rdCounter[1] ^
	       hostWrAddrQ_q_rRdPtr_rdCounter[0] } ;
  assign x_dReadBin__h4736 =
	     { hostWrDataQ_q_rRdPtr_rdCounter[1],
	       hostWrDataQ_q_rRdPtr_rdCounter[1] ^
	       hostWrDataQ_q_rRdPtr_rdCounter[0] } ;
  assign x_dReadBin__h7390 =
	     { hostStartQ_q_rRdPtr_rdCounter[1],
	       hostStartQ_q_rRdPtr_rdCounter[1] ^
	       hostStartQ_q_rRdPtr_rdCounter[0] } ;
  assign x_sReadBin__h10041 =
	     { hostWrDoneQ_q_rRdPtr_rsCounter[1],
	       hostWrDoneQ_q_rRdPtr_rsCounter_50_BIT_1_58_XOR_ETC___d287 } ;
  assign x_sReadBin__h2076 =
	     { hostWrAddrQ_q_rRdPtr_rsCounter[1],
	       hostWrAddrQ_q_rRdPtr_rsCounter_1_BIT_1_9_XOR_h_ETC___d68 } ;
  assign x_sReadBin__h4733 =
	     { hostWrDataQ_q_rRdPtr_rsCounter[1],
	       hostWrDataQ_q_rRdPtr_rsCounter_04_BIT_1_12_XOR_ETC___d141 } ;
  assign x_sReadBin__h7387 =
	     { hostStartQ_q_rRdPtr_rsCounter[1],
	       hostStartQ_q_rRdPtr_rsCounter_77_BIT_1_85_XOR__ETC___d214 } ;
  assign x_wget__h2242 = { hostReq_wrAddr_valid, hostReq_wrAddr_addr } ;
  assign x_wget__h4899 =
	     { hostReq_wrData_data,
	       hostReq_wrData_byteEn,
	       hostReq_wrData_last } ;
  assign x_wget__h7553 =
	     { IF_mmio_req_wrBE_BIT_7_50_THEN_mmio_req_wrData_ETC___d883,
	       mmio_req_wrBE[1] ? mmio_req_wrData[15:8] : memStartAddr[15:8],
	       mmio_req_wrBE[0] ? mmio_req_wrData[7:0] : memStartAddr[7:0] } ;
  assign y__h1057 = ~x__h862 ;
  assign y__h1861 = ~x__h1674 ;
  assign y__h3714 = ~x__h3527 ;
  assign y__h4518 = ~x__h4331 ;
  assign y__h6368 = ~x__h6181 ;
  assign y__h7172 = ~x__h6985 ;
  assign y__h9022 = ~x__h8835 ;
  assign y__h9826 = ~x__h9639 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	expectWrData <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostStartQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrAddrQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrDataQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrDoneQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY 640'd0;
	memReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memReqQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
	memReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY
	    641'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	memReqQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memStartAddr <= `BSV_ASSIGNMENT_DELAY 64'd0;
	pendStCnt <= `BSV_ASSIGNMENT_DELAY 8'd0;
	respStQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
	respStQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
	respStQ_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
	respStQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY 1'd0;
	respStQ_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	writing <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (busy$EN) busy <= `BSV_ASSIGNMENT_DELAY busy$D_IN;
	if (expectWrData$EN)
	  expectWrData <= `BSV_ASSIGNMENT_DELAY expectWrData$D_IN;
	if (hostStartQ_srcGuard_ready$EN)
	  hostStartQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostStartQ_srcGuard_ready$D_IN;
	if (hostWrAddrQ_dstGuard_ready$EN)
	  hostWrAddrQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrAddrQ_dstGuard_ready$D_IN;
	if (hostWrDataQ_dstGuard_ready$EN)
	  hostWrDataQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrDataQ_dstGuard_ready$D_IN;
	if (hostWrDoneQ_srcGuard_ready$EN)
	  hostWrDoneQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrDoneQ_srcGuard_ready$D_IN;
	if (memReqQ_clearReq_rl$EN)
	  memReqQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
	      memReqQ_clearReq_rl$D_IN;
	if (memReqQ_data_0$EN)
	  memReqQ_data_0 <= `BSV_ASSIGNMENT_DELAY memReqQ_data_0$D_IN;
	if (memReqQ_deqReq_rl$EN)
	  memReqQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY memReqQ_deqReq_rl$D_IN;
	if (memReqQ_empty$EN)
	  memReqQ_empty <= `BSV_ASSIGNMENT_DELAY memReqQ_empty$D_IN;
	if (memReqQ_enqReq_rl$EN)
	  memReqQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY memReqQ_enqReq_rl$D_IN;
	if (memReqQ_full$EN)
	  memReqQ_full <= `BSV_ASSIGNMENT_DELAY memReqQ_full$D_IN;
	if (memStartAddr$EN)
	  memStartAddr <= `BSV_ASSIGNMENT_DELAY memStartAddr$D_IN;
	if (pendStCnt$EN) pendStCnt <= `BSV_ASSIGNMENT_DELAY pendStCnt$D_IN;
	if (respStQ_clearReq_rl$EN)
	  respStQ_clearReq_rl <= `BSV_ASSIGNMENT_DELAY
	      respStQ_clearReq_rl$D_IN;
	if (respStQ_deqReq_rl$EN)
	  respStQ_deqReq_rl <= `BSV_ASSIGNMENT_DELAY respStQ_deqReq_rl$D_IN;
	if (respStQ_empty$EN)
	  respStQ_empty <= `BSV_ASSIGNMENT_DELAY respStQ_empty$D_IN;
	if (respStQ_enqReq_rl$EN)
	  respStQ_enqReq_rl <= `BSV_ASSIGNMENT_DELAY respStQ_enqReq_rl$D_IN;
	if (respStQ_full$EN)
	  respStQ_full <= `BSV_ASSIGNMENT_DELAY respStQ_full$D_IN;
	if (writing$EN) writing <= `BSV_ASSIGNMENT_DELAY writing$D_IN;
      end
    if (reqAddr$EN) reqAddr <= `BSV_ASSIGNMENT_DELAY reqAddr$D_IN;
    if (reqBE$EN) reqBE <= `BSV_ASSIGNMENT_DELAY reqBE$D_IN;
    if (reqData$EN) reqData <= `BSV_ASSIGNMENT_DELAY reqData$D_IN;
    if (reqSel$EN) reqSel <= `BSV_ASSIGNMENT_DELAY reqSel$D_IN;
  end

  always@(posedge CLK_portalClk)
  begin
    if (RST_N_portalRst == `BSV_RESET_VALUE)
      begin
        hostStartQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrAddrQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrDataQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
	hostWrDoneQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (hostStartQ_dstGuard_ready$EN)
	  hostStartQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostStartQ_dstGuard_ready$D_IN;
	if (hostWrAddrQ_srcGuard_ready$EN)
	  hostWrAddrQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrAddrQ_srcGuard_ready$D_IN;
	if (hostWrDataQ_srcGuard_ready$EN)
	  hostWrDataQ_srcGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrDataQ_srcGuard_ready$D_IN;
	if (hostWrDoneQ_dstGuard_ready$EN)
	  hostWrDoneQ_dstGuard_ready <= `BSV_ASSIGNMENT_DELAY
	      hostWrDoneQ_dstGuard_ready$D_IN;
      end
  end

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      hostStartQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostStartQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostStartQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
    end
  else
    begin
      if (hostStartQ_q_rRdPtr_rdCounter$EN)
	hostStartQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rRdPtr_rdCounter$D_IN;
      if (hostStartQ_q_rRdPtr_rdCounterPre$EN)
	hostStartQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rRdPtr_rdCounterPre$D_IN;
      if (hostStartQ_q_rWrPtr_rsCounter$EN)
	hostStartQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rWrPtr_rsCounter$D_IN;
      if (hostWrAddrQ_q_rRdPtr_rsCounter$EN)
	hostWrAddrQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rRdPtr_rsCounter$D_IN;
      if (hostWrAddrQ_q_rWrPtr_rdCounter$EN)
	hostWrAddrQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rWrPtr_rdCounter$D_IN;
      if (hostWrAddrQ_q_rWrPtr_rdCounterPre$EN)
	hostWrAddrQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rWrPtr_rdCounterPre$D_IN;
      if (hostWrDataQ_q_rRdPtr_rsCounter$EN)
	hostWrDataQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rRdPtr_rsCounter$D_IN;
      if (hostWrDataQ_q_rWrPtr_rdCounter$EN)
	hostWrDataQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rWrPtr_rdCounter$D_IN;
      if (hostWrDataQ_q_rWrPtr_rdCounterPre$EN)
	hostWrDataQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rWrPtr_rdCounterPre$D_IN;
      if (hostWrDoneQ_q_rRdPtr_rdCounter$EN)
	hostWrDoneQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rRdPtr_rdCounter$D_IN;
      if (hostWrDoneQ_q_rRdPtr_rdCounterPre$EN)
	hostWrDoneQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rRdPtr_rdCounterPre$D_IN;
      if (hostWrDoneQ_q_rWrPtr_rsCounter$EN)
	hostWrDoneQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rWrPtr_rsCounter$D_IN;
    end

  always@(posedge CLK_portalClk or `BSV_RESET_EDGE RST_N_portalRst)
  if (RST_N_portalRst == `BSV_RESET_VALUE)
    begin
      hostStartQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostStartQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostStartQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrAddrQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDataQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY 2'd0;
      hostWrDoneQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY 2'd0;
    end
  else
    begin
      if (hostStartQ_q_rRdPtr_rsCounter$EN)
	hostStartQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rRdPtr_rsCounter$D_IN;
      if (hostStartQ_q_rWrPtr_rdCounter$EN)
	hostStartQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rWrPtr_rdCounter$D_IN;
      if (hostStartQ_q_rWrPtr_rdCounterPre$EN)
	hostStartQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostStartQ_q_rWrPtr_rdCounterPre$D_IN;
      if (hostWrAddrQ_q_rRdPtr_rdCounter$EN)
	hostWrAddrQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rRdPtr_rdCounter$D_IN;
      if (hostWrAddrQ_q_rRdPtr_rdCounterPre$EN)
	hostWrAddrQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rRdPtr_rdCounterPre$D_IN;
      if (hostWrAddrQ_q_rWrPtr_rsCounter$EN)
	hostWrAddrQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrAddrQ_q_rWrPtr_rsCounter$D_IN;
      if (hostWrDataQ_q_rRdPtr_rdCounter$EN)
	hostWrDataQ_q_rRdPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rRdPtr_rdCounter$D_IN;
      if (hostWrDataQ_q_rRdPtr_rdCounterPre$EN)
	hostWrDataQ_q_rRdPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rRdPtr_rdCounterPre$D_IN;
      if (hostWrDataQ_q_rWrPtr_rsCounter$EN)
	hostWrDataQ_q_rWrPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDataQ_q_rWrPtr_rsCounter$D_IN;
      if (hostWrDoneQ_q_rRdPtr_rsCounter$EN)
	hostWrDoneQ_q_rRdPtr_rsCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rRdPtr_rsCounter$D_IN;
      if (hostWrDoneQ_q_rWrPtr_rdCounter$EN)
	hostWrDoneQ_q_rWrPtr_rdCounter <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rWrPtr_rdCounter$D_IN;
      if (hostWrDoneQ_q_rWrPtr_rdCounterPre$EN)
	hostWrDoneQ_q_rWrPtr_rdCounterPre <= `BSV_ASSIGNMENT_DELAY
	    hostWrDoneQ_q_rWrPtr_rdCounterPre$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    busy = 1'h0;
    expectWrData = 1'h0;
    hostStartQ_dstGuard_ready = 1'h0;
    hostStartQ_q_rRdPtr_rdCounter = 2'h2;
    hostStartQ_q_rRdPtr_rdCounterPre = 2'h2;
    hostStartQ_q_rRdPtr_rsCounter = 2'h2;
    hostStartQ_q_rWrPtr_rdCounter = 2'h2;
    hostStartQ_q_rWrPtr_rdCounterPre = 2'h2;
    hostStartQ_q_rWrPtr_rsCounter = 2'h2;
    hostStartQ_srcGuard_ready = 1'h0;
    hostWrAddrQ_dstGuard_ready = 1'h0;
    hostWrAddrQ_q_rRdPtr_rdCounter = 2'h2;
    hostWrAddrQ_q_rRdPtr_rdCounterPre = 2'h2;
    hostWrAddrQ_q_rRdPtr_rsCounter = 2'h2;
    hostWrAddrQ_q_rWrPtr_rdCounter = 2'h2;
    hostWrAddrQ_q_rWrPtr_rdCounterPre = 2'h2;
    hostWrAddrQ_q_rWrPtr_rsCounter = 2'h2;
    hostWrAddrQ_srcGuard_ready = 1'h0;
    hostWrDataQ_dstGuard_ready = 1'h0;
    hostWrDataQ_q_rRdPtr_rdCounter = 2'h2;
    hostWrDataQ_q_rRdPtr_rdCounterPre = 2'h2;
    hostWrDataQ_q_rRdPtr_rsCounter = 2'h2;
    hostWrDataQ_q_rWrPtr_rdCounter = 2'h2;
    hostWrDataQ_q_rWrPtr_rdCounterPre = 2'h2;
    hostWrDataQ_q_rWrPtr_rsCounter = 2'h2;
    hostWrDataQ_srcGuard_ready = 1'h0;
    hostWrDoneQ_dstGuard_ready = 1'h0;
    hostWrDoneQ_q_rRdPtr_rdCounter = 2'h2;
    hostWrDoneQ_q_rRdPtr_rdCounterPre = 2'h2;
    hostWrDoneQ_q_rRdPtr_rsCounter = 2'h2;
    hostWrDoneQ_q_rWrPtr_rdCounter = 2'h2;
    hostWrDoneQ_q_rWrPtr_rdCounterPre = 2'h2;
    hostWrDoneQ_q_rWrPtr_rsCounter = 2'h2;
    hostWrDoneQ_srcGuard_ready = 1'h0;
    memReqQ_clearReq_rl = 1'h0;
    memReqQ_data_0 =
	640'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    memReqQ_deqReq_rl = 1'h0;
    memReqQ_empty = 1'h0;
    memReqQ_enqReq_rl =
	641'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    memReqQ_full = 1'h0;
    memStartAddr = 64'hAAAAAAAAAAAAAAAA;
    pendStCnt = 8'hAA;
    reqAddr = 58'h2AAAAAAAAAAAAAA;
    reqBE = 64'hAAAAAAAAAAAAAAAA;
    reqData =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    reqSel = 3'h2;
    respStQ_clearReq_rl = 1'h0;
    respStQ_deqReq_rl = 1'h0;
    respStQ_empty = 1'h0;
    respStQ_enqReq_rl = 1'h0;
    respStQ_full = 1'h0;
    writing = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStResp && pendStCnt == 8'd0)
	$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStResp && pendStCnt == 8'd0)
	$display("Dynamic assertion failed: \"../../src_Core/RISCY_OOO/procs/lib/MemLoader.bsv\", line 209, column 33\npend st cnt underflow");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStResp && pendStCnt == 8'd0) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] &&
	  hostWrAddrQ_q_memory$DOB[2:0] != 3'd0)
	$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] &&
	  hostWrAddrQ_q_memory$DOB[2:0] != 3'd0)
	$display("Dynamic assertion failed: \"../../src_Core/RISCY_OOO/procs/lib/MemLoader.bsv\", line 143, column 35\nwrite addr not aligned to Data");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doNewWrite && hostWrAddrQ_q_memory$DOB[64] &&
	  hostWrAddrQ_q_memory$DOB[2:0] != 3'd0)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStReq &&
	  reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d817)
	$fdisplay(32'h80000002, "\n%m: ASSERT FAIL!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStReq &&
	  reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d817)
	$display("Dynamic assertion failed: \"../../src_Core/RISCY_OOO/procs/lib/MemLoader.bsv\", line 194, column 33\nwrite req cannot have zero BE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_doStReq &&
	  reqSel_81_EQ_7_82_OR_hostWrDataQ_q_wDataOut_wg_ETC___d817)
	$finish(32'd0);
  end
  // synopsys translate_on
endmodule  // mkMemLoader

