
can_sensor_node_example_gcc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f8  00800100  00001690  00001724  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001690  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  008001f8  008001f8  0000181c  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  0000181c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000054  00000000  00000000  00001f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00001fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000002aa  00000000  00000000  00002080  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000ddd  00000000  00000000  0000232a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000610  00000000  00000000  00003107  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000d5f  00000000  00000000  00003717  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001b0  00000000  00000000  00004478  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000592  00000000  00000000  00004628  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000854  00000000  00000000  00004bba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  0000540e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__vector_9>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 8a 00 	jmp	0x114	; 0x114 <__vector_18>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 e9       	ldi	r30, 0x90	; 144
      a8:	f6 e1       	ldi	r31, 0x16	; 22
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a8 3f       	cpi	r26, 0xF8	; 248
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	12 e0       	ldi	r17, 0x02	; 2
      bc:	a8 ef       	ldi	r26, 0xF8	; 248
      be:	b1 e0       	ldi	r27, 0x01	; 1
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	aa 31       	cpi	r26, 0x1A	; 26
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 03 01 	call	0x206	; 0x206 <main>
      ce:	0c 94 46 0b 	jmp	0x168c	; 0x168c <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <convertanalog>:
unsigned short int convertanalog(unsigned channel)
{
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
      d6:	8f 70       	andi	r24, 0x0F	; 15
      d8:	80 64       	ori	r24, 0x40	; 64
      da:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
      de:	87 e8       	ldi	r24, 0x87	; 135
      e0:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA|= (1<<ADSC);
      e4:	80 91 7a 00 	lds	r24, 0x007A
      e8:	80 64       	ori	r24, 0x40	; 64
      ea:	80 93 7a 00 	sts	0x007A, r24
    while(bit_is_set(ADCSRA,ADSC)); 
      ee:	80 91 7a 00 	lds	r24, 0x007A
      f2:	86 fd       	sbrc	r24, 6
      f4:	fc cf       	rjmp	.-8      	; 0xee <convertanalog+0x18>
    adlow=ADCL; 
      f6:	20 91 78 00 	lds	r18, 0x0078
    adhigh=ADCH;
      fa:	40 91 79 00 	lds	r20, 0x0079
      fe:	30 e0       	ldi	r19, 0x00	; 0
     100:	94 2f       	mov	r25, r20
     102:	80 e0       	ldi	r24, 0x00	; 0
     104:	28 2b       	or	r18, r24
     106:	39 2b       	or	r19, r25
     108:	36 95       	lsr	r19
     10a:	27 95       	ror	r18
     10c:	36 95       	lsr	r19
     10e:	27 95       	ror	r18
    return((unsigned short int)(((adhigh<<8)|(adlow & 0xFF))>>2));
}
     110:	c9 01       	movw	r24, r18
     112:	08 95       	ret

00000114 <__vector_18>:

ISR(CANIT_vect)
{
     114:	1f 92       	push	r1
     116:	0f 92       	push	r0
     118:	0f b6       	in	r0, 0x3f	; 63
     11a:	0f 92       	push	r0
     11c:	11 24       	eor	r1, r1
     11e:	8f 93       	push	r24
    PORTA ^=_BV(PORTA7);
     120:	82 b1       	in	r24, 0x02	; 2
     122:	80 58       	subi	r24, 0x80	; 128
     124:	82 b9       	out	0x02, r24	; 2
}
     126:	8f 91       	pop	r24
     128:	0f 90       	pop	r0
     12a:	0f be       	out	0x3f, r0	; 63
     12c:	0f 90       	pop	r0
     12e:	1f 90       	pop	r1
     130:	18 95       	reti

00000132 <send_data_CAN>:
//! 2) The second operation is to send a CAN data frame with the same ID and as
//!    data:
//------------------------------------------------------------------------------

void send_data_CAN(void)
{
     132:	bf 92       	push	r11
     134:	cf 92       	push	r12
     136:	df 92       	push	r13
     138:	ef 92       	push	r14
     13a:	ff 92       	push	r15
     13c:	0f 93       	push	r16
     13e:	1f 93       	push	r17
     140:	cf 93       	push	r28
     142:	df 93       	push	r29
    // --- Init Reply data
    sensor_message.pt_data = &sensor_buffer[0];
     144:	87 e0       	ldi	r24, 0x07	; 7
     146:	92 e0       	ldi	r25, 0x02	; 2
     148:	90 93 03 02 	sts	0x0203, r25
     14c:	80 93 02 02 	sts	0x0202, r24
unsigned short int convertanalog(unsigned channel)
{
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
     150:	61 e4       	ldi	r22, 0x41	; 65
     152:	b6 2e       	mov	r11, r22
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     154:	57 e8       	ldi	r21, 0x87	; 135
     156:	c5 2e       	mov	r12, r21
		sensor_buffer[6] = (U8)(dummy_counter+60);
		sensor_buffer[7] = (U8)(convertanalog(1));
		
        // --- Auto-reply Command
        sensor_message.ctrl.ide = 0;            //- CAN 2.0A
        sensor_message.dlc = 8;                 //- Message with x-byte data
     158:	48 e0       	ldi	r20, 0x08	; 8
     15a:	d4 2e       	mov	r13, r20
        sensor_message.id.std = MY_ID_TAG;
     15c:	32 e8       	ldi	r19, 0x82	; 130
     15e:	e3 2e       	mov	r14, r19
     160:	f1 2c       	mov	r15, r1
        sensor_message.cmd = CMD_REPLY_MASKED;
     162:	0b e0       	ldi	r16, 0x0B	; 11
     164:	10 e0       	ldi	r17, 0x00	; 0
    sensor_message.pt_data = &sensor_buffer[0];

    while(1)
    {   
        
		sensor_buffer[0] = (U8)(dummy_counter);
     166:	80 91 f8 01 	lds	r24, 0x01F8
     16a:	80 93 07 02 	sts	0x0207, r24
        sensor_buffer[1] = (U8)(dummy_counter+10);
     16e:	86 5f       	subi	r24, 0xF6	; 246
     170:	80 93 08 02 	sts	0x0208, r24
        sensor_buffer[2] = (U8)(dummy_counter+20);
     174:	86 5f       	subi	r24, 0xF6	; 246
     176:	80 93 09 02 	sts	0x0209, r24
        sensor_buffer[3] = (U8)(dummy_counter+30);
     17a:	86 5f       	subi	r24, 0xF6	; 246
     17c:	80 93 0a 02 	sts	0x020A, r24
		sensor_buffer[4] = (U8)(dummy_counter+40);
     180:	86 5f       	subi	r24, 0xF6	; 246
     182:	80 93 0b 02 	sts	0x020B, r24
		sensor_buffer[5] = (U8)(dummy_counter+50);
     186:	86 5f       	subi	r24, 0xF6	; 246
     188:	80 93 0c 02 	sts	0x020C, r24
		sensor_buffer[6] = (U8)(dummy_counter+60);
     18c:	86 5f       	subi	r24, 0xF6	; 246
     18e:	80 93 0d 02 	sts	0x020D, r24
unsigned short int convertanalog(unsigned channel)
{
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
     192:	b0 92 7c 00 	sts	0x007C, r11
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     196:	c0 92 7a 00 	sts	0x007A, r12
    ADCSRA|= (1<<ADSC);
     19a:	80 91 7a 00 	lds	r24, 0x007A
     19e:	80 64       	ori	r24, 0x40	; 64
     1a0:	80 93 7a 00 	sts	0x007A, r24
    while(bit_is_set(ADCSRA,ADSC)); 
     1a4:	80 91 7a 00 	lds	r24, 0x007A
     1a8:	86 fd       	sbrc	r24, 6
     1aa:	fc cf       	rjmp	.-8      	; 0x1a4 <send_data_CAN+0x72>
    adlow=ADCL; 
     1ac:	80 91 78 00 	lds	r24, 0x0078
    adhigh=ADCH;
     1b0:	20 91 79 00 	lds	r18, 0x0079
        sensor_buffer[2] = (U8)(dummy_counter+20);
        sensor_buffer[3] = (U8)(dummy_counter+30);
		sensor_buffer[4] = (U8)(dummy_counter+40);
		sensor_buffer[5] = (U8)(dummy_counter+50);
		sensor_buffer[6] = (U8)(dummy_counter+60);
		sensor_buffer[7] = (U8)(convertanalog(1));
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	d2 2f       	mov	r29, r18
     1b8:	c0 e0       	ldi	r28, 0x00	; 0
     1ba:	8c 2b       	or	r24, r28
     1bc:	9d 2b       	or	r25, r29
     1be:	96 95       	lsr	r25
     1c0:	87 95       	ror	r24
     1c2:	96 95       	lsr	r25
     1c4:	87 95       	ror	r24
     1c6:	80 93 0e 02 	sts	0x020E, r24
		
        // --- Auto-reply Command
        sensor_message.ctrl.ide = 0;            //- CAN 2.0A
     1ca:	10 92 06 02 	sts	0x0206, r1
        sensor_message.dlc = 8;                 //- Message with x-byte data
     1ce:	d0 92 01 02 	sts	0x0201, r13
        sensor_message.id.std = MY_ID_TAG;
     1d2:	f0 92 fe 01 	sts	0x01FE, r15
     1d6:	e0 92 fd 01 	sts	0x01FD, r14
        sensor_message.cmd = CMD_REPLY_MASKED;
     1da:	10 93 fc 01 	sts	0x01FC, r17
     1de:	00 93 fb 01 	sts	0x01FB, r16

        // --- Enable reply
        while(can_cmd(&sensor_message) != CAN_CMD_ACCEPTED);
     1e2:	8a ef       	ldi	r24, 0xFA	; 250
     1e4:	91 e0       	ldi	r25, 0x01	; 1
     1e6:	0e 94 3f 04 	call	0x87e	; 0x87e <can_cmd>
     1ea:	88 23       	and	r24, r24
     1ec:	d1 f7       	brne	.-12     	; 0x1e2 <send_data_CAN+0xb0>
        // --- Wait for Reply completed
        while(can_get_status(&sensor_message) == CAN_STATUS_NOT_COMPLETED);
     1ee:	8a ef       	ldi	r24, 0xFA	; 250
     1f0:	91 e0       	ldi	r25, 0x01	; 1
     1f2:	0e 94 ac 03 	call	0x758	; 0x758 <can_get_status>
     1f6:	81 30       	cpi	r24, 0x01	; 1
     1f8:	d1 f3       	breq	.-12     	; 0x1ee <send_data_CAN+0xbc>
		
		dummy_counter++;
     1fa:	80 91 f8 01 	lds	r24, 0x01F8
     1fe:	8f 5f       	subi	r24, 0xFF	; 255
     200:	80 93 f8 01 	sts	0x01F8, r24
     204:	b0 cf       	rjmp	.-160    	; 0x166 <send_data_CAN+0x34>

00000206 <main>:
//! The response is a data frame that contents (in the order) the local
//! temperature, the local luminosity and the local VCC values.
//------------------------------------------------------------------------------
int main (void)
{	
    CLKPR = 0x80;  CLKPR = 0x00;  // Clock prescaler Reset
     206:	80 e8       	ldi	r24, 0x80	; 128
     208:	80 93 61 00 	sts	0x0061, r24
     20c:	10 92 61 00 	sts	0x0061, r1

    can_init(0);
     210:	80 e0       	ldi	r24, 0x00	; 0
     212:	0e 94 70 09 	call	0x12e0	; 0x12e0 <can_init>

	DDRA = 0xFF; // LED'er output
     216:	8f ef       	ldi	r24, 0xFF	; 255
     218:	81 b9       	out	0x01, r24	; 1
	PORTA = 0xFF; // LED'er tændt
     21a:	82 b9       	out	0x02, r24	; 2

    DDRD = 0xFF;
     21c:	8a b9       	out	0x0a, r24	; 10
    PORTD |= 0b1000000;
     21e:	5e 9a       	sbi	0x0b, 6	; 11

    // Interrupt
    sei();
     220:	78 94       	sei

    // Modtag CAN interrupt

    CANIE2 = 0xFF;
     222:	80 93 de 00 	sts	0x00DE, r24
    CANIE1 = 0xFF;
     226:	80 93 df 00 	sts	0x00DF, r24

    CANGIE |=(1<<ENIT);
     22a:	80 91 db 00 	lds	r24, 0x00DB
     22e:	80 68       	ori	r24, 0x80	; 128
     230:	80 93 db 00 	sts	0x00DB, r24
    CANGIE |=(1<<ENRX);
     234:	80 91 db 00 	lds	r24, 0x00DB
     238:	80 62       	ori	r24, 0x20	; 32
     23a:	80 93 db 00 	sts	0x00DB, r24
    CANGIE |=(1<<ENTX);
     23e:	80 91 db 00 	lds	r24, 0x00DB
     242:	80 61       	ori	r24, 0x10	; 16
     244:	80 93 db 00 	sts	0x00DB, r24

	send_data_CAN();
     248:	0e 94 99 00 	call	0x132	; 0x132 <send_data_CAN>
     24c:	ff cf       	rjmp	.-2      	; 0x24c <main+0x46>

0000024e <adc_init>:
//!                 Left adjust result >2,
//!          TRUE:  In range
//!
//------------------------------------------------------------------------------
U8 adc_init(U8 voltage_ref, Bool left_adjust, U8 adc_channel)
{
     24e:	98 2f       	mov	r25, r24
        
    range_voltage_ref = TRUE;
    range_left_adjust = TRUE;
    
    // --- Enter in ADC
    Disable_adc();
     250:	80 91 7a 00 	lds	r24, 0x007A
     254:	8f 77       	andi	r24, 0x7F	; 127
     256:	80 93 7a 00 	sts	0x007A, r24
    Disable_adc_it();
     25a:	80 91 7a 00 	lds	r24, 0x007A
     25e:	87 7f       	andi	r24, 0xF7	; 247
     260:	80 93 7a 00 	sts	0x007A, r24
    Clear_adc_it_flag();
     264:	80 91 7a 00 	lds	r24, 0x007A
     268:	80 61       	ori	r24, 0x10	; 16
     26a:	80 93 7a 00 	sts	0x007A, r24
    
    // --- AVcc Voltage Reference
    switch (voltage_ref)
     26e:	91 30       	cpi	r25, 0x01	; 1
     270:	51 f0       	breq	.+20     	; 0x286 <adc_init+0x38>
     272:	91 30       	cpi	r25, 0x01	; 1
     274:	20 f0       	brcs	.+8      	; 0x27e <adc_init+0x30>
     276:	93 30       	cpi	r25, 0x03	; 3
     278:	79 f0       	breq	.+30     	; 0x298 <adc_init+0x4a>
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	13 c0       	rjmp	.+38     	; 0x2a4 <adc_init+0x56>
    {
        case EXTERNAL_AREF:            // Enable external AREF
            Enable_external_aref();
     27e:	80 91 7c 00 	lds	r24, 0x007C
     282:	8f 73       	andi	r24, 0x3F	; 63
     284:	0c c0       	rjmp	.+24     	; 0x29e <adc_init+0x50>
            break;
        case AVCC_AS_VREF:             // Enable AVCC as Vref
            Enable_avcc_as_vref();
     286:	80 91 7c 00 	lds	r24, 0x007C
     28a:	8f 77       	andi	r24, 0x7F	; 127
     28c:	80 93 7c 00 	sts	0x007C, r24
     290:	80 91 7c 00 	lds	r24, 0x007C
     294:	80 64       	ori	r24, 0x40	; 64
     296:	03 c0       	rjmp	.+6      	; 0x29e <adc_init+0x50>
            break;
        case INTERNAL_VREF:            // Enable internal Vref
            Enable_internal_vref();
     298:	80 91 7c 00 	lds	r24, 0x007C
     29c:	80 6c       	ori	r24, 0xC0	; 192
     29e:	80 93 7c 00 	sts	0x007C, r24
     2a2:	21 e0       	ldi	r18, 0x01	; 1
            range_voltage_ref = FALSE;
           break;
    }
      
    // --- Left Adjust Result
    switch (left_adjust)
     2a4:	66 23       	and	r22, r22
     2a6:	41 f0       	breq	.+16     	; 0x2b8 <adc_init+0x6a>
     2a8:	61 30       	cpi	r22, 0x01	; 1
     2aa:	11 f0       	breq	.+4      	; 0x2b0 <adc_init+0x62>
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	0a c0       	rjmp	.+20     	; 0x2c4 <adc_init+0x76>
    {
        case LEFT_ADJUST:              // Enable left adjust result
            Set_left_adjust();
     2b0:	80 91 7c 00 	lds	r24, 0x007C
     2b4:	80 62       	ori	r24, 0x20	; 32
     2b6:	03 c0       	rjmp	.+6      	; 0x2be <adc_init+0x70>
            break;
        case NO_LEFT_ADJUST:           // Disable left adjust result
            Clear_left_adjust();
     2b8:	80 91 7c 00 	lds	r24, 0x007C
     2bc:	8f 7d       	andi	r24, 0xDF	; 223
     2be:	80 93 7c 00 	sts	0x007C, r24
     2c2:	91 e0       	ldi	r25, 0x01	; 1
            range_left_adjust = FALSE;
           break;
    }
      
    // --- Set Channel number
    Select_adc_channel(adc_channel);
     2c4:	80 91 7c 00 	lds	r24, 0x007C
     2c8:	80 7e       	andi	r24, 0xE0	; 224
     2ca:	80 93 7c 00 	sts	0x007C, r24
     2ce:	80 91 7c 00 	lds	r24, 0x007C
     2d2:	84 2b       	or	r24, r20
     2d4:	80 93 7c 00 	sts	0x007C, r24
         
    // --- Set ADC prescaler close to 125kHz
    Set_adc_prescaler(ADC_PRESCALER);    
     2d8:	80 91 7a 00 	lds	r24, 0x007A
     2dc:	88 7f       	andi	r24, 0xF8	; 248
     2de:	80 93 7a 00 	sts	0x007A, r24
     2e2:	80 91 7a 00 	lds	r24, 0x007A
     2e6:	86 60       	ori	r24, 0x06	; 6
     2e8:	80 93 7a 00 	sts	0x007A, r24
     
    return (range_voltage_ref | range_left_adjust);     
}
     2ec:	89 2f       	mov	r24, r25
     2ee:	82 2b       	or	r24, r18
     2f0:	08 95       	ret

000002f2 <adc_single_conversion>:
    
    // --- To save power, the voltage over the ADC is turned off when not used.
    // --- This is done by controlling the voltage from the ADC I/O-pin.
    
    // Enable ADC I/O-pin
    ADC_PORT_OUT &= ~(1<<adc_input_pin);
     2f2:	91 b3       	in	r25, 0x11	; 17
     2f4:	21 e0       	ldi	r18, 0x01	; 1
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	02 c0       	rjmp	.+4      	; 0x2fe <adc_single_conversion+0xc>
     2fa:	22 0f       	add	r18, r18
     2fc:	33 1f       	adc	r19, r19
     2fe:	8a 95       	dec	r24
     300:	e2 f7       	brpl	.-8      	; 0x2fa <adc_single_conversion+0x8>
     302:	82 2f       	mov	r24, r18
     304:	80 95       	com	r24
     306:	98 23       	and	r25, r24
     308:	91 bb       	out	0x11, r25	; 17
    ADC_PORT_DIR &= ~(1<<adc_input_pin);
     30a:	90 b3       	in	r25, 0x10	; 16
     30c:	89 23       	and	r24, r25
     30e:	80 bb       	out	0x10, r24	; 16
    ADC_DID_REG  |=  (1<<adc_input_pin);        
     310:	80 91 7e 00 	lds	r24, 0x007E
     314:	28 2b       	or	r18, r24
     316:	20 93 7e 00 	sts	0x007E, r18

    // --- Enable the ADC
    Enable_adc();
     31a:	80 91 7a 00 	lds	r24, 0x007A
     31e:	80 68       	ori	r24, 0x80	; 128
     320:	80 93 7a 00 	sts	0x007A, r24
    // --- This stabilizes INTERNAL_VREF rising level (if used) after enable ADC
    if ( Get_vref() == ((1<<REFS1)|(1<<REFS0)) )
     324:	80 91 7c 00 	lds	r24, 0x007C
     328:	80 7c       	andi	r24, 0xC0	; 192
     32a:	80 3c       	cpi	r24, 0xC0	; 192
     32c:	49 f4       	brne	.+18     	; 0x340 <adc_single_conversion+0x4e>
     32e:	80 e0       	ldi	r24, 0x00	; 0
     330:	90 e0       	ldi	r25, 0x00	; 0
    {
        for (j=0; j<(0x3FF<<(ADC_PRESCALER-1)); j++) {asm("nop");asm("nop");}
     332:	00 00       	nop
     334:	00 00       	nop
     336:	01 96       	adiw	r24, 0x01	; 1
     338:	2f e7       	ldi	r18, 0x7F	; 127
     33a:	80 3e       	cpi	r24, 0xE0	; 224
     33c:	92 07       	cpc	r25, r18
     33e:	c9 f7       	brne	.-14     	; 0x332 <adc_single_conversion+0x40>
    }
    // --- Perform a dummy single conversion first
    Start_conv();                   // Do single conversion
     340:	80 91 7a 00 	lds	r24, 0x007A
     344:	8f 7d       	andi	r24, 0xDF	; 223
     346:	80 93 7a 00 	sts	0x007A, r24
     34a:	80 91 7a 00 	lds	r24, 0x007A
     34e:	80 64       	ori	r24, 0x40	; 64
     350:	80 93 7a 00 	sts	0x007A, r24
    while(!Conv_complete());        // Wait for conversion done, ADIF flag active
     354:	80 91 7a 00 	lds	r24, 0x007A
     358:	84 ff       	sbrs	r24, 4
     35a:	fc cf       	rjmp	.-8      	; 0x354 <adc_single_conversion+0x62>
    Clear_adc_it_flag();            // Clear ADIF flag      
     35c:	80 91 7a 00 	lds	r24, 0x007A
     360:	80 61       	ori	r24, 0x10	; 16
     362:	80 93 7a 00 	sts	0x007A, r24
     366:	40 e0       	ldi	r20, 0x00	; 0
     368:	20 e0       	ldi	r18, 0x00	; 0
     36a:	30 e0       	ldi	r19, 0x00	; 0
        
    // --- Do the ADC conversion 16 times for better accuracy
    for(i=0; i<16; i++)             
    {
        // --- Perform a single conversion
        Start_conv();        
     36c:	80 91 7a 00 	lds	r24, 0x007A
     370:	8f 7d       	andi	r24, 0xDF	; 223
     372:	80 93 7a 00 	sts	0x007A, r24
     376:	80 91 7a 00 	lds	r24, 0x007A
     37a:	80 64       	ori	r24, 0x40	; 64
     37c:	80 93 7a 00 	sts	0x007A, r24
        // --- Wait for conversion done, ADIF flag active
        while(!Conv_complete());    
     380:	80 91 7a 00 	lds	r24, 0x007A
     384:	84 ff       	sbrs	r24, 4
     386:	fc cf       	rjmp	.-8      	; 0x380 <adc_single_conversion+0x8e>
        // --- Read out ADCH/ADCL registers
        adc_result = ADC;
     388:	80 91 78 00 	lds	r24, 0x0078
     38c:	90 91 79 00 	lds	r25, 0x0079
        // --- Accumulate result (32 samples) for later averaging
        accu_adc_result += adc_result;
     390:	28 0f       	add	r18, r24
     392:	39 1f       	adc	r19, r25
        // --- Clear ADIF flag      
        Clear_adc_it_flag();
     394:	80 91 7a 00 	lds	r24, 0x007A
     398:	80 61       	ori	r24, 0x10	; 16
     39a:	80 93 7a 00 	sts	0x007A, r24
    Start_conv();                   // Do single conversion
    while(!Conv_complete());        // Wait for conversion done, ADIF flag active
    Clear_adc_it_flag();            // Clear ADIF flag      
        
    // --- Do the ADC conversion 16 times for better accuracy
    for(i=0; i<16; i++)             
     39e:	4f 5f       	subi	r20, 0xFF	; 255
     3a0:	40 31       	cpi	r20, 0x10	; 16
     3a2:	21 f7       	brne	.-56     	; 0x36c <adc_single_conversion+0x7a>

    // --- Average the 16 samples
    adc_result = accu_adc_result >> 4;     
        
    // --- Disable the ADC
    Disable_adc();      
     3a4:	80 91 7a 00 	lds	r24, 0x007A
     3a8:	8f 77       	andi	r24, 0x7F	; 127
     3aa:	80 93 7a 00 	sts	0x007A, r24
     3ae:	84 e0       	ldi	r24, 0x04	; 4
     3b0:	36 95       	lsr	r19
     3b2:	27 95       	ror	r18
     3b4:	8a 95       	dec	r24
     3b6:	e1 f7       	brne	.-8      	; 0x3b0 <adc_single_conversion+0xbe>

    return adc_result;
}
     3b8:	c9 01       	movw	r24, r18
     3ba:	08 95       	ret

000003bc <can_clear_all_mob>:
//! @param none
//!
//! @return none
//------------------------------------------------------------------------------
void can_clear_all_mob(void)
{
     3bc:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3be:	89 2f       	mov	r24, r25
     3c0:	82 95       	swap	r24
     3c2:	80 7f       	andi	r24, 0xF0	; 240
     3c4:	80 93 ed 00 	sts	0x00ED, r24
     3c8:	ee ee       	ldi	r30, 0xEE	; 238
     3ca:	f0 e0       	ldi	r31, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     3cc:	11 92       	st	Z+, r1
     3ce:	e8 3f       	cpi	r30, 0xF8	; 248
     3d0:	f1 05       	cpc	r31, r1
     3d2:	e1 f7       	brne	.-8      	; 0x3cc <can_clear_all_mob+0x10>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3d4:	9f 5f       	subi	r25, 0xFF	; 255
     3d6:	9f 30       	cpi	r25, 0x0F	; 15
     3d8:	91 f7       	brne	.-28     	; 0x3be <can_clear_all_mob+0x2>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     3da:	08 95       	ret

000003dc <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     3dc:	20 91 ed 00 	lds	r18, 0x00ED
     3e0:	90 e0       	ldi	r25, 0x00	; 0
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     3e2:	89 2f       	mov	r24, r25
     3e4:	82 95       	swap	r24
     3e6:	80 7f       	andi	r24, 0xF0	; 240
     3e8:	80 93 ed 00 	sts	0x00ED, r24
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     3ec:	80 91 ef 00 	lds	r24, 0x00EF
     3f0:	80 7c       	andi	r24, 0xC0	; 192
     3f2:	19 f4       	brne	.+6      	; 0x3fa <can_get_mob_free+0x1e>
        {
            CANPAGE = page_saved;
     3f4:	20 93 ed 00 	sts	0x00ED, r18
     3f8:	06 c0       	rjmp	.+12     	; 0x406 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3fa:	9f 5f       	subi	r25, 0xFF	; 255
     3fc:	9f 30       	cpi	r25, 0x0F	; 15
     3fe:	89 f7       	brne	.-30     	; 0x3e2 <can_get_mob_free+0x6>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     400:	20 93 ed 00 	sts	0x00ED, r18
     404:	9f ef       	ldi	r25, 0xFF	; 255
    return (NO_MOB);
}
     406:	89 2f       	mov	r24, r25
     408:	08 95       	ret

0000040a <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     40a:	80 91 ef 00 	lds	r24, 0x00EF
     40e:	80 7c       	andi	r24, 0xC0	; 192
     410:	11 f4       	brne	.+4      	; 0x416 <can_get_mob_status+0xc>
     412:	8f ef       	ldi	r24, 0xFF	; 255
     414:	08 95       	ret

    canstmob_copy = CANSTMOB; // Copy for test integrity
     416:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     41a:	89 2f       	mov	r24, r25
     41c:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     41e:	80 32       	cpi	r24, 0x20	; 32
     420:	31 f0       	breq	.+12     	; 0x42e <can_get_mob_status+0x24>
     422:	80 34       	cpi	r24, 0x40	; 64
     424:	21 f0       	breq	.+8      	; 0x42e <can_get_mob_status+0x24>
     426:	80 3a       	cpi	r24, 0xA0	; 160
     428:	11 f0       	breq	.+4      	; 0x42e <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     42a:	89 2f       	mov	r24, r25
     42c:	8f 71       	andi	r24, 0x1F	; 31
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     42e:	08 95       	ret

00000430 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     430:	ac 01       	movw	r20, r24
     432:	20 e0       	ldi	r18, 0x00	; 0
     434:	06 c0       	rjmp	.+12     	; 0x442 <can_get_data+0x12>
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
    {
        *(p_can_message_data + data_index) = CANMSG;
     436:	80 91 fa 00 	lds	r24, 0x00FA
     43a:	e4 0f       	add	r30, r20
     43c:	f5 1f       	adc	r31, r21
     43e:	80 83       	st	Z, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     440:	2f 5f       	subi	r18, 0xFF	; 255
     442:	80 91 ef 00 	lds	r24, 0x00EF
     446:	e2 2f       	mov	r30, r18
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	8f 70       	andi	r24, 0x0F	; 15
     44e:	90 70       	andi	r25, 0x00	; 0
     450:	e8 17       	cp	r30, r24
     452:	f9 07       	cpc	r31, r25
     454:	84 f3       	brlt	.-32     	; 0x436 <can_get_data+0x6>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     456:	08 95       	ret

00000458 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     458:	9f 92       	push	r9
     45a:	af 92       	push	r10
     45c:	bf 92       	push	r11
     45e:	cf 92       	push	r12
     460:	df 92       	push	r13
     462:	ef 92       	push	r14
     464:	ff 92       	push	r15
     466:	0f 93       	push	r16
     468:	1f 93       	push	r17
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     46a:	88 23       	and	r24, r24
     46c:	61 f4       	brne	.+24     	; 0x486 <can_auto_baudrate+0x2e>
     46e:	dd 24       	eor	r13, r13
     470:	d3 94       	inc	r13
     472:	b3 e0       	ldi	r27, 0x03	; 3
     474:	a8 e0       	ldi	r26, 0x08	; 8
     476:	62 e0       	ldi	r22, 0x02	; 2
     478:	72 e0       	ldi	r23, 0x02	; 2
     47a:	50 e0       	ldi	r21, 0x00	; 0
     47c:	11 e0       	ldi	r17, 0x01	; 1
     47e:	40 e0       	ldi	r20, 0x00	; 0
     480:	ff 24       	eor	r15, r15
     482:	f3 94       	inc	r15
     484:	54 c0       	rjmp	.+168    	; 0x52e <can_auto_baudrate+0xd6>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     486:	80 91 e2 00 	lds	r24, 0x00E2
     48a:	8e 77       	andi	r24, 0x7E	; 126
     48c:	19 f4       	brne	.+6      	; 0x494 <can_auto_baudrate+0x3c>
     48e:	dd 24       	eor	r13, r13
     490:	d3 94       	inc	r13
     492:	09 c0       	rjmp	.+18     	; 0x4a6 <can_auto_baudrate+0x4e>
     494:	80 91 e2 00 	lds	r24, 0x00E2
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	8e 77       	andi	r24, 0x7E	; 126
     49c:	90 70       	andi	r25, 0x00	; 0
     49e:	95 95       	asr	r25
     4a0:	87 95       	ror	r24
     4a2:	d8 2e       	mov	r13, r24
     4a4:	d3 94       	inc	r13
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     4a6:	80 91 e3 00 	lds	r24, 0x00E3
     4aa:	8e 70       	andi	r24, 0x0E	; 14
     4ac:	11 f4       	brne	.+4      	; 0x4b2 <can_auto_baudrate+0x5a>
     4ae:	b1 e0       	ldi	r27, 0x01	; 1
     4b0:	09 c0       	rjmp	.+18     	; 0x4c4 <can_auto_baudrate+0x6c>
     4b2:	80 91 e3 00 	lds	r24, 0x00E3
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	8e 70       	andi	r24, 0x0E	; 14
     4ba:	90 70       	andi	r25, 0x00	; 0
     4bc:	95 95       	asr	r25
     4be:	87 95       	ror	r24
     4c0:	b8 2f       	mov	r27, r24
     4c2:	bf 5f       	subi	r27, 0xFF	; 255
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     4c4:	80 91 e4 00 	lds	r24, 0x00E4
     4c8:	8e 70       	andi	r24, 0x0E	; 14
     4ca:	83 30       	cpi	r24, 0x03	; 3
     4cc:	10 f4       	brcc	.+4      	; 0x4d2 <can_auto_baudrate+0x7a>
     4ce:	62 e0       	ldi	r22, 0x02	; 2
     4d0:	09 c0       	rjmp	.+18     	; 0x4e4 <can_auto_baudrate+0x8c>
     4d2:	80 91 e4 00 	lds	r24, 0x00E4
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	8e 70       	andi	r24, 0x0E	; 14
     4da:	90 70       	andi	r25, 0x00	; 0
     4dc:	95 95       	asr	r25
     4de:	87 95       	ror	r24
     4e0:	68 2f       	mov	r22, r24
     4e2:	6f 5f       	subi	r22, 0xFF	; 255
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     4e4:	80 91 e4 00 	lds	r24, 0x00E4
     4e8:	80 77       	andi	r24, 0x70	; 112
     4ea:	81 31       	cpi	r24, 0x11	; 17
     4ec:	10 f4       	brcc	.+4      	; 0x4f2 <can_auto_baudrate+0x9a>
     4ee:	72 e0       	ldi	r23, 0x02	; 2
     4f0:	0c c0       	rjmp	.+24     	; 0x50a <can_auto_baudrate+0xb2>
     4f2:	80 91 e4 00 	lds	r24, 0x00E4
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	80 77       	andi	r24, 0x70	; 112
     4fa:	90 70       	andi	r25, 0x00	; 0
     4fc:	24 e0       	ldi	r18, 0x04	; 4
     4fe:	95 95       	asr	r25
     500:	87 95       	ror	r24
     502:	2a 95       	dec	r18
     504:	e1 f7       	brne	.-8      	; 0x4fe <can_auto_baudrate+0xa6>
     506:	78 2f       	mov	r23, r24
     508:	7f 5f       	subi	r23, 0xFF	; 255
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     50a:	8b 2f       	mov	r24, r27
     50c:	90 e0       	ldi	r25, 0x00	; 0
     50e:	86 0f       	add	r24, r22
     510:	91 1d       	adc	r25, r1
     512:	87 0f       	add	r24, r23
     514:	91 1d       	adc	r25, r1
     516:	08 97       	sbiw	r24, 0x08	; 8
     518:	14 f4       	brge	.+4      	; 0x51e <can_auto_baudrate+0xc6>
     51a:	a8 e0       	ldi	r26, 0x08	; 8
     51c:	04 c0       	rjmp	.+8      	; 0x526 <can_auto_baudrate+0xce>
     51e:	ab 2f       	mov	r26, r27
     520:	af 5f       	subi	r26, 0xFF	; 255
     522:	a6 0f       	add	r26, r22
     524:	a7 0f       	add	r26, r23
     526:	51 e0       	ldi	r21, 0x01	; 1
     528:	10 e0       	ldi	r17, 0x00	; 0
     52a:	41 e0       	ldi	r20, 0x01	; 1
     52c:	ff 24       	eor	r15, r15
     52e:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     530:	89 2f       	mov	r24, r25
     532:	82 95       	swap	r24
     534:	80 7f       	andi	r24, 0xF0	; 240
     536:	80 93 ed 00 	sts	0x00ED, r24
     53a:	ee ee       	ldi	r30, 0xEE	; 238
     53c:	f0 e0       	ldi	r31, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     53e:	11 92       	st	Z+, r1
     540:	e8 3f       	cpi	r30, 0xF8	; 248
     542:	f1 05       	cpc	r31, r1
     544:	e1 f7       	brne	.-8      	; 0x53e <can_auto_baudrate+0xe6>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     546:	9f 5f       	subi	r25, 0xFF	; 255
     548:	9f 30       	cpi	r25, 0x0F	; 15
     54a:	91 f7       	brne	.-28     	; 0x530 <can_auto_baudrate+0xd8>
     54c:	ee 24       	eor	r14, r14
     54e:	e0 e0       	ldi	r30, 0x00	; 0
     550:	f0 e0       	ldi	r31, 0x00	; 0
     552:	cc 24       	eor	r12, r12
            CANTCON = (U8)(conf_index >> 3);

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     554:	90 e8       	ldi	r25, 0x80	; 128
     556:	a9 2e       	mov	r10, r25

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     558:	8a e0       	ldi	r24, 0x0A	; 10
     55a:	98 2e       	mov	r9, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     55c:	bb 24       	eor	r11, r11
     55e:	ba 94       	dec	r11
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     560:	81 e0       	ldi	r24, 0x01	; 1
     562:	f8 16       	cp	r15, r24
     564:	09 f0       	breq	.+2      	; 0x568 <can_auto_baudrate+0x110>
     566:	43 c0       	rjmp	.+134    	; 0x5ee <can_auto_baudrate+0x196>
        {
            Can_reset();
     568:	f0 92 d8 00 	sts	0x00D8, r15
            conf_index++;
     56c:	31 96       	adiw	r30, 0x01	; 1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     56e:	8d 2d       	mov	r24, r13
     570:	81 50       	subi	r24, 0x01	; 1
     572:	88 0f       	add	r24, r24
     574:	80 93 e2 00 	sts	0x00E2, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     578:	27 2f       	mov	r18, r23
     57a:	26 95       	lsr	r18
     57c:	30 e0       	ldi	r19, 0x00	; 0
     57e:	21 50       	subi	r18, 0x01	; 1
     580:	30 40       	sbci	r19, 0x00	; 0
     582:	05 e0       	ldi	r16, 0x05	; 5
     584:	22 0f       	add	r18, r18
     586:	33 1f       	adc	r19, r19
     588:	0a 95       	dec	r16
     58a:	e1 f7       	brne	.-8      	; 0x584 <can_auto_baudrate+0x12c>
     58c:	8b 2f       	mov	r24, r27
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	01 97       	sbiw	r24, 0x01	; 1
     592:	88 0f       	add	r24, r24
     594:	99 1f       	adc	r25, r25
     596:	28 2b       	or	r18, r24
     598:	20 93 e3 00 	sts	0x00E3, r18
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     59c:	27 2f       	mov	r18, r23
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	21 50       	subi	r18, 0x01	; 1
     5a2:	30 40       	sbci	r19, 0x00	; 0
     5a4:	04 e0       	ldi	r16, 0x04	; 4
     5a6:	22 0f       	add	r18, r18
     5a8:	33 1f       	adc	r19, r19
     5aa:	0a 95       	dec	r16
     5ac:	e1 f7       	brne	.-8      	; 0x5a6 <can_auto_baudrate+0x14e>
     5ae:	86 2f       	mov	r24, r22
     5b0:	90 e0       	ldi	r25, 0x00	; 0
     5b2:	01 97       	sbiw	r24, 0x01	; 1
     5b4:	88 0f       	add	r24, r24
     5b6:	99 1f       	adc	r25, r25
     5b8:	28 2b       	or	r18, r24
     5ba:	21 60       	ori	r18, 0x01	; 1
     5bc:	20 93 e4 00 	sts	0x00E4, r18

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     5c0:	cf 01       	movw	r24, r30
     5c2:	23 e0       	ldi	r18, 0x03	; 3
     5c4:	96 95       	lsr	r25
     5c6:	87 95       	ror	r24
     5c8:	2a 95       	dec	r18
     5ca:	e1 f7       	brne	.-8      	; 0x5c4 <can_auto_baudrate+0x16c>
     5cc:	80 93 e5 00 	sts	0x00E5, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     5d0:	10 92 ed 00 	sts	0x00ED, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     5d4:	10 92 ee 00 	sts	0x00EE, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     5d8:	a0 92 ef 00 	sts	0x00EF, r10

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     5dc:	90 92 d8 00 	sts	0x00D8, r9
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     5e0:	80 91 d9 00 	lds	r24, 0x00D9
     5e4:	82 ff       	sbrs	r24, 2
     5e6:	fc cf       	rjmp	.-8      	; 0x5e0 <can_auto_baudrate+0x188>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     5e8:	b0 92 da 00 	sts	0x00DA, r11
     5ec:	ee 24       	eor	r14, r14
     5ee:	01 e0       	ldi	r16, 0x01	; 1
     5f0:	3a c0       	rjmp	.+116    	; 0x666 <can_auto_baudrate+0x20e>
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
        {
            u8_temp0 = CANSTMOB;
     5f2:	80 91 ee 00 	lds	r24, 0x00EE
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	85 ff       	sbrs	r24, 5
     5fa:	10 c0       	rjmp	.+32     	; 0x61c <can_auto_baudrate+0x1c4>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     5fc:	80 91 ef 00 	lds	r24, 0x00EF
     600:	8f 73       	andi	r24, 0x3F	; 63
     602:	80 93 ef 00 	sts	0x00EF, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     606:	10 92 d8 00 	sts	0x00D8, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     60a:	80 91 d9 00 	lds	r24, 0x00D9
     60e:	82 fd       	sbrc	r24, 2
     610:	fc cf       	rjmp	.-8      	; 0x60a <can_auto_baudrate+0x1b2>
     612:	00 e0       	ldi	r16, 0x00	; 0
     614:	10 e0       	ldi	r17, 0x00	; 0
     616:	cc 24       	eor	r12, r12
     618:	c3 94       	inc	r12
     61a:	81 c0       	rjmp	.+258    	; 0x71e <can_auto_baudrate+0x2c6>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     61c:	8f 71       	andi	r24, 0x1F	; 31
     61e:	90 70       	andi	r25, 0x00	; 0
     620:	89 2b       	or	r24, r25
     622:	11 f0       	breq	.+4      	; 0x628 <can_auto_baudrate+0x1d0>
     624:	10 e0       	ldi	r17, 0x00	; 0
     626:	41 e0       	ldi	r20, 0x01	; 1
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                }

                u8_temp0 = CANGIT;
     628:	80 91 da 00 	lds	r24, 0x00DA

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     62c:	28 2f       	mov	r18, r24
     62e:	30 e0       	ldi	r19, 0x00	; 0
     630:	85 ff       	sbrs	r24, 5
     632:	11 c0       	rjmp	.+34     	; 0x656 <can_auto_baudrate+0x1fe>
                {
                    if (ovrtim_flag==0)
     634:	ee 20       	and	r14, r14
     636:	41 f4       	brne	.+16     	; 0x648 <can_auto_baudrate+0x1f0>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     638:	80 91 da 00 	lds	r24, 0x00DA
     63c:	80 62       	ori	r24, 0x20	; 32
     63e:	80 93 da 00 	sts	0x00DA, r24
     642:	ee 24       	eor	r14, r14
     644:	e3 94       	inc	r14
     646:	07 c0       	rjmp	.+14     	; 0x656 <can_auto_baudrate+0x1fe>
                        ovrtim_flag++;
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     648:	80 91 da 00 	lds	r24, 0x00DA
     64c:	80 62       	ori	r24, 0x20	; 32
     64e:	80 93 da 00 	sts	0x00DA, r24
     652:	10 e0       	ldi	r17, 0x00	; 0
     654:	41 e0       	ldi	r20, 0x01	; 1
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     656:	2f 70       	andi	r18, 0x0F	; 15
     658:	30 70       	andi	r19, 0x00	; 0
     65a:	23 2b       	or	r18, r19
     65c:	21 f0       	breq	.+8      	; 0x666 <can_auto_baudrate+0x20e>
     65e:	10 e0       	ldi	r17, 0x00	; 0
     660:	ff 24       	eor	r15, r15
     662:	f3 94       	inc	r15
     664:	03 c0       	rjmp	.+6      	; 0x66c <can_auto_baudrate+0x214>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     666:	11 30       	cpi	r17, 0x01	; 1
     668:	21 f2       	breq	.-120    	; 0x5f2 <can_auto_baudrate+0x19a>
     66a:	56 c0       	rjmp	.+172    	; 0x718 <can_auto_baudrate+0x2c0>
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
     66c:	51 11       	cpse	r21, r1
     66e:	6f 5f       	subi	r22, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     670:	69 30       	cpi	r22, 0x09	; 9
     672:	f8 f0       	brcs	.+62     	; 0x6b2 <can_auto_baudrate+0x25a>
     674:	78 30       	cpi	r23, 0x08	; 8
     676:	e8 f0       	brcs	.+58     	; 0x6b2 <can_auto_baudrate+0x25a>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     678:	a9 31       	cpi	r26, 0x19	; 25
     67a:	11 f0       	breq	.+4      	; 0x680 <can_auto_baudrate+0x228>
     67c:	af 5f       	subi	r26, 0xFF	; 255
     67e:	05 c0       	rjmp	.+10     	; 0x68a <can_auto_baudrate+0x232>
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     680:	80 e4       	ldi	r24, 0x40	; 64
     682:	d8 16       	cp	r13, r24
     684:	21 f0       	breq	.+8      	; 0x68e <can_auto_baudrate+0x236>
     686:	d3 94       	inc	r13
     688:	a8 e0       	ldi	r26, 0x08	; 8
     68a:	62 e0       	ldi	r22, 0x02	; 2
     68c:	14 c0       	rjmp	.+40     	; 0x6b6 <can_auto_baudrate+0x25e>
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     68e:	80 91 ef 00 	lds	r24, 0x00EF
     692:	8f 73       	andi	r24, 0x3F	; 63
     694:	80 93 ef 00 	sts	0x00EF, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     698:	10 92 d8 00 	sts	0x00D8, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     69c:	80 91 d9 00 	lds	r24, 0x00D9
     6a0:	82 fd       	sbrc	r24, 2
     6a2:	fc cf       	rjmp	.-8      	; 0x69c <can_auto_baudrate+0x244>
     6a4:	a8 e0       	ldi	r26, 0x08	; 8
     6a6:	62 e0       	ldi	r22, 0x02	; 2
     6a8:	72 e0       	ldi	r23, 0x02	; 2
     6aa:	50 e0       	ldi	r21, 0x00	; 0
     6ac:	00 e0       	ldi	r16, 0x00	; 0
     6ae:	cc 24       	eor	r12, r12
     6b0:	36 c0       	rjmp	.+108    	; 0x71e <can_auto_baudrate+0x2c6>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     6b2:	66 30       	cpi	r22, 0x06	; 6
     6b4:	10 f4       	brcc	.+4      	; 0x6ba <can_auto_baudrate+0x262>
     6b6:	76 2f       	mov	r23, r22
     6b8:	0a c0       	rjmp	.+20     	; 0x6ce <can_auto_baudrate+0x276>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     6ba:	26 2f       	mov	r18, r22
     6bc:	30 e0       	ldi	r19, 0x00	; 0
     6be:	87 2f       	mov	r24, r23
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	01 96       	adiw	r24, 0x01	; 1
     6c4:	82 17       	cp	r24, r18
     6c6:	93 07       	cpc	r25, r19
     6c8:	14 f4       	brge	.+4      	; 0x6ce <can_auto_baudrate+0x276>
     6ca:	7f 5f       	subi	r23, 0xFF	; 255
     6cc:	67 2f       	mov	r22, r23
                }
                else
                {
                phs2=phs1;
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     6ce:	b7 2f       	mov	r27, r23
     6d0:	b6 0f       	add	r27, r22
     6d2:	b0 95       	com	r27
     6d4:	ba 0f       	add	r27, r26

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     6d6:	8b 2f       	mov	r24, r27
     6d8:	81 50       	subi	r24, 0x01	; 1
     6da:	88 30       	cpi	r24, 0x08	; 8
     6dc:	40 f6       	brcc	.-112    	; 0x66e <can_auto_baudrate+0x216>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     6de:	47 2f       	mov	r20, r23
     6e0:	50 e0       	ldi	r21, 0x00	; 0
     6e2:	26 2f       	mov	r18, r22
     6e4:	30 e0       	ldi	r19, 0x00	; 0
     6e6:	2f 5f       	subi	r18, 0xFF	; 255
     6e8:	3f 4f       	sbci	r19, 0xFF	; 255
     6ea:	2b 0f       	add	r18, r27
     6ec:	31 1d       	adc	r19, r1
     6ee:	ca 01       	movw	r24, r20
     6f0:	88 0f       	add	r24, r24
     6f2:	99 1f       	adc	r25, r25
     6f4:	88 0f       	add	r24, r24
     6f6:	99 1f       	adc	r25, r25
     6f8:	82 17       	cp	r24, r18
     6fa:	93 07       	cpc	r25, r19
     6fc:	0c f4       	brge	.+2      	; 0x700 <can_auto_baudrate+0x2a8>
     6fe:	b7 cf       	rjmp	.-146    	; 0x66e <can_auto_baudrate+0x216>
     700:	ca 01       	movw	r24, r20
     702:	88 0f       	add	r24, r24
     704:	99 1f       	adc	r25, r25
     706:	84 0f       	add	r24, r20
     708:	95 1f       	adc	r25, r21
     70a:	28 17       	cp	r18, r24
     70c:	39 07       	cpc	r19, r25
     70e:	0c f4       	brge	.+2      	; 0x712 <can_auto_baudrate+0x2ba>
     710:	ae cf       	rjmp	.-164    	; 0x66e <can_auto_baudrate+0x216>
     712:	51 e0       	ldi	r21, 0x01	; 1
     714:	11 e0       	ldi	r17, 0x01	; 1
     716:	03 c0       	rjmp	.+6      	; 0x71e <can_auto_baudrate+0x2c6>
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     718:	41 30       	cpi	r20, 0x01	; 1
     71a:	09 f4       	brne	.+2      	; 0x71e <can_auto_baudrate+0x2c6>
     71c:	a7 cf       	rjmp	.-178    	; 0x66c <can_auto_baudrate+0x214>
     71e:	40 e0       	ldi	r20, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     720:	01 30       	cpi	r16, 0x01	; 1
     722:	09 f4       	brne	.+2      	; 0x726 <can_auto_baudrate+0x2ce>
     724:	1d cf       	rjmp	.-454    	; 0x560 <can_auto_baudrate+0x108>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     726:	8c 2d       	mov	r24, r12
     728:	1f 91       	pop	r17
     72a:	0f 91       	pop	r16
     72c:	ff 90       	pop	r15
     72e:	ef 90       	pop	r14
     730:	df 90       	pop	r13
     732:	cf 90       	pop	r12
     734:	bf 90       	pop	r11
     736:	af 90       	pop	r10
     738:	9f 90       	pop	r9
     73a:	08 95       	ret

0000073c <can_fixed_baudrate>:
//! @return Baudrate Status
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 mode)
{
    Can_reset();
     73c:	81 e0       	ldi	r24, 0x01	; 1
     73e:	80 93 d8 00 	sts	0x00D8, r24
    Can_conf_bt();
     742:	82 e0       	ldi	r24, 0x02	; 2
     744:	80 93 e2 00 	sts	0x00E2, r24
     748:	8c e0       	ldi	r24, 0x0C	; 12
     74a:	80 93 e3 00 	sts	0x00E3, r24
     74e:	87 e3       	ldi	r24, 0x37	; 55
     750:	80 93 e4 00 	sts	0x00E4, r24
    return 1;
}
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	08 95       	ret

00000758 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
     758:	1f 93       	push	r17
     75a:	cf 93       	push	r28
     75c:	df 93       	push	r29
     75e:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
     760:	8a 85       	ldd	r24, Y+10	; 0x0a
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
     762:	88 23       	and	r24, r24
     764:	09 f4       	brne	.+2      	; 0x768 <can_get_status+0x10>
     766:	86 c0       	rjmp	.+268    	; 0x874 <can_get_status+0x11c>
     768:	8f 31       	cpi	r24, 0x1F	; 31
     76a:	09 f4       	brne	.+2      	; 0x76e <can_get_status+0x16>
     76c:	83 c0       	rjmp	.+262    	; 0x874 <can_get_status+0x11c>
     76e:	8f 3f       	cpi	r24, 0xFF	; 255
     770:	09 f4       	brne	.+2      	; 0x774 <can_get_status+0x1c>
     772:	80 c0       	rjmp	.+256    	; 0x874 <can_get_status+0x11c>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
     774:	88 81       	ld	r24, Y
     776:	82 95       	swap	r24
     778:	80 7f       	andi	r24, 0xF0	; 240
     77a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
     77e:	0e 94 05 02 	call	0x40a	; 0x40a <can_get_mob_status>
     782:	18 2f       	mov	r17, r24
    
    switch (a_status)
     784:	80 32       	cpi	r24, 0x20	; 32
     786:	71 f0       	breq	.+28     	; 0x7a4 <can_get_status+0x4c>
     788:	81 32       	cpi	r24, 0x21	; 33
     78a:	18 f4       	brcc	.+6      	; 0x792 <can_get_status+0x3a>
     78c:	88 23       	and	r24, r24
     78e:	41 f0       	breq	.+16     	; 0x7a0 <can_get_status+0x48>
     790:	69 c0       	rjmp	.+210    	; 0x864 <can_get_status+0x10c>
     792:	80 34       	cpi	r24, 0x40	; 64
     794:	09 f4       	brne	.+2      	; 0x798 <can_get_status+0x40>
     796:	5c c0       	rjmp	.+184    	; 0x850 <can_get_status+0xf8>
     798:	80 3a       	cpi	r24, 0xA0	; 160
     79a:	09 f0       	breq	.+2      	; 0x79e <can_get_status+0x46>
     79c:	63 c0       	rjmp	.+198    	; 0x864 <can_get_status+0x10c>
     79e:	02 c0       	rjmp	.+4      	; 0x7a4 <can_get_status+0x4c>
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	69 c0       	rjmp	.+210    	; 0x876 <can_get_status+0x11e>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
     7a4:	80 91 ef 00 	lds	r24, 0x00EF
     7a8:	8f 70       	andi	r24, 0x0F	; 15
     7aa:	8f 83       	std	Y+7, r24	; 0x07
            can_get_data(cmd->pt_data);
     7ac:	88 85       	ldd	r24, Y+8	; 0x08
     7ae:	99 85       	ldd	r25, Y+9	; 0x09
     7b0:	0e 94 18 02 	call	0x430	; 0x430 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
     7b4:	80 91 f0 00 	lds	r24, 0x00F0
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	84 70       	andi	r24, 0x04	; 4
     7bc:	90 70       	andi	r25, 0x00	; 0
     7be:	95 95       	asr	r25
     7c0:	87 95       	ror	r24
     7c2:	95 95       	asr	r25
     7c4:	87 95       	ror	r24
     7c6:	8b 87       	std	Y+11, r24	; 0x0b
            if (Can_get_ide()) // if extended frame
     7c8:	80 91 ef 00 	lds	r24, 0x00EF
     7cc:	fe 01       	movw	r30, r28
     7ce:	33 96       	adiw	r30, 0x03	; 3
     7d0:	84 ff       	sbrs	r24, 4
     7d2:	2b c0       	rjmp	.+86     	; 0x82a <can_get_status+0xd2>
            {
                cmd->ctrl.ide = 1; // extended frame
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	8c 87       	std	Y+12, r24	; 0x0c
                Can_get_ext_id(cmd->id.ext);
     7d8:	80 91 f3 00 	lds	r24, 0x00F3
     7dc:	86 95       	lsr	r24
     7de:	86 95       	lsr	r24
     7e0:	86 95       	lsr	r24
     7e2:	83 83       	std	Z+3, r24	; 0x03
     7e4:	90 91 f2 00 	lds	r25, 0x00F2
     7e8:	80 91 f3 00 	lds	r24, 0x00F3
     7ec:	82 95       	swap	r24
     7ee:	88 0f       	add	r24, r24
     7f0:	80 7e       	andi	r24, 0xE0	; 224
     7f2:	96 95       	lsr	r25
     7f4:	96 95       	lsr	r25
     7f6:	96 95       	lsr	r25
     7f8:	89 0f       	add	r24, r25
     7fa:	82 83       	std	Z+2, r24	; 0x02
     7fc:	90 91 f1 00 	lds	r25, 0x00F1
     800:	80 91 f2 00 	lds	r24, 0x00F2
     804:	82 95       	swap	r24
     806:	88 0f       	add	r24, r24
     808:	80 7e       	andi	r24, 0xE0	; 224
     80a:	96 95       	lsr	r25
     80c:	96 95       	lsr	r25
     80e:	96 95       	lsr	r25
     810:	89 0f       	add	r24, r25
     812:	81 83       	std	Z+1, r24	; 0x01
     814:	90 91 f0 00 	lds	r25, 0x00F0
     818:	80 91 f1 00 	lds	r24, 0x00F1
     81c:	82 95       	swap	r24
     81e:	88 0f       	add	r24, r24
     820:	80 7e       	andi	r24, 0xE0	; 224
     822:	96 95       	lsr	r25
     824:	96 95       	lsr	r25
     826:	96 95       	lsr	r25
     828:	11 c0       	rjmp	.+34     	; 0x84c <can_get_status+0xf4>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
     82a:	1c 86       	std	Y+12, r1	; 0x0c
                    Can_get_std_id(cmd->id.std);
     82c:	80 91 f3 00 	lds	r24, 0x00F3
     830:	82 95       	swap	r24
     832:	86 95       	lsr	r24
     834:	87 70       	andi	r24, 0x07	; 7
     836:	81 83       	std	Z+1, r24	; 0x01
     838:	90 91 f2 00 	lds	r25, 0x00F2
     83c:	80 91 f3 00 	lds	r24, 0x00F3
     840:	88 0f       	add	r24, r24
     842:	88 0f       	add	r24, r24
     844:	88 0f       	add	r24, r24
     846:	92 95       	swap	r25
     848:	96 95       	lsr	r25
     84a:	97 70       	andi	r25, 0x07	; 7
     84c:	89 0f       	add	r24, r25
     84e:	8b 83       	std	Y+3, r24	; 0x03
            rtn_val = CAN_STATUS_COMPLETED;
            break;
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
     850:	1a 87       	std	Y+10, r17	; 0x0a
            Can_mob_abort();        // Freed the MOB
     852:	80 91 ef 00 	lds	r24, 0x00EF
     856:	8f 73       	andi	r24, 0x3F	; 63
     858:	80 93 ef 00 	sts	0x00EF, r24
            Can_clear_status_mob(); //   and reset MOb status
     85c:	10 92 ee 00 	sts	0x00EE, r1
     860:	80 e0       	ldi	r24, 0x00	; 0
     862:	09 c0       	rjmp	.+18     	; 0x876 <can_get_status+0x11e>
            rtn_val = CAN_STATUS_COMPLETED;
            break;
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
     864:	1a 87       	std	Y+10, r17	; 0x0a
            Can_mob_abort();        // Freed the MOB
     866:	80 91 ef 00 	lds	r24, 0x00EF
     86a:	8f 73       	andi	r24, 0x3F	; 63
     86c:	80 93 ef 00 	sts	0x00EF, r24
            Can_clear_status_mob(); //   and reset MOb status
     870:	10 92 ee 00 	sts	0x00EE, r1
     874:	82 e0       	ldi	r24, 0x02	; 2
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
     876:	df 91       	pop	r29
     878:	cf 91       	pop	r28
     87a:	1f 91       	pop	r17
     87c:	08 95       	ret

0000087e <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     87e:	0f 93       	push	r16
     880:	1f 93       	push	r17
     882:	df 93       	push	r29
     884:	cf 93       	push	r28
     886:	00 d0       	rcall	.+0      	; 0x888 <can_cmd+0xa>
     888:	00 d0       	rcall	.+0      	; 0x88a <can_cmd+0xc>
     88a:	cd b7       	in	r28, 0x3d	; 61
     88c:	de b7       	in	r29, 0x3e	; 62
     88e:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     890:	dc 01       	movw	r26, r24
     892:	11 96       	adiw	r26, 0x01	; 1
     894:	8d 91       	ld	r24, X+
     896:	9c 91       	ld	r25, X
     898:	12 97       	sbiw	r26, 0x02	; 2
     89a:	0c 97       	sbiw	r24, 0x0c	; 12
     89c:	a9 f4       	brne	.+42     	; 0x8c8 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     89e:	1a 96       	adiw	r26, 0x0a	; 10
     8a0:	8c 91       	ld	r24, X
     8a2:	1a 97       	sbiw	r26, 0x0a	; 10
     8a4:	80 36       	cpi	r24, 0x60	; 96
     8a6:	69 f4       	brne	.+26     	; 0x8c2 <can_cmd+0x44>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     8a8:	8c 91       	ld	r24, X
     8aa:	82 95       	swap	r24
     8ac:	80 7f       	andi	r24, 0xF0	; 240
     8ae:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     8b2:	80 91 ef 00 	lds	r24, 0x00EF
     8b6:	8f 73       	andi	r24, 0x3F	; 63
     8b8:	80 93 ef 00 	sts	0x00EF, r24
      Can_clear_status_mob();       // To be sure !
     8bc:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     8c0:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     8c2:	f8 01       	movw	r30, r16
     8c4:	12 86       	std	Z+10, r1	; 0x0a
     8c6:	33 c1       	rjmp	.+614    	; 0xb2e <can_cmd+0x2b0>
  }
  else
  {
    mob_handle = can_get_mob_free();
     8c8:	0e 94 ee 01 	call	0x3dc	; 0x3dc <can_get_mob_free>
     8cc:	98 2f       	mov	r25, r24
    if (mob_handle!= NO_MOB)
     8ce:	8f 3f       	cpi	r24, 0xFF	; 255
     8d0:	09 f4       	brne	.+2      	; 0x8d4 <can_cmd+0x56>
     8d2:	f9 c4       	rjmp	.+2546   	; 0x12c6 <__stack+0x1c7>
    {
      cmd->status = MOB_PENDING; 
     8d4:	80 e6       	ldi	r24, 0x60	; 96
     8d6:	d8 01       	movw	r26, r16
     8d8:	1a 96       	adiw	r26, 0x0a	; 10
     8da:	8c 93       	st	X, r24
     8dc:	1a 97       	sbiw	r26, 0x0a	; 10
      cmd->handle = mob_handle;
     8de:	9c 93       	st	X, r25
      Can_set_mob(mob_handle);
     8e0:	92 95       	swap	r25
     8e2:	90 7f       	andi	r25, 0xF0	; 240
     8e4:	90 93 ed 00 	sts	0x00ED, r25
     8e8:	ee ee       	ldi	r30, 0xEE	; 238
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
      Can_clear_mob();
     8ec:	11 92       	st	Z+, r1
     8ee:	e8 3f       	cpi	r30, 0xF8	; 248
     8f0:	f1 05       	cpc	r31, r1
     8f2:	e1 f7       	brne	.-8      	; 0x8ec <can_cmd+0x6e>
          
      switch (cmd->cmd)
     8f4:	f8 01       	movw	r30, r16
     8f6:	81 81       	ldd	r24, Z+1	; 0x01
     8f8:	92 81       	ldd	r25, Z+2	; 0x02
     8fa:	86 30       	cpi	r24, 0x06	; 6
     8fc:	91 05       	cpc	r25, r1
     8fe:	09 f4       	brne	.+2      	; 0x902 <can_cmd+0x84>
     900:	e5 c1       	rjmp	.+970    	; 0xccc <can_cmd+0x44e>
     902:	87 30       	cpi	r24, 0x07	; 7
     904:	91 05       	cpc	r25, r1
     906:	b0 f4       	brcc	.+44     	; 0x934 <can_cmd+0xb6>
     908:	83 30       	cpi	r24, 0x03	; 3
     90a:	91 05       	cpc	r25, r1
     90c:	09 f4       	brne	.+2      	; 0x910 <can_cmd+0x92>
     90e:	11 c1       	rjmp	.+546    	; 0xb32 <can_cmd+0x2b4>
     910:	84 30       	cpi	r24, 0x04	; 4
     912:	91 05       	cpc	r25, r1
     914:	38 f4       	brcc	.+14     	; 0x924 <can_cmd+0xa6>
     916:	81 30       	cpi	r24, 0x01	; 1
     918:	91 05       	cpc	r25, r1
     91a:	39 f1       	breq	.+78     	; 0x96a <can_cmd+0xec>
     91c:	02 97       	sbiw	r24, 0x02	; 2
     91e:	09 f0       	breq	.+2      	; 0x922 <can_cmd+0xa4>
     920:	ce c4       	rjmp	.+2460   	; 0x12be <__stack+0x1bf>
     922:	91 c0       	rjmp	.+290    	; 0xa46 <can_cmd+0x1c8>
     924:	84 30       	cpi	r24, 0x04	; 4
     926:	91 05       	cpc	r25, r1
     928:	09 f4       	brne	.+2      	; 0x92c <can_cmd+0xae>
     92a:	55 c1       	rjmp	.+682    	; 0xbd6 <can_cmd+0x358>
     92c:	05 97       	sbiw	r24, 0x05	; 5
     92e:	09 f0       	breq	.+2      	; 0x932 <can_cmd+0xb4>
     930:	c6 c4       	rjmp	.+2444   	; 0x12be <__stack+0x1bf>
     932:	8c c1       	rjmp	.+792    	; 0xc4c <can_cmd+0x3ce>
     934:	89 30       	cpi	r24, 0x09	; 9
     936:	91 05       	cpc	r25, r1
     938:	09 f4       	brne	.+2      	; 0x93c <can_cmd+0xbe>
     93a:	33 c3       	rjmp	.+1638   	; 0xfa2 <can_cmd+0x724>
     93c:	8a 30       	cpi	r24, 0x0A	; 10
     93e:	91 05       	cpc	r25, r1
     940:	40 f4       	brcc	.+16     	; 0x952 <can_cmd+0xd4>
     942:	87 30       	cpi	r24, 0x07	; 7
     944:	91 05       	cpc	r25, r1
     946:	09 f4       	brne	.+2      	; 0x94a <can_cmd+0xcc>
     948:	08 c2       	rjmp	.+1040   	; 0xd5a <can_cmd+0x4dc>
     94a:	08 97       	sbiw	r24, 0x08	; 8
     94c:	09 f0       	breq	.+2      	; 0x950 <can_cmd+0xd2>
     94e:	b7 c4       	rjmp	.+2414   	; 0x12be <__stack+0x1bf>
     950:	99 c2       	rjmp	.+1330   	; 0xe84 <can_cmd+0x606>
     952:	8a 30       	cpi	r24, 0x0A	; 10
     954:	91 05       	cpc	r25, r1
     956:	21 f0       	breq	.+8      	; 0x960 <can_cmd+0xe2>
     958:	0b 97       	sbiw	r24, 0x0b	; 11
     95a:	09 f0       	breq	.+2      	; 0x95e <can_cmd+0xe0>
     95c:	b0 c4       	rjmp	.+2400   	; 0x12be <__stack+0x1bf>
     95e:	0b c4       	rjmp	.+2070   	; 0x1176 <__stack+0x77>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     960:	d8 01       	movw	r26, r16
     962:	17 96       	adiw	r26, 0x07	; 7
     964:	4c 91       	ld	r20, X
     966:	90 e0       	ldi	r25, 0x00	; 0
     968:	bc c3       	rjmp	.+1912   	; 0x10e2 <can_cmd+0x864>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     96a:	f8 01       	movw	r30, r16
     96c:	84 85       	ldd	r24, Z+12	; 0x0c
     96e:	33 96       	adiw	r30, 0x03	; 3
     970:	88 23       	and	r24, r24
     972:	91 f1       	breq	.+100    	; 0x9d8 <can_cmd+0x15a>
     974:	32 81       	ldd	r19, Z+2	; 0x02
     976:	93 2f       	mov	r25, r19
     978:	92 95       	swap	r25
     97a:	96 95       	lsr	r25
     97c:	97 70       	andi	r25, 0x07	; 7
     97e:	83 81       	ldd	r24, Z+3	; 0x03
     980:	88 0f       	add	r24, r24
     982:	88 0f       	add	r24, r24
     984:	88 0f       	add	r24, r24
     986:	98 0f       	add	r25, r24
     988:	90 93 f3 00 	sts	0x00F3, r25
     98c:	21 81       	ldd	r18, Z+1	; 0x01
     98e:	82 2f       	mov	r24, r18
     990:	82 95       	swap	r24
     992:	86 95       	lsr	r24
     994:	87 70       	andi	r24, 0x07	; 7
     996:	33 0f       	add	r19, r19
     998:	33 0f       	add	r19, r19
     99a:	33 0f       	add	r19, r19
     99c:	83 0f       	add	r24, r19
     99e:	80 93 f2 00 	sts	0x00F2, r24
     9a2:	d8 01       	movw	r26, r16
     9a4:	13 96       	adiw	r26, 0x03	; 3
     9a6:	9c 91       	ld	r25, X
     9a8:	22 0f       	add	r18, r18
     9aa:	22 0f       	add	r18, r18
     9ac:	22 0f       	add	r18, r18
     9ae:	89 2f       	mov	r24, r25
     9b0:	82 95       	swap	r24
     9b2:	86 95       	lsr	r24
     9b4:	87 70       	andi	r24, 0x07	; 7
     9b6:	28 0f       	add	r18, r24
     9b8:	20 93 f1 00 	sts	0x00F1, r18
     9bc:	99 0f       	add	r25, r25
     9be:	99 0f       	add	r25, r25
     9c0:	99 0f       	add	r25, r25
     9c2:	90 93 f0 00 	sts	0x00F0, r25
     9c6:	80 91 ef 00 	lds	r24, 0x00EF
     9ca:	80 61       	ori	r24, 0x10	; 16
     9cc:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     9d0:	f8 01       	movw	r30, r16
     9d2:	27 81       	ldd	r18, Z+7	; 0x07
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	22 c0       	rjmp	.+68     	; 0xa1c <can_cmd+0x19e>
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
     9d8:	d8 01       	movw	r26, r16
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	2c 91       	ld	r18, X
     9de:	81 81       	ldd	r24, Z+1	; 0x01
     9e0:	82 95       	swap	r24
     9e2:	88 0f       	add	r24, r24
     9e4:	80 7e       	andi	r24, 0xE0	; 224
     9e6:	92 2f       	mov	r25, r18
     9e8:	96 95       	lsr	r25
     9ea:	96 95       	lsr	r25
     9ec:	96 95       	lsr	r25
     9ee:	89 0f       	add	r24, r25
     9f0:	80 93 f3 00 	sts	0x00F3, r24
     9f4:	22 95       	swap	r18
     9f6:	22 0f       	add	r18, r18
     9f8:	20 7e       	andi	r18, 0xE0	; 224
     9fa:	20 93 f2 00 	sts	0x00F2, r18
     9fe:	80 91 ef 00 	lds	r24, 0x00EF
     a02:	8f 7e       	andi	r24, 0xEF	; 239
     a04:	e3 cf       	rjmp	.-58     	; 0x9cc <can_cmd+0x14e>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     a06:	d8 01       	movw	r26, r16
     a08:	18 96       	adiw	r26, 0x08	; 8
     a0a:	ed 91       	ld	r30, X+
     a0c:	fc 91       	ld	r31, X
     a0e:	19 97       	sbiw	r26, 0x09	; 9
     a10:	e9 0f       	add	r30, r25
     a12:	f1 1d       	adc	r31, r1
     a14:	80 81       	ld	r24, Z
     a16:	80 93 fa 00 	sts	0x00FA, r24
     a1a:	9f 5f       	subi	r25, 0xFF	; 255
     a1c:	92 17       	cp	r25, r18
     a1e:	98 f3       	brcs	.-26     	; 0xa06 <can_cmd+0x188>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     a20:	f8 01       	movw	r30, r16
     a22:	83 85       	ldd	r24, Z+11	; 0x0b
     a24:	88 23       	and	r24, r24
     a26:	21 f0       	breq	.+8      	; 0xa30 <can_cmd+0x1b2>
     a28:	80 91 f0 00 	lds	r24, 0x00F0
     a2c:	84 60       	ori	r24, 0x04	; 4
     a2e:	03 c0       	rjmp	.+6      	; 0xa36 <can_cmd+0x1b8>
            else Can_clear_rtr();    
     a30:	80 91 f0 00 	lds	r24, 0x00F0
     a34:	8b 7f       	andi	r24, 0xFB	; 251
     a36:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_dlc(cmd->dlc);
     a3a:	80 91 ef 00 	lds	r24, 0x00EF
     a3e:	28 2b       	or	r18, r24
     a40:	20 93 ef 00 	sts	0x00EF, r18
     a44:	6a c0       	rjmp	.+212    	; 0xb1a <can_cmd+0x29c>
          Can_config_tx();
          break;
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     a46:	d8 01       	movw	r26, r16
     a48:	1c 96       	adiw	r26, 0x0c	; 12
     a4a:	8c 91       	ld	r24, X
     a4c:	f8 01       	movw	r30, r16
     a4e:	33 96       	adiw	r30, 0x03	; 3
     a50:	88 23       	and	r24, r24
     a52:	91 f1       	breq	.+100    	; 0xab8 <can_cmd+0x23a>
     a54:	32 81       	ldd	r19, Z+2	; 0x02
     a56:	93 2f       	mov	r25, r19
     a58:	92 95       	swap	r25
     a5a:	96 95       	lsr	r25
     a5c:	97 70       	andi	r25, 0x07	; 7
     a5e:	83 81       	ldd	r24, Z+3	; 0x03
     a60:	88 0f       	add	r24, r24
     a62:	88 0f       	add	r24, r24
     a64:	88 0f       	add	r24, r24
     a66:	98 0f       	add	r25, r24
     a68:	90 93 f3 00 	sts	0x00F3, r25
     a6c:	21 81       	ldd	r18, Z+1	; 0x01
     a6e:	82 2f       	mov	r24, r18
     a70:	82 95       	swap	r24
     a72:	86 95       	lsr	r24
     a74:	87 70       	andi	r24, 0x07	; 7
     a76:	33 0f       	add	r19, r19
     a78:	33 0f       	add	r19, r19
     a7a:	33 0f       	add	r19, r19
     a7c:	83 0f       	add	r24, r19
     a7e:	80 93 f2 00 	sts	0x00F2, r24
     a82:	f8 01       	movw	r30, r16
     a84:	93 81       	ldd	r25, Z+3	; 0x03
     a86:	22 0f       	add	r18, r18
     a88:	22 0f       	add	r18, r18
     a8a:	22 0f       	add	r18, r18
     a8c:	89 2f       	mov	r24, r25
     a8e:	82 95       	swap	r24
     a90:	86 95       	lsr	r24
     a92:	87 70       	andi	r24, 0x07	; 7
     a94:	28 0f       	add	r18, r24
     a96:	20 93 f1 00 	sts	0x00F1, r18
     a9a:	99 0f       	add	r25, r25
     a9c:	99 0f       	add	r25, r25
     a9e:	99 0f       	add	r25, r25
     aa0:	90 93 f0 00 	sts	0x00F0, r25
     aa4:	80 91 ef 00 	lds	r24, 0x00EF
     aa8:	80 61       	ori	r24, 0x10	; 16
     aaa:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     aae:	d8 01       	movw	r26, r16
     ab0:	17 96       	adiw	r26, 0x07	; 7
     ab2:	2c 91       	ld	r18, X
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	22 c0       	rjmp	.+68     	; 0xafc <can_cmd+0x27e>
          Can_config_tx();
          break;
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
     ab8:	d8 01       	movw	r26, r16
     aba:	13 96       	adiw	r26, 0x03	; 3
     abc:	2c 91       	ld	r18, X
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	82 95       	swap	r24
     ac2:	88 0f       	add	r24, r24
     ac4:	80 7e       	andi	r24, 0xE0	; 224
     ac6:	92 2f       	mov	r25, r18
     ac8:	96 95       	lsr	r25
     aca:	96 95       	lsr	r25
     acc:	96 95       	lsr	r25
     ace:	89 0f       	add	r24, r25
     ad0:	80 93 f3 00 	sts	0x00F3, r24
     ad4:	22 95       	swap	r18
     ad6:	22 0f       	add	r18, r18
     ad8:	20 7e       	andi	r18, 0xE0	; 224
     ada:	20 93 f2 00 	sts	0x00F2, r18
     ade:	80 91 ef 00 	lds	r24, 0x00EF
     ae2:	8f 7e       	andi	r24, 0xEF	; 239
     ae4:	e2 cf       	rjmp	.-60     	; 0xaaa <can_cmd+0x22c>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ae6:	d8 01       	movw	r26, r16
     ae8:	18 96       	adiw	r26, 0x08	; 8
     aea:	ed 91       	ld	r30, X+
     aec:	fc 91       	ld	r31, X
     aee:	19 97       	sbiw	r26, 0x09	; 9
     af0:	e9 0f       	add	r30, r25
     af2:	f1 1d       	adc	r31, r1
     af4:	80 81       	ld	r24, Z
     af6:	80 93 fa 00 	sts	0x00FA, r24
     afa:	9f 5f       	subi	r25, 0xFF	; 255
     afc:	92 17       	cp	r25, r18
     afe:	98 f3       	brcs	.-26     	; 0xae6 <can_cmd+0x268>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     b00:	f8 01       	movw	r30, r16
     b02:	13 86       	std	Z+11, r1	; 0x0b
     b04:	80 91 f0 00 	lds	r24, 0x00F0
     b08:	8b 7f       	andi	r24, 0xFB	; 251
     b0a:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_dlc(cmd->dlc);
     b0e:	80 91 ef 00 	lds	r24, 0x00EF
     b12:	97 81       	ldd	r25, Z+7	; 0x07
     b14:	89 2b       	or	r24, r25
     b16:	80 93 ef 00 	sts	0x00EF, r24
          Can_config_tx();
     b1a:	80 91 ef 00 	lds	r24, 0x00EF
     b1e:	8f 73       	andi	r24, 0x3F	; 63
     b20:	80 93 ef 00 	sts	0x00EF, r24
     b24:	80 91 ef 00 	lds	r24, 0x00EF
     b28:	80 64       	ori	r24, 0x40	; 64
     b2a:	80 93 ef 00 	sts	0x00EF, r24
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	ce c3       	rjmp	.+1948   	; 0x12ce <__stack+0x1cf>
          break;
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b32:	d8 01       	movw	r26, r16
     b34:	1c 96       	adiw	r26, 0x0c	; 12
     b36:	8c 91       	ld	r24, X
     b38:	f8 01       	movw	r30, r16
     b3a:	33 96       	adiw	r30, 0x03	; 3
     b3c:	88 23       	and	r24, r24
     b3e:	61 f1       	breq	.+88     	; 0xb98 <can_cmd+0x31a>
     b40:	32 81       	ldd	r19, Z+2	; 0x02
     b42:	93 2f       	mov	r25, r19
     b44:	92 95       	swap	r25
     b46:	96 95       	lsr	r25
     b48:	97 70       	andi	r25, 0x07	; 7
     b4a:	83 81       	ldd	r24, Z+3	; 0x03
     b4c:	88 0f       	add	r24, r24
     b4e:	88 0f       	add	r24, r24
     b50:	88 0f       	add	r24, r24
     b52:	98 0f       	add	r25, r24
     b54:	90 93 f3 00 	sts	0x00F3, r25
     b58:	21 81       	ldd	r18, Z+1	; 0x01
     b5a:	82 2f       	mov	r24, r18
     b5c:	82 95       	swap	r24
     b5e:	86 95       	lsr	r24
     b60:	87 70       	andi	r24, 0x07	; 7
     b62:	33 0f       	add	r19, r19
     b64:	33 0f       	add	r19, r19
     b66:	33 0f       	add	r19, r19
     b68:	83 0f       	add	r24, r19
     b6a:	80 93 f2 00 	sts	0x00F2, r24
     b6e:	f8 01       	movw	r30, r16
     b70:	93 81       	ldd	r25, Z+3	; 0x03
     b72:	22 0f       	add	r18, r18
     b74:	22 0f       	add	r18, r18
     b76:	22 0f       	add	r18, r18
     b78:	89 2f       	mov	r24, r25
     b7a:	82 95       	swap	r24
     b7c:	86 95       	lsr	r24
     b7e:	87 70       	andi	r24, 0x07	; 7
     b80:	28 0f       	add	r18, r24
     b82:	20 93 f1 00 	sts	0x00F1, r18
     b86:	99 0f       	add	r25, r25
     b88:	99 0f       	add	r25, r25
     b8a:	99 0f       	add	r25, r25
     b8c:	90 93 f0 00 	sts	0x00F0, r25
     b90:	80 91 ef 00 	lds	r24, 0x00EF
     b94:	80 61       	ori	r24, 0x10	; 16
     b96:	16 c0       	rjmp	.+44     	; 0xbc4 <can_cmd+0x346>
          else              { Can_set_std_id(cmd->id.std);}
     b98:	d8 01       	movw	r26, r16
     b9a:	13 96       	adiw	r26, 0x03	; 3
     b9c:	2c 91       	ld	r18, X
     b9e:	81 81       	ldd	r24, Z+1	; 0x01
     ba0:	82 95       	swap	r24
     ba2:	88 0f       	add	r24, r24
     ba4:	80 7e       	andi	r24, 0xE0	; 224
     ba6:	92 2f       	mov	r25, r18
     ba8:	96 95       	lsr	r25
     baa:	96 95       	lsr	r25
     bac:	96 95       	lsr	r25
     bae:	89 0f       	add	r24, r25
     bb0:	80 93 f3 00 	sts	0x00F3, r24
     bb4:	22 95       	swap	r18
     bb6:	22 0f       	add	r18, r18
     bb8:	20 7e       	andi	r18, 0xE0	; 224
     bba:	20 93 f2 00 	sts	0x00F2, r18
     bbe:	80 91 ef 00 	lds	r24, 0x00EF
     bc2:	8f 7e       	andi	r24, 0xEF	; 239
     bc4:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	f8 01       	movw	r30, r16
     bcc:	83 87       	std	Z+11, r24	; 0x0b
     bce:	80 91 f0 00 	lds	r24, 0x00F0
     bd2:	84 60       	ori	r24, 0x04	; 4
     bd4:	9a cf       	rjmp	.-204    	; 0xb0a <can_cmd+0x28c>
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
        //------------      
        case CMD_RX:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     bd6:	19 82       	std	Y+1, r1	; 0x01
     bd8:	1a 82       	std	Y+2, r1	; 0x02
     bda:	1b 82       	std	Y+3, r1	; 0x03
     bdc:	1c 82       	std	Y+4, r1	; 0x04
     bde:	fe 01       	movw	r30, r28
     be0:	31 96       	adiw	r30, 0x01	; 1
     be2:	32 81       	ldd	r19, Z+2	; 0x02
     be4:	93 2f       	mov	r25, r19
     be6:	92 95       	swap	r25
     be8:	96 95       	lsr	r25
     bea:	97 70       	andi	r25, 0x07	; 7
     bec:	83 81       	ldd	r24, Z+3	; 0x03
     bee:	88 0f       	add	r24, r24
     bf0:	88 0f       	add	r24, r24
     bf2:	88 0f       	add	r24, r24
     bf4:	98 0f       	add	r25, r24
     bf6:	90 93 f7 00 	sts	0x00F7, r25
     bfa:	21 81       	ldd	r18, Z+1	; 0x01
     bfc:	82 2f       	mov	r24, r18
     bfe:	82 95       	swap	r24
     c00:	86 95       	lsr	r24
     c02:	87 70       	andi	r24, 0x07	; 7
     c04:	33 0f       	add	r19, r19
     c06:	33 0f       	add	r19, r19
     c08:	33 0f       	add	r19, r19
     c0a:	83 0f       	add	r24, r19
     c0c:	80 93 f6 00 	sts	0x00F6, r24
     c10:	99 81       	ldd	r25, Y+1	; 0x01
     c12:	22 0f       	add	r18, r18
     c14:	22 0f       	add	r18, r18
     c16:	22 0f       	add	r18, r18
     c18:	89 2f       	mov	r24, r25
     c1a:	82 95       	swap	r24
     c1c:	86 95       	lsr	r24
     c1e:	87 70       	andi	r24, 0x07	; 7
     c20:	28 0f       	add	r18, r24
     c22:	20 93 f5 00 	sts	0x00F5, r18
     c26:	99 0f       	add	r25, r25
     c28:	99 0f       	add	r25, r25
     c2a:	99 0f       	add	r25, r25
     c2c:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     c30:	80 91 ef 00 	lds	r24, 0x00EF
     c34:	d8 01       	movw	r26, r16
     c36:	17 96       	adiw	r26, 0x07	; 7
     c38:	9c 91       	ld	r25, X
     c3a:	89 2b       	or	r24, r25
     c3c:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_rtrmsk();
     c40:	80 91 f4 00 	lds	r24, 0x00F4
     c44:	8b 7f       	andi	r24, 0xFB	; 251
     c46:	80 93 f4 00 	sts	0x00F4, r24
     c4a:	91 c2       	rjmp	.+1314   	; 0x116e <__stack+0x6f>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_DATA:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     c4c:	19 82       	std	Y+1, r1	; 0x01
     c4e:	1a 82       	std	Y+2, r1	; 0x02
     c50:	1b 82       	std	Y+3, r1	; 0x03
     c52:	1c 82       	std	Y+4, r1	; 0x04
     c54:	fe 01       	movw	r30, r28
     c56:	31 96       	adiw	r30, 0x01	; 1
     c58:	32 81       	ldd	r19, Z+2	; 0x02
     c5a:	93 2f       	mov	r25, r19
     c5c:	92 95       	swap	r25
     c5e:	96 95       	lsr	r25
     c60:	97 70       	andi	r25, 0x07	; 7
     c62:	83 81       	ldd	r24, Z+3	; 0x03
     c64:	88 0f       	add	r24, r24
     c66:	88 0f       	add	r24, r24
     c68:	88 0f       	add	r24, r24
     c6a:	98 0f       	add	r25, r24
     c6c:	90 93 f7 00 	sts	0x00F7, r25
     c70:	21 81       	ldd	r18, Z+1	; 0x01
     c72:	82 2f       	mov	r24, r18
     c74:	82 95       	swap	r24
     c76:	86 95       	lsr	r24
     c78:	87 70       	andi	r24, 0x07	; 7
     c7a:	33 0f       	add	r19, r19
     c7c:	33 0f       	add	r19, r19
     c7e:	33 0f       	add	r19, r19
     c80:	83 0f       	add	r24, r19
     c82:	80 93 f6 00 	sts	0x00F6, r24
     c86:	99 81       	ldd	r25, Y+1	; 0x01
     c88:	22 0f       	add	r18, r18
     c8a:	22 0f       	add	r18, r18
     c8c:	22 0f       	add	r18, r18
     c8e:	89 2f       	mov	r24, r25
     c90:	82 95       	swap	r24
     c92:	86 95       	lsr	r24
     c94:	87 70       	andi	r24, 0x07	; 7
     c96:	28 0f       	add	r18, r24
     c98:	20 93 f5 00 	sts	0x00F5, r18
     c9c:	99 0f       	add	r25, r25
     c9e:	99 0f       	add	r25, r25
     ca0:	99 0f       	add	r25, r25
     ca2:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     ca6:	80 91 ef 00 	lds	r24, 0x00EF
     caa:	f8 01       	movw	r30, r16
     cac:	97 81       	ldd	r25, Z+7	; 0x07
     cae:	89 2b       	or	r24, r25
     cb0:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     cb4:	13 86       	std	Z+11, r1	; 0x0b
     cb6:	80 91 f4 00 	lds	r24, 0x00F4
     cba:	84 60       	ori	r24, 0x04	; 4
     cbc:	80 93 f4 00 	sts	0x00F4, r24
     cc0:	80 91 f0 00 	lds	r24, 0x00F0
     cc4:	8b 7f       	andi	r24, 0xFB	; 251
     cc6:	80 93 f0 00 	sts	0x00F0, r24
     cca:	51 c2       	rjmp	.+1186   	; 0x116e <__stack+0x6f>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_REMOTE:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     ccc:	19 82       	std	Y+1, r1	; 0x01
     cce:	1a 82       	std	Y+2, r1	; 0x02
     cd0:	1b 82       	std	Y+3, r1	; 0x03
     cd2:	1c 82       	std	Y+4, r1	; 0x04
     cd4:	fe 01       	movw	r30, r28
     cd6:	31 96       	adiw	r30, 0x01	; 1
     cd8:	32 81       	ldd	r19, Z+2	; 0x02
     cda:	93 2f       	mov	r25, r19
     cdc:	92 95       	swap	r25
     cde:	96 95       	lsr	r25
     ce0:	97 70       	andi	r25, 0x07	; 7
     ce2:	83 81       	ldd	r24, Z+3	; 0x03
     ce4:	88 0f       	add	r24, r24
     ce6:	88 0f       	add	r24, r24
     ce8:	88 0f       	add	r24, r24
     cea:	98 0f       	add	r25, r24
     cec:	90 93 f7 00 	sts	0x00F7, r25
     cf0:	21 81       	ldd	r18, Z+1	; 0x01
     cf2:	82 2f       	mov	r24, r18
     cf4:	82 95       	swap	r24
     cf6:	86 95       	lsr	r24
     cf8:	87 70       	andi	r24, 0x07	; 7
     cfa:	33 0f       	add	r19, r19
     cfc:	33 0f       	add	r19, r19
     cfe:	33 0f       	add	r19, r19
     d00:	83 0f       	add	r24, r19
     d02:	80 93 f6 00 	sts	0x00F6, r24
     d06:	99 81       	ldd	r25, Y+1	; 0x01
     d08:	22 0f       	add	r18, r18
     d0a:	22 0f       	add	r18, r18
     d0c:	22 0f       	add	r18, r18
     d0e:	89 2f       	mov	r24, r25
     d10:	82 95       	swap	r24
     d12:	86 95       	lsr	r24
     d14:	87 70       	andi	r24, 0x07	; 7
     d16:	28 0f       	add	r18, r24
     d18:	20 93 f5 00 	sts	0x00F5, r18
     d1c:	99 0f       	add	r25, r25
     d1e:	99 0f       	add	r25, r25
     d20:	99 0f       	add	r25, r25
     d22:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     d26:	80 91 ef 00 	lds	r24, 0x00EF
     d2a:	d8 01       	movw	r26, r16
     d2c:	17 96       	adiw	r26, 0x07	; 7
     d2e:	9c 91       	ld	r25, X
     d30:	17 97       	sbiw	r26, 0x07	; 7
     d32:	89 2b       	or	r24, r25
     d34:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	1b 96       	adiw	r26, 0x0b	; 11
     d3c:	8c 93       	st	X, r24
     d3e:	80 91 f4 00 	lds	r24, 0x00F4
     d42:	84 60       	ori	r24, 0x04	; 4
     d44:	80 93 f4 00 	sts	0x00F4, r24
     d48:	80 91 f0 00 	lds	r24, 0x00F0
     d4c:	84 60       	ori	r24, 0x04	; 4
     d4e:	80 93 f0 00 	sts	0x00F0, r24
          Can_clear_rplv();
     d52:	80 91 ef 00 	lds	r24, 0x00EF
     d56:	8f 7d       	andi	r24, 0xDF	; 223
     d58:	08 c2       	rjmp	.+1040   	; 0x116a <__stack+0x6b>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d5a:	f8 01       	movw	r30, r16
     d5c:	84 85       	ldd	r24, Z+12	; 0x0c
     d5e:	33 96       	adiw	r30, 0x03	; 3
     d60:	88 23       	and	r24, r24
     d62:	69 f1       	breq	.+90     	; 0xdbe <can_cmd+0x540>
     d64:	32 81       	ldd	r19, Z+2	; 0x02
     d66:	93 2f       	mov	r25, r19
     d68:	92 95       	swap	r25
     d6a:	96 95       	lsr	r25
     d6c:	97 70       	andi	r25, 0x07	; 7
     d6e:	83 81       	ldd	r24, Z+3	; 0x03
     d70:	88 0f       	add	r24, r24
     d72:	88 0f       	add	r24, r24
     d74:	88 0f       	add	r24, r24
     d76:	98 0f       	add	r25, r24
     d78:	90 93 f3 00 	sts	0x00F3, r25
     d7c:	21 81       	ldd	r18, Z+1	; 0x01
     d7e:	82 2f       	mov	r24, r18
     d80:	82 95       	swap	r24
     d82:	86 95       	lsr	r24
     d84:	87 70       	andi	r24, 0x07	; 7
     d86:	33 0f       	add	r19, r19
     d88:	33 0f       	add	r19, r19
     d8a:	33 0f       	add	r19, r19
     d8c:	83 0f       	add	r24, r19
     d8e:	80 93 f2 00 	sts	0x00F2, r24
     d92:	d8 01       	movw	r26, r16
     d94:	13 96       	adiw	r26, 0x03	; 3
     d96:	9c 91       	ld	r25, X
     d98:	22 0f       	add	r18, r18
     d9a:	22 0f       	add	r18, r18
     d9c:	22 0f       	add	r18, r18
     d9e:	89 2f       	mov	r24, r25
     da0:	82 95       	swap	r24
     da2:	86 95       	lsr	r24
     da4:	87 70       	andi	r24, 0x07	; 7
     da6:	28 0f       	add	r18, r24
     da8:	20 93 f1 00 	sts	0x00F1, r18
     dac:	99 0f       	add	r25, r25
     dae:	99 0f       	add	r25, r25
     db0:	99 0f       	add	r25, r25
     db2:	90 93 f0 00 	sts	0x00F0, r25
     db6:	80 91 ef 00 	lds	r24, 0x00EF
     dba:	80 61       	ori	r24, 0x10	; 16
     dbc:	16 c0       	rjmp	.+44     	; 0xdea <can_cmd+0x56c>
          else              { Can_set_std_id(cmd->id.std);}
     dbe:	d8 01       	movw	r26, r16
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	2c 91       	ld	r18, X
     dc4:	81 81       	ldd	r24, Z+1	; 0x01
     dc6:	82 95       	swap	r24
     dc8:	88 0f       	add	r24, r24
     dca:	80 7e       	andi	r24, 0xE0	; 224
     dcc:	92 2f       	mov	r25, r18
     dce:	96 95       	lsr	r25
     dd0:	96 95       	lsr	r25
     dd2:	96 95       	lsr	r25
     dd4:	89 0f       	add	r24, r25
     dd6:	80 93 f3 00 	sts	0x00F3, r24
     dda:	22 95       	swap	r18
     ddc:	22 0f       	add	r18, r18
     dde:	20 7e       	andi	r18, 0xE0	; 224
     de0:	20 93 f2 00 	sts	0x00F2, r18
     de4:	80 91 ef 00 	lds	r24, 0x00EF
     de8:	8f 7e       	andi	r24, 0xEF	; 239
     dea:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
     dee:	8f ef       	ldi	r24, 0xFF	; 255
     df0:	9f ef       	ldi	r25, 0xFF	; 255
     df2:	af ef       	ldi	r26, 0xFF	; 255
     df4:	bf ef       	ldi	r27, 0xFF	; 255
     df6:	89 83       	std	Y+1, r24	; 0x01
     df8:	9a 83       	std	Y+2, r25	; 0x02
     dfa:	ab 83       	std	Y+3, r26	; 0x03
     dfc:	bc 83       	std	Y+4, r27	; 0x04
     dfe:	fe 01       	movw	r30, r28
     e00:	31 96       	adiw	r30, 0x01	; 1
     e02:	32 81       	ldd	r19, Z+2	; 0x02
     e04:	93 2f       	mov	r25, r19
     e06:	92 95       	swap	r25
     e08:	96 95       	lsr	r25
     e0a:	97 70       	andi	r25, 0x07	; 7
     e0c:	83 81       	ldd	r24, Z+3	; 0x03
     e0e:	88 0f       	add	r24, r24
     e10:	88 0f       	add	r24, r24
     e12:	88 0f       	add	r24, r24
     e14:	98 0f       	add	r25, r24
     e16:	90 93 f7 00 	sts	0x00F7, r25
     e1a:	21 81       	ldd	r18, Z+1	; 0x01
     e1c:	82 2f       	mov	r24, r18
     e1e:	82 95       	swap	r24
     e20:	86 95       	lsr	r24
     e22:	87 70       	andi	r24, 0x07	; 7
     e24:	33 0f       	add	r19, r19
     e26:	33 0f       	add	r19, r19
     e28:	33 0f       	add	r19, r19
     e2a:	83 0f       	add	r24, r19
     e2c:	80 93 f6 00 	sts	0x00F6, r24
     e30:	99 81       	ldd	r25, Y+1	; 0x01
     e32:	22 0f       	add	r18, r18
     e34:	22 0f       	add	r18, r18
     e36:	22 0f       	add	r18, r18
     e38:	89 2f       	mov	r24, r25
     e3a:	82 95       	swap	r24
     e3c:	86 95       	lsr	r24
     e3e:	87 70       	andi	r24, 0x07	; 7
     e40:	28 0f       	add	r18, r24
     e42:	20 93 f5 00 	sts	0x00F5, r18
     e46:	99 0f       	add	r25, r25
     e48:	99 0f       	add	r25, r25
     e4a:	99 0f       	add	r25, r25
     e4c:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     e50:	80 91 ef 00 	lds	r24, 0x00EF
     e54:	f8 01       	movw	r30, r16
     e56:	97 81       	ldd	r25, Z+7	; 0x07
     e58:	89 2b       	or	r24, r25
     e5a:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_rtrmsk();
     e5e:	80 91 f4 00 	lds	r24, 0x00F4
     e62:	8b 7f       	andi	r24, 0xFB	; 251
     e64:	80 93 f4 00 	sts	0x00F4, r24
          Can_set_idemsk();
     e68:	80 91 f4 00 	lds	r24, 0x00F4
     e6c:	81 60       	ori	r24, 0x01	; 1
     e6e:	80 93 f4 00 	sts	0x00F4, r24
          Can_config_rx();       
     e72:	80 91 ef 00 	lds	r24, 0x00EF
     e76:	8f 73       	andi	r24, 0x3F	; 63
     e78:	80 93 ef 00 	sts	0x00EF, r24
     e7c:	80 91 ef 00 	lds	r24, 0x00EF
     e80:	80 68       	ori	r24, 0x80	; 128
     e82:	53 ce       	rjmp	.-858    	; 0xb2a <can_cmd+0x2ac>
          break;
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e84:	d8 01       	movw	r26, r16
     e86:	1c 96       	adiw	r26, 0x0c	; 12
     e88:	8c 91       	ld	r24, X
     e8a:	f8 01       	movw	r30, r16
     e8c:	33 96       	adiw	r30, 0x03	; 3
     e8e:	88 23       	and	r24, r24
     e90:	61 f1       	breq	.+88     	; 0xeea <can_cmd+0x66c>
     e92:	32 81       	ldd	r19, Z+2	; 0x02
     e94:	93 2f       	mov	r25, r19
     e96:	92 95       	swap	r25
     e98:	96 95       	lsr	r25
     e9a:	97 70       	andi	r25, 0x07	; 7
     e9c:	83 81       	ldd	r24, Z+3	; 0x03
     e9e:	88 0f       	add	r24, r24
     ea0:	88 0f       	add	r24, r24
     ea2:	88 0f       	add	r24, r24
     ea4:	98 0f       	add	r25, r24
     ea6:	90 93 f3 00 	sts	0x00F3, r25
     eaa:	21 81       	ldd	r18, Z+1	; 0x01
     eac:	82 2f       	mov	r24, r18
     eae:	82 95       	swap	r24
     eb0:	86 95       	lsr	r24
     eb2:	87 70       	andi	r24, 0x07	; 7
     eb4:	33 0f       	add	r19, r19
     eb6:	33 0f       	add	r19, r19
     eb8:	33 0f       	add	r19, r19
     eba:	83 0f       	add	r24, r19
     ebc:	80 93 f2 00 	sts	0x00F2, r24
     ec0:	f8 01       	movw	r30, r16
     ec2:	93 81       	ldd	r25, Z+3	; 0x03
     ec4:	22 0f       	add	r18, r18
     ec6:	22 0f       	add	r18, r18
     ec8:	22 0f       	add	r18, r18
     eca:	89 2f       	mov	r24, r25
     ecc:	82 95       	swap	r24
     ece:	86 95       	lsr	r24
     ed0:	87 70       	andi	r24, 0x07	; 7
     ed2:	28 0f       	add	r18, r24
     ed4:	20 93 f1 00 	sts	0x00F1, r18
     ed8:	99 0f       	add	r25, r25
     eda:	99 0f       	add	r25, r25
     edc:	99 0f       	add	r25, r25
     ede:	90 93 f0 00 	sts	0x00F0, r25
     ee2:	80 91 ef 00 	lds	r24, 0x00EF
     ee6:	80 61       	ori	r24, 0x10	; 16
     ee8:	16 c0       	rjmp	.+44     	; 0xf16 <can_cmd+0x698>
          else              { Can_set_std_id(cmd->id.std);}
     eea:	d8 01       	movw	r26, r16
     eec:	13 96       	adiw	r26, 0x03	; 3
     eee:	2c 91       	ld	r18, X
     ef0:	81 81       	ldd	r24, Z+1	; 0x01
     ef2:	82 95       	swap	r24
     ef4:	88 0f       	add	r24, r24
     ef6:	80 7e       	andi	r24, 0xE0	; 224
     ef8:	92 2f       	mov	r25, r18
     efa:	96 95       	lsr	r25
     efc:	96 95       	lsr	r25
     efe:	96 95       	lsr	r25
     f00:	89 0f       	add	r24, r25
     f02:	80 93 f3 00 	sts	0x00F3, r24
     f06:	22 95       	swap	r18
     f08:	22 0f       	add	r18, r18
     f0a:	20 7e       	andi	r18, 0xE0	; 224
     f0c:	20 93 f2 00 	sts	0x00F2, r18
     f10:	80 91 ef 00 	lds	r24, 0x00EF
     f14:	8f 7e       	andi	r24, 0xEF	; 239
     f16:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
     f1a:	8f ef       	ldi	r24, 0xFF	; 255
     f1c:	9f ef       	ldi	r25, 0xFF	; 255
     f1e:	af ef       	ldi	r26, 0xFF	; 255
     f20:	bf ef       	ldi	r27, 0xFF	; 255
     f22:	89 83       	std	Y+1, r24	; 0x01
     f24:	9a 83       	std	Y+2, r25	; 0x02
     f26:	ab 83       	std	Y+3, r26	; 0x03
     f28:	bc 83       	std	Y+4, r27	; 0x04
     f2a:	fe 01       	movw	r30, r28
     f2c:	31 96       	adiw	r30, 0x01	; 1
     f2e:	32 81       	ldd	r19, Z+2	; 0x02
     f30:	93 2f       	mov	r25, r19
     f32:	92 95       	swap	r25
     f34:	96 95       	lsr	r25
     f36:	97 70       	andi	r25, 0x07	; 7
     f38:	83 81       	ldd	r24, Z+3	; 0x03
     f3a:	88 0f       	add	r24, r24
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	98 0f       	add	r25, r24
     f42:	90 93 f7 00 	sts	0x00F7, r25
     f46:	21 81       	ldd	r18, Z+1	; 0x01
     f48:	82 2f       	mov	r24, r18
     f4a:	82 95       	swap	r24
     f4c:	86 95       	lsr	r24
     f4e:	87 70       	andi	r24, 0x07	; 7
     f50:	33 0f       	add	r19, r19
     f52:	33 0f       	add	r19, r19
     f54:	33 0f       	add	r19, r19
     f56:	83 0f       	add	r24, r19
     f58:	80 93 f6 00 	sts	0x00F6, r24
     f5c:	99 81       	ldd	r25, Y+1	; 0x01
     f5e:	22 0f       	add	r18, r18
     f60:	22 0f       	add	r18, r18
     f62:	22 0f       	add	r18, r18
     f64:	89 2f       	mov	r24, r25
     f66:	82 95       	swap	r24
     f68:	86 95       	lsr	r24
     f6a:	87 70       	andi	r24, 0x07	; 7
     f6c:	28 0f       	add	r18, r24
     f6e:	20 93 f5 00 	sts	0x00F5, r18
     f72:	99 0f       	add	r25, r25
     f74:	99 0f       	add	r25, r25
     f76:	99 0f       	add	r25, r25
     f78:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     f7c:	80 91 ef 00 	lds	r24, 0x00EF
     f80:	f8 01       	movw	r30, r16
     f82:	97 81       	ldd	r25, Z+7	; 0x07
     f84:	89 2b       	or	r24, r25
     f86:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f8a:	13 86       	std	Z+11, r1	; 0x0b
     f8c:	80 91 f4 00 	lds	r24, 0x00F4
     f90:	84 60       	ori	r24, 0x04	; 4
     f92:	80 93 f4 00 	sts	0x00F4, r24
     f96:	80 91 f0 00 	lds	r24, 0x00F0
     f9a:	8b 7f       	andi	r24, 0xFB	; 251
     f9c:	80 93 f0 00 	sts	0x00F0, r24
     fa0:	63 cf       	rjmp	.-314    	; 0xe68 <can_cmd+0x5ea>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     fa2:	d8 01       	movw	r26, r16
     fa4:	1c 96       	adiw	r26, 0x0c	; 12
     fa6:	8c 91       	ld	r24, X
     fa8:	f8 01       	movw	r30, r16
     faa:	33 96       	adiw	r30, 0x03	; 3
     fac:	88 23       	and	r24, r24
     fae:	61 f1       	breq	.+88     	; 0x1008 <can_cmd+0x78a>
     fb0:	32 81       	ldd	r19, Z+2	; 0x02
     fb2:	93 2f       	mov	r25, r19
     fb4:	92 95       	swap	r25
     fb6:	96 95       	lsr	r25
     fb8:	97 70       	andi	r25, 0x07	; 7
     fba:	83 81       	ldd	r24, Z+3	; 0x03
     fbc:	88 0f       	add	r24, r24
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	98 0f       	add	r25, r24
     fc4:	90 93 f3 00 	sts	0x00F3, r25
     fc8:	21 81       	ldd	r18, Z+1	; 0x01
     fca:	82 2f       	mov	r24, r18
     fcc:	82 95       	swap	r24
     fce:	86 95       	lsr	r24
     fd0:	87 70       	andi	r24, 0x07	; 7
     fd2:	33 0f       	add	r19, r19
     fd4:	33 0f       	add	r19, r19
     fd6:	33 0f       	add	r19, r19
     fd8:	83 0f       	add	r24, r19
     fda:	80 93 f2 00 	sts	0x00F2, r24
     fde:	f8 01       	movw	r30, r16
     fe0:	93 81       	ldd	r25, Z+3	; 0x03
     fe2:	22 0f       	add	r18, r18
     fe4:	22 0f       	add	r18, r18
     fe6:	22 0f       	add	r18, r18
     fe8:	89 2f       	mov	r24, r25
     fea:	82 95       	swap	r24
     fec:	86 95       	lsr	r24
     fee:	87 70       	andi	r24, 0x07	; 7
     ff0:	28 0f       	add	r18, r24
     ff2:	20 93 f1 00 	sts	0x00F1, r18
     ff6:	99 0f       	add	r25, r25
     ff8:	99 0f       	add	r25, r25
     ffa:	99 0f       	add	r25, r25
     ffc:	90 93 f0 00 	sts	0x00F0, r25
    1000:	80 91 ef 00 	lds	r24, 0x00EF
    1004:	80 61       	ori	r24, 0x10	; 16
    1006:	16 c0       	rjmp	.+44     	; 0x1034 <can_cmd+0x7b6>
          else              { Can_set_std_id(cmd->id.std);}
    1008:	d8 01       	movw	r26, r16
    100a:	13 96       	adiw	r26, 0x03	; 3
    100c:	2c 91       	ld	r18, X
    100e:	81 81       	ldd	r24, Z+1	; 0x01
    1010:	82 95       	swap	r24
    1012:	88 0f       	add	r24, r24
    1014:	80 7e       	andi	r24, 0xE0	; 224
    1016:	92 2f       	mov	r25, r18
    1018:	96 95       	lsr	r25
    101a:	96 95       	lsr	r25
    101c:	96 95       	lsr	r25
    101e:	89 0f       	add	r24, r25
    1020:	80 93 f3 00 	sts	0x00F3, r24
    1024:	22 95       	swap	r18
    1026:	22 0f       	add	r18, r18
    1028:	20 7e       	andi	r18, 0xE0	; 224
    102a:	20 93 f2 00 	sts	0x00F2, r18
    102e:	80 91 ef 00 	lds	r24, 0x00EF
    1032:	8f 7e       	andi	r24, 0xEF	; 239
    1034:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1038:	8f ef       	ldi	r24, 0xFF	; 255
    103a:	9f ef       	ldi	r25, 0xFF	; 255
    103c:	af ef       	ldi	r26, 0xFF	; 255
    103e:	bf ef       	ldi	r27, 0xFF	; 255
    1040:	89 83       	std	Y+1, r24	; 0x01
    1042:	9a 83       	std	Y+2, r25	; 0x02
    1044:	ab 83       	std	Y+3, r26	; 0x03
    1046:	bc 83       	std	Y+4, r27	; 0x04
    1048:	fe 01       	movw	r30, r28
    104a:	31 96       	adiw	r30, 0x01	; 1
    104c:	32 81       	ldd	r19, Z+2	; 0x02
    104e:	93 2f       	mov	r25, r19
    1050:	92 95       	swap	r25
    1052:	96 95       	lsr	r25
    1054:	97 70       	andi	r25, 0x07	; 7
    1056:	83 81       	ldd	r24, Z+3	; 0x03
    1058:	88 0f       	add	r24, r24
    105a:	88 0f       	add	r24, r24
    105c:	88 0f       	add	r24, r24
    105e:	98 0f       	add	r25, r24
    1060:	90 93 f7 00 	sts	0x00F7, r25
    1064:	21 81       	ldd	r18, Z+1	; 0x01
    1066:	82 2f       	mov	r24, r18
    1068:	82 95       	swap	r24
    106a:	86 95       	lsr	r24
    106c:	87 70       	andi	r24, 0x07	; 7
    106e:	33 0f       	add	r19, r19
    1070:	33 0f       	add	r19, r19
    1072:	33 0f       	add	r19, r19
    1074:	83 0f       	add	r24, r19
    1076:	80 93 f6 00 	sts	0x00F6, r24
    107a:	99 81       	ldd	r25, Y+1	; 0x01
    107c:	22 0f       	add	r18, r18
    107e:	22 0f       	add	r18, r18
    1080:	22 0f       	add	r18, r18
    1082:	89 2f       	mov	r24, r25
    1084:	82 95       	swap	r24
    1086:	86 95       	lsr	r24
    1088:	87 70       	andi	r24, 0x07	; 7
    108a:	28 0f       	add	r18, r24
    108c:	20 93 f5 00 	sts	0x00F5, r18
    1090:	99 0f       	add	r25, r25
    1092:	99 0f       	add	r25, r25
    1094:	99 0f       	add	r25, r25
    1096:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    109a:	80 91 ef 00 	lds	r24, 0x00EF
    109e:	f8 01       	movw	r30, r16
    10a0:	97 81       	ldd	r25, Z+7	; 0x07
    10a2:	89 2b       	or	r24, r25
    10a4:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    10a8:	81 e0       	ldi	r24, 0x01	; 1
    10aa:	83 87       	std	Z+11, r24	; 0x0b
    10ac:	80 91 f4 00 	lds	r24, 0x00F4
    10b0:	84 60       	ori	r24, 0x04	; 4
    10b2:	80 93 f4 00 	sts	0x00F4, r24
    10b6:	80 91 f0 00 	lds	r24, 0x00F0
    10ba:	84 60       	ori	r24, 0x04	; 4
    10bc:	80 93 f0 00 	sts	0x00F0, r24
          Can_clear_rplv();
    10c0:	80 91 ef 00 	lds	r24, 0x00EF
    10c4:	8f 7d       	andi	r24, 0xDF	; 223
    10c6:	80 93 ef 00 	sts	0x00EF, r24
    10ca:	ce ce       	rjmp	.-612    	; 0xe68 <can_cmd+0x5ea>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10cc:	d8 01       	movw	r26, r16
    10ce:	18 96       	adiw	r26, 0x08	; 8
    10d0:	ed 91       	ld	r30, X+
    10d2:	fc 91       	ld	r31, X
    10d4:	19 97       	sbiw	r26, 0x09	; 9
    10d6:	e9 0f       	add	r30, r25
    10d8:	f1 1d       	adc	r31, r1
    10da:	80 81       	ld	r24, Z
    10dc:	80 93 fa 00 	sts	0x00FA, r24
    10e0:	9f 5f       	subi	r25, 0xFF	; 255
    10e2:	94 17       	cp	r25, r20
    10e4:	98 f3       	brcs	.-26     	; 0x10cc <can_cmd+0x84e>
          u32_temp=0; Can_set_ext_msk(u32_temp);
    10e6:	19 82       	std	Y+1, r1	; 0x01
    10e8:	1a 82       	std	Y+2, r1	; 0x02
    10ea:	1b 82       	std	Y+3, r1	; 0x03
    10ec:	1c 82       	std	Y+4, r1	; 0x04
    10ee:	fe 01       	movw	r30, r28
    10f0:	31 96       	adiw	r30, 0x01	; 1
    10f2:	32 81       	ldd	r19, Z+2	; 0x02
    10f4:	93 2f       	mov	r25, r19
    10f6:	92 95       	swap	r25
    10f8:	96 95       	lsr	r25
    10fa:	97 70       	andi	r25, 0x07	; 7
    10fc:	83 81       	ldd	r24, Z+3	; 0x03
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	88 0f       	add	r24, r24
    1104:	98 0f       	add	r25, r24
    1106:	90 93 f7 00 	sts	0x00F7, r25
    110a:	21 81       	ldd	r18, Z+1	; 0x01
    110c:	82 2f       	mov	r24, r18
    110e:	82 95       	swap	r24
    1110:	86 95       	lsr	r24
    1112:	87 70       	andi	r24, 0x07	; 7
    1114:	33 0f       	add	r19, r19
    1116:	33 0f       	add	r19, r19
    1118:	33 0f       	add	r19, r19
    111a:	83 0f       	add	r24, r19
    111c:	80 93 f6 00 	sts	0x00F6, r24
    1120:	99 81       	ldd	r25, Y+1	; 0x01
    1122:	22 0f       	add	r18, r18
    1124:	22 0f       	add	r18, r18
    1126:	22 0f       	add	r18, r18
    1128:	89 2f       	mov	r24, r25
    112a:	82 95       	swap	r24
    112c:	86 95       	lsr	r24
    112e:	87 70       	andi	r24, 0x07	; 7
    1130:	28 0f       	add	r18, r24
    1132:	20 93 f5 00 	sts	0x00F5, r18
    1136:	99 0f       	add	r25, r25
    1138:	99 0f       	add	r25, r25
    113a:	99 0f       	add	r25, r25
    113c:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    1140:	80 91 ef 00 	lds	r24, 0x00EF
    1144:	48 2b       	or	r20, r24
    1146:	40 93 ef 00 	sts	0x00EF, r20
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	f8 01       	movw	r30, r16
    114e:	83 87       	std	Z+11, r24	; 0x0b
    1150:	80 91 f4 00 	lds	r24, 0x00F4
    1154:	84 60       	ori	r24, 0x04	; 4
    1156:	80 93 f4 00 	sts	0x00F4, r24
    115a:	80 91 f0 00 	lds	r24, 0x00F0
    115e:	84 60       	ori	r24, 0x04	; 4
    1160:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_rplv();
    1164:	80 91 ef 00 	lds	r24, 0x00EF
    1168:	80 62       	ori	r24, 0x20	; 32
    116a:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_idemsk();
    116e:	80 91 f4 00 	lds	r24, 0x00F4
    1172:	8e 7f       	andi	r24, 0xFE	; 254
    1174:	7c ce       	rjmp	.-776    	; 0xe6e <can_cmd+0x5f0>
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1176:	d8 01       	movw	r26, r16
    1178:	1c 96       	adiw	r26, 0x0c	; 12
    117a:	8c 91       	ld	r24, X
    117c:	f8 01       	movw	r30, r16
    117e:	33 96       	adiw	r30, 0x03	; 3
    1180:	88 23       	and	r24, r24
    1182:	91 f1       	breq	.+100    	; 0x11e8 <__stack+0xe9>
    1184:	32 81       	ldd	r19, Z+2	; 0x02
    1186:	93 2f       	mov	r25, r19
    1188:	92 95       	swap	r25
    118a:	96 95       	lsr	r25
    118c:	97 70       	andi	r25, 0x07	; 7
    118e:	83 81       	ldd	r24, Z+3	; 0x03
    1190:	88 0f       	add	r24, r24
    1192:	88 0f       	add	r24, r24
    1194:	88 0f       	add	r24, r24
    1196:	98 0f       	add	r25, r24
    1198:	90 93 f3 00 	sts	0x00F3, r25
    119c:	21 81       	ldd	r18, Z+1	; 0x01
    119e:	82 2f       	mov	r24, r18
    11a0:	82 95       	swap	r24
    11a2:	86 95       	lsr	r24
    11a4:	87 70       	andi	r24, 0x07	; 7
    11a6:	33 0f       	add	r19, r19
    11a8:	33 0f       	add	r19, r19
    11aa:	33 0f       	add	r19, r19
    11ac:	83 0f       	add	r24, r19
    11ae:	80 93 f2 00 	sts	0x00F2, r24
    11b2:	f8 01       	movw	r30, r16
    11b4:	93 81       	ldd	r25, Z+3	; 0x03
    11b6:	22 0f       	add	r18, r18
    11b8:	22 0f       	add	r18, r18
    11ba:	22 0f       	add	r18, r18
    11bc:	89 2f       	mov	r24, r25
    11be:	82 95       	swap	r24
    11c0:	86 95       	lsr	r24
    11c2:	87 70       	andi	r24, 0x07	; 7
    11c4:	28 0f       	add	r18, r24
    11c6:	20 93 f1 00 	sts	0x00F1, r18
    11ca:	99 0f       	add	r25, r25
    11cc:	99 0f       	add	r25, r25
    11ce:	99 0f       	add	r25, r25
    11d0:	90 93 f0 00 	sts	0x00F0, r25
    11d4:	80 91 ef 00 	lds	r24, 0x00EF
    11d8:	80 61       	ori	r24, 0x10	; 16
    11da:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    11de:	d8 01       	movw	r26, r16
    11e0:	17 96       	adiw	r26, 0x07	; 7
    11e2:	4c 91       	ld	r20, X
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	22 c0       	rjmp	.+68     	; 0x122c <__stack+0x12d>
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
    11e8:	d8 01       	movw	r26, r16
    11ea:	13 96       	adiw	r26, 0x03	; 3
    11ec:	2c 91       	ld	r18, X
    11ee:	81 81       	ldd	r24, Z+1	; 0x01
    11f0:	82 95       	swap	r24
    11f2:	88 0f       	add	r24, r24
    11f4:	80 7e       	andi	r24, 0xE0	; 224
    11f6:	92 2f       	mov	r25, r18
    11f8:	96 95       	lsr	r25
    11fa:	96 95       	lsr	r25
    11fc:	96 95       	lsr	r25
    11fe:	89 0f       	add	r24, r25
    1200:	80 93 f3 00 	sts	0x00F3, r24
    1204:	22 95       	swap	r18
    1206:	22 0f       	add	r18, r18
    1208:	20 7e       	andi	r18, 0xE0	; 224
    120a:	20 93 f2 00 	sts	0x00F2, r18
    120e:	80 91 ef 00 	lds	r24, 0x00EF
    1212:	8f 7e       	andi	r24, 0xEF	; 239
    1214:	e2 cf       	rjmp	.-60     	; 0x11da <__stack+0xdb>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1216:	d8 01       	movw	r26, r16
    1218:	18 96       	adiw	r26, 0x08	; 8
    121a:	ed 91       	ld	r30, X+
    121c:	fc 91       	ld	r31, X
    121e:	19 97       	sbiw	r26, 0x09	; 9
    1220:	e9 0f       	add	r30, r25
    1222:	f1 1d       	adc	r31, r1
    1224:	80 81       	ld	r24, Z
    1226:	80 93 fa 00 	sts	0x00FA, r24
    122a:	9f 5f       	subi	r25, 0xFF	; 255
    122c:	94 17       	cp	r25, r20
    122e:	98 f3       	brcs	.-26     	; 0x1216 <__stack+0x117>
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1230:	8f ef       	ldi	r24, 0xFF	; 255
    1232:	9f ef       	ldi	r25, 0xFF	; 255
    1234:	af ef       	ldi	r26, 0xFF	; 255
    1236:	bf ef       	ldi	r27, 0xFF	; 255
    1238:	89 83       	std	Y+1, r24	; 0x01
    123a:	9a 83       	std	Y+2, r25	; 0x02
    123c:	ab 83       	std	Y+3, r26	; 0x03
    123e:	bc 83       	std	Y+4, r27	; 0x04
    1240:	fe 01       	movw	r30, r28
    1242:	31 96       	adiw	r30, 0x01	; 1
    1244:	32 81       	ldd	r19, Z+2	; 0x02
    1246:	93 2f       	mov	r25, r19
    1248:	92 95       	swap	r25
    124a:	96 95       	lsr	r25
    124c:	97 70       	andi	r25, 0x07	; 7
    124e:	83 81       	ldd	r24, Z+3	; 0x03
    1250:	88 0f       	add	r24, r24
    1252:	88 0f       	add	r24, r24
    1254:	88 0f       	add	r24, r24
    1256:	98 0f       	add	r25, r24
    1258:	90 93 f7 00 	sts	0x00F7, r25
    125c:	21 81       	ldd	r18, Z+1	; 0x01
    125e:	82 2f       	mov	r24, r18
    1260:	82 95       	swap	r24
    1262:	86 95       	lsr	r24
    1264:	87 70       	andi	r24, 0x07	; 7
    1266:	33 0f       	add	r19, r19
    1268:	33 0f       	add	r19, r19
    126a:	33 0f       	add	r19, r19
    126c:	83 0f       	add	r24, r19
    126e:	80 93 f6 00 	sts	0x00F6, r24
    1272:	99 81       	ldd	r25, Y+1	; 0x01
    1274:	22 0f       	add	r18, r18
    1276:	22 0f       	add	r18, r18
    1278:	22 0f       	add	r18, r18
    127a:	89 2f       	mov	r24, r25
    127c:	82 95       	swap	r24
    127e:	86 95       	lsr	r24
    1280:	87 70       	andi	r24, 0x07	; 7
    1282:	28 0f       	add	r18, r24
    1284:	20 93 f5 00 	sts	0x00F5, r18
    1288:	99 0f       	add	r25, r25
    128a:	99 0f       	add	r25, r25
    128c:	99 0f       	add	r25, r25
    128e:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    1292:	80 91 ef 00 	lds	r24, 0x00EF
    1296:	48 2b       	or	r20, r24
    1298:	40 93 ef 00 	sts	0x00EF, r20
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    129c:	81 e0       	ldi	r24, 0x01	; 1
    129e:	f8 01       	movw	r30, r16
    12a0:	83 87       	std	Z+11, r24	; 0x0b
    12a2:	80 91 f4 00 	lds	r24, 0x00F4
    12a6:	84 60       	ori	r24, 0x04	; 4
    12a8:	80 93 f4 00 	sts	0x00F4, r24
    12ac:	80 91 f0 00 	lds	r24, 0x00F0
    12b0:	84 60       	ori	r24, 0x04	; 4
    12b2:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_rplv();
    12b6:	80 91 ef 00 	lds	r24, 0x00EF
    12ba:	80 62       	ori	r24, 0x20	; 32
    12bc:	04 cf       	rjmp	.-504    	; 0x10c6 <can_cmd+0x848>
          Can_config_rx();       
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    12be:	d8 01       	movw	r26, r16
    12c0:	1a 96       	adiw	r26, 0x0a	; 10
    12c2:	1c 92       	st	X, r1
    12c4:	34 cc       	rjmp	.-1944   	; 0xb2e <can_cmd+0x2b0>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    12c6:	8f e1       	ldi	r24, 0x1F	; 31
    12c8:	f8 01       	movw	r30, r16
    12ca:	82 87       	std	Z+10, r24	; 0x0a
    12cc:	8f ef       	ldi	r24, 0xFF	; 255
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    12ce:	0f 90       	pop	r0
    12d0:	0f 90       	pop	r0
    12d2:	0f 90       	pop	r0
    12d4:	0f 90       	pop	r0
    12d6:	cf 91       	pop	r28
    12d8:	df 91       	pop	r29
    12da:	1f 91       	pop	r17
    12dc:	0f 91       	pop	r16
    12de:	08 95       	ret

000012e0 <can_init>:
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
U8 can_init(U8 mode)
{
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
    12e0:	0e 94 9e 03 	call	0x73c	; 0x73c <can_fixed_baudrate>
    12e4:	88 23       	and	r24, r24
    12e6:	41 f0       	breq	.+16     	; 0x12f8 <can_init+0x18>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    12e8:	0e 94 de 01 	call	0x3bc	; 0x3bc <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
    12ec:	80 91 d8 00 	lds	r24, 0x00D8
    12f0:	82 60       	ori	r24, 0x02	; 2
    12f2:	80 93 d8 00 	sts	0x00D8, r24
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    return (1);
}
    12f8:	08 95       	ret

000012fa <get_vin>:
    U32 vin_value;
    U32 temp_value;
    U16 voltage_result;
    
    //-- Channel initialization
    adc_init(INTERNAL_VREF, NO_LEFT_ADJUST, VIN_CHANNEL);
    12fa:	83 e0       	ldi	r24, 0x03	; 3
    12fc:	60 e0       	ldi	r22, 0x00	; 0
    12fe:	42 e0       	ldi	r20, 0x02	; 2
    1300:	0e 94 27 01 	call	0x24e	; 0x24e <adc_init>
    //-- Get ADC value
    temp_value = (U32)(adc_single_conversion(VIN_INPUT_PIN));
    1304:	82 e0       	ldi	r24, 0x02	; 2
    1306:	0e 94 79 01 	call	0x2f2	; 0x2f2 <adc_single_conversion>
    130a:	a0 e0       	ldi	r26, 0x00	; 0
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	bc 01       	movw	r22, r24
    1310:	cd 01       	movw	r24, r26
    1312:	2d e7       	ldi	r18, 0x7D	; 125
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	40 e0       	ldi	r20, 0x00	; 0
    1318:	50 e0       	ldi	r21, 0x00	; 0
    131a:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <__mulsi3>
    131e:	24 e6       	ldi	r18, 0x64	; 100
    1320:	30 e0       	ldi	r19, 0x00	; 0
    1322:	40 e0       	ldi	r20, 0x00	; 0
    1324:	50 e0       	ldi	r21, 0x00	; 0
    1326:	0e 94 24 0b 	call	0x1648	; 0x1648 <__udivmodsi4>
    132a:	c9 01       	movw	r24, r18
    //-- Compute Vin value (in x100 microV)
    vin_value = ( temp_value * VIN_ADC_STEP * VIN_RATIO_VALUE);
    //-- Compute voltage_result in x10mv or x0.01V   
    voltage_result = (U16)(vin_value / 100);
    return (voltage_result);
}
    132c:	08 95       	ret

0000132e <get_luminosity>:
    U16 ldres_value, temp_value;
    U8  luminosity_result;
    S8  i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, LUMINOSITY_CHANNEL);
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	60 e0       	ldi	r22, 0x00	; 0
    1332:	41 e0       	ldi	r20, 0x01	; 1
    1334:	0e 94 27 01 	call	0x24e	; 0x24e <adc_init>
    //-- Get ADC value
    temp_value = adc_single_conversion(LUMINOSITY_INPUT_PIN);
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	0e 94 79 01 	call	0x2f2	; 0x2f2 <adc_single_conversion>
    133e:	9c 01       	movw	r18, r24
    //-- Compute light dependent resistor value (in x100 ohms)
    ldres_value = (PU_LDRES_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    1340:	45 e0       	ldi	r20, 0x05	; 5
    1342:	88 0f       	add	r24, r24
    1344:	99 1f       	adc	r25, r25
    1346:	4a 95       	dec	r20
    1348:	e1 f7       	brne	.-8      	; 0x1342 <get_luminosity+0x14>
    134a:	6f ef       	ldi	r22, 0xFF	; 255
    134c:	73 e0       	ldi	r23, 0x03	; 3
    134e:	62 1b       	sub	r22, r18
    1350:	73 0b       	sbc	r23, r19
    1352:	82 0f       	add	r24, r18
    1354:	93 1f       	adc	r25, r19
    1356:	0e 94 10 0b 	call	0x1620	; 0x1620 <__udivmodhi4>
    135a:	9b 01       	movw	r18, r22
    135c:	aa e9       	ldi	r26, 0x9A	; 154
    135e:	b1 e0       	ldi	r27, 0x01	; 1
    1360:	e1 e0       	ldi	r30, 0x01	; 1
    for (i=1; i< 48; i+=2)        //-- Starting from 0 lux
        {
        if (ldres_value >= luminosity_table[i]) break;
    1362:	8d 91       	ld	r24, X+
    1364:	9c 91       	ld	r25, X
    1366:	11 97       	sbiw	r26, 0x01	; 1
    1368:	28 17       	cp	r18, r24
    136a:	39 07       	cpc	r19, r25
    136c:	20 f4       	brcc	.+8      	; 0x1376 <get_luminosity+0x48>
    30,420,  36,380,  44,330,  50,300,  57,260,  63,220,  70,180,  77,140,
    85,100,  91,70,   98,40,  103,20,  110,10,  120,5,   135,2,   160,1,
    };

U8 get_luminosity (void)
{
    136e:	ee 5f       	subi	r30, 0xFE	; 254
    1370:	14 96       	adiw	r26, 0x04	; 4
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, LUMINOSITY_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(LUMINOSITY_INPUT_PIN);
    //-- Compute light dependent resistor value (in x100 ohms)
    ldres_value = (PU_LDRES_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    for (i=1; i< 48; i+=2)        //-- Starting from 0 lux
    1372:	e1 33       	cpi	r30, 0x31	; 49
    1374:	b1 f7       	brne	.-20     	; 0x1362 <get_luminosity+0x34>
    1376:	ff 27       	eor	r31, r31
    1378:	e7 fd       	sbrc	r30, 7
    137a:	f0 95       	com	r31
    137c:	ee 0f       	add	r30, r30
    137e:	ff 1f       	adc	r31, r31
    1380:	ea 56       	subi	r30, 0x6A	; 106
    1382:	fe 4f       	sbci	r31, 0xFE	; 254
        {
        if (ldres_value >= luminosity_table[i]) break;
        }
    luminosity_result = (U8)(luminosity_table[i-1]); 
    return (luminosity_result);
}
    1384:	80 81       	ld	r24, Z
    1386:	08 95       	ret

00001388 <get_temperature>:
    U16 therm_value, temp_value;
    S8  temperature_result;
    S16 i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, TEMPERATURE_CHANNEL);
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	60 e0       	ldi	r22, 0x00	; 0
    138c:	40 e0       	ldi	r20, 0x00	; 0
    138e:	0e 94 27 01 	call	0x24e	; 0x24e <adc_init>
    //-- Get ADC value
    temp_value = adc_single_conversion(TEMPERATURE_INPUT_PIN);
    1392:	80 e0       	ldi	r24, 0x00	; 0
    1394:	0e 94 79 01 	call	0x2f2	; 0x2f2 <adc_single_conversion>
    //-- Compute thermistance value (in Kohms)
    therm_value = (PU_THERM_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    1398:	6f ef       	ldi	r22, 0xFF	; 255
    139a:	73 e0       	ldi	r23, 0x03	; 3
    139c:	68 1b       	sub	r22, r24
    139e:	79 0b       	sbc	r23, r25
    13a0:	24 e6       	ldi	r18, 0x64	; 100
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	ac 01       	movw	r20, r24
    13a6:	42 9f       	mul	r20, r18
    13a8:	c0 01       	movw	r24, r0
    13aa:	43 9f       	mul	r20, r19
    13ac:	90 0d       	add	r25, r0
    13ae:	52 9f       	mul	r21, r18
    13b0:	90 0d       	add	r25, r0
    13b2:	11 24       	eor	r1, r1
    13b4:	0e 94 10 0b 	call	0x1620	; 0x1620 <__udivmodhi4>
    13b8:	ab 01       	movw	r20, r22
    13ba:	ae e4       	ldi	r26, 0x4E	; 78
    13bc:	b1 e0       	ldi	r27, 0x01	; 1
    13be:	fd 01       	movw	r30, r26
    13c0:	27 e2       	ldi	r18, 0x27	; 39
    13c2:	30 e0       	ldi	r19, 0x00	; 0
    for (i=39; i< 76; i++)        //-- Starting from +25 to +59°C
    {
        if (therm_value >= thermistor_table[i]) break;
    13c4:	80 81       	ld	r24, Z
    13c6:	91 81       	ldd	r25, Z+1	; 0x01
    13c8:	48 17       	cp	r20, r24
    13ca:	59 07       	cpc	r21, r25
    13cc:	30 f4       	brcc	.+12     	; 0x13da <get_temperature+0x52>
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, TEMPERATURE_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(TEMPERATURE_INPUT_PIN);
    //-- Compute thermistance value (in Kohms)
    therm_value = (PU_THERM_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    for (i=39; i< 76; i++)        //-- Starting from +25 to +59°C
    13ce:	2f 5f       	subi	r18, 0xFF	; 255
    13d0:	3f 4f       	sbci	r19, 0xFF	; 255
    13d2:	32 96       	adiw	r30, 0x02	; 2
    13d4:	2c 34       	cpi	r18, 0x4C	; 76
    13d6:	31 05       	cpc	r19, r1
    13d8:	a9 f7       	brne	.-22     	; 0x13c4 <get_temperature+0x3c>
    {
        if (therm_value >= thermistor_table[i]) break;
    }
    i--;          //-- Rounded to the lower value
    13da:	21 50       	subi	r18, 0x01	; 1
    13dc:	30 40       	sbci	r19, 0x00	; 0
    if (i==38)    //-- Re-starting from +25 to -15°C
    13de:	26 32       	cpi	r18, 0x26	; 38
    13e0:	31 05       	cpc	r19, r1
    13e2:	71 f4       	brne	.+28     	; 0x1400 <get_temperature+0x78>
    13e4:	27 e2       	ldi	r18, 0x27	; 39
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    {
        for (i=39; i>=1; i--)
        {
            if (therm_value < thermistor_table[i]) break;
    13e8:	8d 91       	ld	r24, X+
    13ea:	9c 91       	ld	r25, X
    13ec:	11 97       	sbiw	r26, 0x01	; 1
    13ee:	48 17       	cp	r20, r24
    13f0:	59 07       	cpc	r21, r25
    13f2:	30 f0       	brcs	.+12     	; 0x1400 <get_temperature+0x78>
        if (therm_value >= thermistor_table[i]) break;
    }
    i--;          //-- Rounded to the lower value
    if (i==38)    //-- Re-starting from +25 to -15°C
    {
        for (i=39; i>=1; i--)
    13f4:	21 50       	subi	r18, 0x01	; 1
    13f6:	30 40       	sbci	r19, 0x00	; 0
    13f8:	12 97       	sbiw	r26, 0x02	; 2
    13fa:	21 15       	cp	r18, r1
    13fc:	31 05       	cpc	r19, r1
    13fe:	a1 f7       	brne	.-24     	; 0x13e8 <get_temperature+0x60>
            if (therm_value < thermistor_table[i]) break;
        }
    }
    temperature_result = i-15; 
    return (temperature_result); 
}
    1400:	82 2f       	mov	r24, r18
    1402:	8f 50       	subi	r24, 0x0F	; 15
    1404:	08 95       	ret

00001406 <wait_for>:
//!
//! @return  none 
//!
//------------------------------------------------------------------------------
void wait_for(U16 ms_count)
{
    1406:	ef 92       	push	r14
    1408:	ff 92       	push	r15
    140a:	0f 93       	push	r16
    140c:	1f 93       	push	r17
    140e:	bc 01       	movw	r22, r24
U32 temp;
U16 i;
U8  j, k;

    if (rtc_running == ON)
    1410:	80 91 f9 01 	lds	r24, 0x01F9
    1414:	81 30       	cpi	r24, 0x01	; 1
    1416:	71 f5       	brne	.+92     	; 0x1474 <wait_for+0x6e>
    {
        Disable_interrupt(); temp = rtc_tics; Enable_interrupt();    //-- Get atomic U32 value
    1418:	f8 94       	cli
    141a:	20 91 14 02 	lds	r18, 0x0214
    141e:	30 91 15 02 	lds	r19, 0x0215
    1422:	40 91 16 02 	lds	r20, 0x0216
    1426:	50 91 17 02 	lds	r21, 0x0217
    142a:	78 94       	sei
        temp += ((U32)(ms_count));
    142c:	7b 01       	movw	r14, r22
    142e:	00 e0       	ldi	r16, 0x00	; 0
    1430:	10 e0       	ldi	r17, 0x00	; 0
    1432:	2e 0d       	add	r18, r14
    1434:	3f 1d       	adc	r19, r15
    1436:	40 1f       	adc	r20, r16
    1438:	51 1f       	adc	r21, r17
        while (1)
        {
            Disable_interrupt();    //-- Get atomic U32 values
    143a:	f8 94       	cli
            if (rtc_tics == temp) break;                //-- Standart EXIT
    143c:	80 91 14 02 	lds	r24, 0x0214
    1440:	90 91 15 02 	lds	r25, 0x0215
    1444:	a0 91 16 02 	lds	r26, 0x0216
    1448:	b0 91 17 02 	lds	r27, 0x0217
    144c:	82 17       	cp	r24, r18
    144e:	93 07       	cpc	r25, r19
    1450:	a4 07       	cpc	r26, r20
    1452:	b5 07       	cpc	r27, r21
    1454:	79 f0       	breq	.+30     	; 0x1474 <wait_for+0x6e>
            if (rtc_tics == ((U32)(ms_count)) ) break;  //-- EXIT if overflow (not right)
    1456:	80 91 14 02 	lds	r24, 0x0214
    145a:	90 91 15 02 	lds	r25, 0x0215
    145e:	a0 91 16 02 	lds	r26, 0x0216
    1462:	b0 91 17 02 	lds	r27, 0x0217
    1466:	8e 15       	cp	r24, r14
    1468:	9f 05       	cpc	r25, r15
    146a:	a0 07       	cpc	r26, r16
    146c:	b1 07       	cpc	r27, r17
    146e:	11 f0       	breq	.+4      	; 0x1474 <wait_for+0x6e>
            Enable_interrupt();
    1470:	78 94       	sei
    1472:	e3 cf       	rjmp	.-58     	; 0x143a <wait_for+0x34>
            {
                for (k=0; k<90;k++);
            }
        }
    }
}
    1474:	1f 91       	pop	r17
    1476:	0f 91       	pop	r16
    1478:	ff 90       	pop	r15
    147a:	ef 90       	pop	r14
    147c:	08 95       	ret

0000147e <rtc_int_init>:

void rtc_int_init(void)
{
U16 i;
    
    Disable_interrupt();
    147e:	f8 94       	cli

    Timer8_clear();                 //-- Timer 2 cleared & initialized "OFF"
    1480:	10 92 b0 00 	sts	0x00B0, r1
    1484:	10 92 b2 00 	sts	0x00B2, r1
    1488:	10 92 b3 00 	sts	0x00B3, r1
    for (i=0;i<0xFFFF;i++);         //-- Waiting to let the Xtal stabilize after a power-on
    Timer8_overflow_it_disable();   //-- Disable OCIE2A interrupt
    148c:	80 91 70 00 	lds	r24, 0x0070
    1490:	8e 7f       	andi	r24, 0xFE	; 254
    1492:	80 93 70 00 	sts	0x0070, r24
    Timer8_compare_a_it_disable();  //-- Disable TOIE2 interrupt
    1496:	80 91 70 00 	lds	r24, 0x0070
    149a:	8d 7f       	andi	r24, 0xFD	; 253
    149c:	80 93 70 00 	sts	0x0070, r24
    //-- Config: - CTC mode (mode 2, top=OCR2A)
    //--         - No output
    //--        (- Timer "OFF")
    Timer8_set_mode_output_a(TIMER8_COMP_MODE_NORMAL);
    14a0:	80 91 b0 00 	lds	r24, 0x00B0
    14a4:	8f 7c       	andi	r24, 0xCF	; 207
    14a6:	80 93 b0 00 	sts	0x00B0, r24
    Timer8_set_waveform_mode(TIMER8_WGM_CTC_OCR);
    14aa:	80 91 b0 00 	lds	r24, 0x00B0
    14ae:	87 7b       	andi	r24, 0xB7	; 183
    14b0:	88 60       	ori	r24, 0x08	; 8
    14b2:	80 93 b0 00 	sts	0x00B0, r24

#   if (RTC_CLOCK == 32)
   
    //--- Asynchronous external clock 32,768 KHZ
        Timer8_2_external_osc();            //-- Init RTC clock
    14b6:	80 91 b6 00 	lds	r24, 0x00B6
    14ba:	87 7e       	andi	r24, 0xE7	; 231
    14bc:	88 60       	ori	r24, 0x08	; 8
    14be:	80 93 b6 00 	sts	0x00B6, r24
        Timer8_set_compare_a(33-1);         //-- MAGIC_NUMBER !
    14c2:	80 e2       	ldi	r24, 0x20	; 32
    14c4:	80 93 b3 00 	sts	0x00B3, r24
        //-- No prescaler & timer "ON"
        //-- Tic interval: ((1/32768)*MAGIC_NUMBER) sec = 1.00708008 msec
        Timer8_set_clock(TIMER8_CLKIO_BY_1);
    14c8:	80 91 b0 00 	lds	r24, 0x00B0
    14cc:	88 7f       	andi	r24, 0xF8	; 248
    14ce:	81 60       	ori	r24, 0x01	; 1
    14d0:	80 93 b0 00 	sts	0x00B0, r24
#   else
#       error This RTC_CLOCK value is not available input for "rtc_drv.c" file

#   endif // (RTC_CLOCK ...
    
    while(Timer8_2_update_busy());    //-- Wait for TCN2UB, OCR2UB and TCR2UB to be cleared
    14d4:	80 91 b6 00 	lds	r24, 0x00B6
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	87 70       	andi	r24, 0x07	; 7
    14dc:	90 70       	andi	r25, 0x00	; 0
    14de:	89 2b       	or	r24, r25
    14e0:	c9 f7       	brne	.-14     	; 0x14d4 <rtc_int_init+0x56>

    Timer8_clear_compare_a_it();      //-- Clear Output_Compare Interrupt-flags
    14e2:	b9 9a       	sbi	0x17, 1	; 23
    Timer8_compare_a_it_enable();     //-- Enable Timer2 Output_Compare Interrupt
    14e4:	80 91 70 00 	lds	r24, 0x0070
    14e8:	82 60       	ori	r24, 0x02	; 2
    14ea:	80 93 70 00 	sts	0x0070, r24

    //-- Time setting
    rtc_tics         = 0;
    14ee:	10 92 14 02 	sts	0x0214, r1
    14f2:	10 92 15 02 	sts	0x0215, r1
    14f6:	10 92 16 02 	sts	0x0216, r1
    14fa:	10 92 17 02 	sts	0x0217, r1
    rtc_milliseconds = 0;
    14fe:	10 92 13 02 	sts	0x0213, r1
    1502:	10 92 12 02 	sts	0x0212, r1
    rtc_seconds      = 0;
    1506:	10 92 19 02 	sts	0x0219, r1
    rtc_minutes      = 0;
    150a:	10 92 10 02 	sts	0x0210, r1
    rtc_hours        = 0;
    150e:	10 92 18 02 	sts	0x0218, r1
    rtc_days         = 0;
    1512:	10 92 11 02 	sts	0x0211, r1

    rtc_running = ON;
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	80 93 f9 01 	sts	0x01F9, r24
    Enable_interrupt();
    151c:	78 94       	sei
}
    151e:	08 95       	ret

00001520 <__vector_9>:
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

ISR(TIMER2_COMP_vect)
{
    1520:	1f 92       	push	r1
    1522:	0f 92       	push	r0
    1524:	0f b6       	in	r0, 0x3f	; 63
    1526:	0f 92       	push	r0
    1528:	11 24       	eor	r1, r1
    152a:	2f 93       	push	r18
    152c:	8f 93       	push	r24
    152e:	9f 93       	push	r25
    1530:	af 93       	push	r26
    1532:	bf 93       	push	r27
    rtc_tics++;                     //-- Increments tics
    1534:	80 91 14 02 	lds	r24, 0x0214
    1538:	90 91 15 02 	lds	r25, 0x0215
    153c:	a0 91 16 02 	lds	r26, 0x0216
    1540:	b0 91 17 02 	lds	r27, 0x0217
    1544:	01 96       	adiw	r24, 0x01	; 1
    1546:	a1 1d       	adc	r26, r1
    1548:	b1 1d       	adc	r27, r1
    154a:	80 93 14 02 	sts	0x0214, r24
    154e:	90 93 15 02 	sts	0x0215, r25
    1552:	a0 93 16 02 	sts	0x0216, r26
    1556:	b0 93 17 02 	sts	0x0217, r27
    rtc_milliseconds++;             //-- Increments milli seconds
    155a:	80 91 12 02 	lds	r24, 0x0212
    155e:	90 91 13 02 	lds	r25, 0x0213
    1562:	01 96       	adiw	r24, 0x01	; 1
    1564:	90 93 13 02 	sts	0x0213, r25
    1568:	80 93 12 02 	sts	0x0212, r24
    
    if (rtc_milliseconds == 1000)
    156c:	80 91 12 02 	lds	r24, 0x0212
    1570:	90 91 13 02 	lds	r25, 0x0213
    1574:	88 5e       	subi	r24, 0xE8	; 232
    1576:	93 40       	sbci	r25, 0x03	; 3
    1578:	51 f5       	brne	.+84     	; 0x15ce <__vector_9+0xae>
    {
        rtc_milliseconds = 0;
    157a:	10 92 13 02 	sts	0x0213, r1
    157e:	10 92 12 02 	sts	0x0212, r1
        rtc_seconds++;              //-- Increments seconds
    1582:	80 91 19 02 	lds	r24, 0x0219
    1586:	8f 5f       	subi	r24, 0xFF	; 255
    1588:	80 93 19 02 	sts	0x0219, r24

        if (rtc_seconds == 60)
    158c:	80 91 19 02 	lds	r24, 0x0219
    1590:	8c 33       	cpi	r24, 0x3C	; 60
    1592:	e9 f4       	brne	.+58     	; 0x15ce <__vector_9+0xae>
        {
            rtc_seconds = 0;
    1594:	10 92 19 02 	sts	0x0219, r1
            rtc_minutes++;          //-- Increments minutes
    1598:	80 91 10 02 	lds	r24, 0x0210
    159c:	8f 5f       	subi	r24, 0xFF	; 255
    159e:	80 93 10 02 	sts	0x0210, r24
            
            if (rtc_minutes == 60)
    15a2:	80 91 10 02 	lds	r24, 0x0210
    15a6:	8c 33       	cpi	r24, 0x3C	; 60
    15a8:	91 f4       	brne	.+36     	; 0x15ce <__vector_9+0xae>
            {
                rtc_minutes = 0;
    15aa:	10 92 10 02 	sts	0x0210, r1
                rtc_hours++;        //-- Increments hours
    15ae:	80 91 18 02 	lds	r24, 0x0218
    15b2:	8f 5f       	subi	r24, 0xFF	; 255
    15b4:	80 93 18 02 	sts	0x0218, r24
                        
                if (rtc_hours == 24)
    15b8:	80 91 18 02 	lds	r24, 0x0218
    15bc:	88 31       	cpi	r24, 0x18	; 24
    15be:	39 f4       	brne	.+14     	; 0x15ce <__vector_9+0xae>
                {
                    rtc_hours = 0;
    15c0:	10 92 18 02 	sts	0x0218, r1
                    rtc_days++;     //-- Increments days
    15c4:	80 91 11 02 	lds	r24, 0x0211
    15c8:	8f 5f       	subi	r24, 0xFF	; 255
    15ca:	80 93 11 02 	sts	0x0211, r24
                }
            }
        }
    }
}
    15ce:	bf 91       	pop	r27
    15d0:	af 91       	pop	r26
    15d2:	9f 91       	pop	r25
    15d4:	8f 91       	pop	r24
    15d6:	2f 91       	pop	r18
    15d8:	0f 90       	pop	r0
    15da:	0f be       	out	0x3f, r0	; 63
    15dc:	0f 90       	pop	r0
    15de:	1f 90       	pop	r1
    15e0:	18 95       	reti

000015e2 <__mulsi3>:
    15e2:	62 9f       	mul	r22, r18
    15e4:	d0 01       	movw	r26, r0
    15e6:	73 9f       	mul	r23, r19
    15e8:	f0 01       	movw	r30, r0
    15ea:	82 9f       	mul	r24, r18
    15ec:	e0 0d       	add	r30, r0
    15ee:	f1 1d       	adc	r31, r1
    15f0:	64 9f       	mul	r22, r20
    15f2:	e0 0d       	add	r30, r0
    15f4:	f1 1d       	adc	r31, r1
    15f6:	92 9f       	mul	r25, r18
    15f8:	f0 0d       	add	r31, r0
    15fa:	83 9f       	mul	r24, r19
    15fc:	f0 0d       	add	r31, r0
    15fe:	74 9f       	mul	r23, r20
    1600:	f0 0d       	add	r31, r0
    1602:	65 9f       	mul	r22, r21
    1604:	f0 0d       	add	r31, r0
    1606:	99 27       	eor	r25, r25
    1608:	72 9f       	mul	r23, r18
    160a:	b0 0d       	add	r27, r0
    160c:	e1 1d       	adc	r30, r1
    160e:	f9 1f       	adc	r31, r25
    1610:	63 9f       	mul	r22, r19
    1612:	b0 0d       	add	r27, r0
    1614:	e1 1d       	adc	r30, r1
    1616:	f9 1f       	adc	r31, r25
    1618:	bd 01       	movw	r22, r26
    161a:	cf 01       	movw	r24, r30
    161c:	11 24       	eor	r1, r1
    161e:	08 95       	ret

00001620 <__udivmodhi4>:
    1620:	aa 1b       	sub	r26, r26
    1622:	bb 1b       	sub	r27, r27
    1624:	51 e1       	ldi	r21, 0x11	; 17
    1626:	07 c0       	rjmp	.+14     	; 0x1636 <__udivmodhi4_ep>

00001628 <__udivmodhi4_loop>:
    1628:	aa 1f       	adc	r26, r26
    162a:	bb 1f       	adc	r27, r27
    162c:	a6 17       	cp	r26, r22
    162e:	b7 07       	cpc	r27, r23
    1630:	10 f0       	brcs	.+4      	; 0x1636 <__udivmodhi4_ep>
    1632:	a6 1b       	sub	r26, r22
    1634:	b7 0b       	sbc	r27, r23

00001636 <__udivmodhi4_ep>:
    1636:	88 1f       	adc	r24, r24
    1638:	99 1f       	adc	r25, r25
    163a:	5a 95       	dec	r21
    163c:	a9 f7       	brne	.-22     	; 0x1628 <__udivmodhi4_loop>
    163e:	80 95       	com	r24
    1640:	90 95       	com	r25
    1642:	bc 01       	movw	r22, r24
    1644:	cd 01       	movw	r24, r26
    1646:	08 95       	ret

00001648 <__udivmodsi4>:
    1648:	a1 e2       	ldi	r26, 0x21	; 33
    164a:	1a 2e       	mov	r1, r26
    164c:	aa 1b       	sub	r26, r26
    164e:	bb 1b       	sub	r27, r27
    1650:	fd 01       	movw	r30, r26
    1652:	0d c0       	rjmp	.+26     	; 0x166e <__udivmodsi4_ep>

00001654 <__udivmodsi4_loop>:
    1654:	aa 1f       	adc	r26, r26
    1656:	bb 1f       	adc	r27, r27
    1658:	ee 1f       	adc	r30, r30
    165a:	ff 1f       	adc	r31, r31
    165c:	a2 17       	cp	r26, r18
    165e:	b3 07       	cpc	r27, r19
    1660:	e4 07       	cpc	r30, r20
    1662:	f5 07       	cpc	r31, r21
    1664:	20 f0       	brcs	.+8      	; 0x166e <__udivmodsi4_ep>
    1666:	a2 1b       	sub	r26, r18
    1668:	b3 0b       	sbc	r27, r19
    166a:	e4 0b       	sbc	r30, r20
    166c:	f5 0b       	sbc	r31, r21

0000166e <__udivmodsi4_ep>:
    166e:	66 1f       	adc	r22, r22
    1670:	77 1f       	adc	r23, r23
    1672:	88 1f       	adc	r24, r24
    1674:	99 1f       	adc	r25, r25
    1676:	1a 94       	dec	r1
    1678:	69 f7       	brne	.-38     	; 0x1654 <__udivmodsi4_loop>
    167a:	60 95       	com	r22
    167c:	70 95       	com	r23
    167e:	80 95       	com	r24
    1680:	90 95       	com	r25
    1682:	9b 01       	movw	r18, r22
    1684:	ac 01       	movw	r20, r24
    1686:	bd 01       	movw	r22, r26
    1688:	cf 01       	movw	r24, r30
    168a:	08 95       	ret

0000168c <_exit>:
    168c:	f8 94       	cli

0000168e <__stop_program>:
    168e:	ff cf       	rjmp	.-2      	; 0x168e <__stop_program>
