{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481118037607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481118037607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 14:40:37 2016 " "Processing started: Wed Dec 07 14:40:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481118037607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481118037607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN " "Command: quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481118037607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481118037937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-crc_verification " "Found design unit 1: CRC-crc_verification" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038297 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_4bit.vhd 2 0 " "Found 2 design units, including 0 entities, in source file crc_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_4bit " "Found design unit 1: crc_4bit" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc_4bit-body " "Found design unit 2: crc_4bit-body" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmii2mii_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rmii2mii_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMII2MII-arch_RMII2MII " "Found design unit 1: RMII2MII-arch_RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMII2MII " "Found entity 1: RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovpn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovpn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVPN-RTL " "Found design unit 1: OVPN-RTL" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""} { "Info" "ISGN_ENTITY_NAME" "1 OVPN " "Found entity 1: OVPN" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxcounters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxcounters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxcounters-RTL " "Found design unit 1: rxcounters-RTL" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxcounters " "Found entity 1: rxcounters" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-RTL " "Found design unit 1: rx-RTL" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "C:/Users/Student/Documents/FPGA/common.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byteto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byteto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byteto7seg-RTL " "Found design unit 1: byteto7seg-RTL" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""} { "Info" "ISGN_ENTITY_NAME" "1 byteto7seg " "Found entity 1: byteto7seg" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481118038317 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "F std_logic crc_full.vhd(42) " "VHDL syntax error at crc_full.vhd(42): object with std_logic type cannot contain character 'F'" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 42 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Quartus II" 0 -1 1481118038327 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481118038477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 07 14:40:38 2016 " "Processing ended: Wed Dec 07 14:40:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481118038477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481118038477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481118038477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481118038477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481118039048 ""}
