#  SYNOPSYS EMULATION and VERIFICATION (c) - 2002-2014
# -----------------------------------------------------
#              Script for fpga compilation             

# For variables resolution within fpga compilation script below
source  design_var.tcl

source  $env(ZEBU_ROOT)/etc/znetgen/zNetgen_fpga.tcl
