<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='891' type='bool llvm::TargetRegisterInfo::canRealignStack(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='890'>/// True if the stack can be realigned for the target.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='460' ll='462' type='bool llvm::TargetRegisterInfo::canRealignStack(const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='473' u='c' c='_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='343' c='_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='353' u='c' c='_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='435' c='_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='441' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='289' c='_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='297' u='c' c='_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='223' c='_ZNK4llvm17SparcRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='224' u='c' c='_ZNK4llvm17SparcRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='650' c='_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='651' u='c' c='_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
