// Seed: 3128311132
module module_0 (
    output supply0 id_0
    , id_8,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6
);
  logic id_9 = -1;
  assign module_1.id_4 = 0;
  wire id_10 = id_4;
  logic [-1 : 1] id_11;
  ;
  initial begin : LABEL_0
    id_8 <= id_10;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd89
) (
    input wire _id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3
    , id_9,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input supply1 id_7
);
  reg [id_0 : -1 'b0 !=  1] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_7,
      id_4,
      id_3,
      id_1,
      id_6
  );
  initial id_10 = id_3;
endmodule
