#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Jun 18 17:50:01 2017
# Process ID: 9964
# Current directory: /home/trakaros/tou_nikou/lab5_hw_hls
# Command line: vivado
# Log file: /home/trakaros/tou_nikou/lab5_hw_hls/vivado.log
# Journal file: /home/trakaros/tou_nikou/lab5_hw_hls/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab5_hw_hls . -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado [current_project]
update_ip_catalog
update_ip_catalog -add_ip /home/trakaros/tou_nikou/ip_repo/ip_sobel/solution1/impl/ip/xilinx_com_hls_ip_sobel_1_0.zip -repo_path /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado
create_bd_design "project_5"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 223 -15} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
endgroup
set_property location {2 633 -238} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ip_sobel_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
ipx::edit_ip_in_project -upgrade true -name ip_sobel_v1_0_project -directory /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.tmp/ip_sobel_v1_0_project /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name ip_sobel_v1_0_project -directory /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.tmp/ip_sobel_v1_0_project /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/component.xml
update_compile_order -fileset sources_1
current_project lab5_hw_hls
current_project ip_sobel_v1_0_project
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab5_hw_hls
open_bd_design {/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/project_5.bd}
validate_bd_design
regenerate_bd_layout
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
endgroup
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
current_project ip_sobel_v1_0_project
close_project
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_reset] [get_bd_cells ip_sobel_0]
regenerate_bd_layout
regenerate_bd_layout
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ip_sobel_0/ap_clk]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_reset] [get_bd_cells ip_sobel_0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_USBIND_0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_TTC0_WAVE1_OUT] [get_bd_nets processing_system7_0_TTC0_WAVE2_OUT] [get_bd_nets processing_system7_0_TTC0_WAVE0_OUT] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_ports TTC0_WAVE2_OUT]
delete_bd_objs [get_bd_ports TTC0_WAVE1_OUT]
delete_bd_objs [get_bd_intf_ports M_AXI_GP0]
delete_bd_objs [get_bd_ports TTC0_WAVE0_OUT]
delete_bd_objs [get_bd_intf_ports USBIND_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
endgroup
delete_bd_objs [get_bd_cells ip_sobel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
endgroup
delete_bd_objs [get_bd_cells ip_sobel_0]
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ip_sobel_0/ap_clk]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_cells ip_sobel_0]
create_bd_cell -type ip -vlnv xilinx.com:hls:ip_sobel:1.0 ip_sobel_0
set_property location {2 758 -194} [get_bd_cells ip_sobel_0]
set_property location {1 145 -126} [get_bd_cells ip_sobel_0]
set_property location {1 230 -120} [get_bd_cells ip_sobel_0]
set_property location {1 230 -110} [get_bd_cells ip_sobel_0]
set_property location {1 230 -100} [get_bd_cells ip_sobel_0]
set_property location {1 230 -90} [get_bd_cells ip_sobel_0]
set_property location {2 721 238} [get_bd_cells rst_ps7_0_100M]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ip_sobel_0/ap_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
set_property location {1 230 -80} [get_bd_cells ip_sobel_0]
set_property location {1 230 -70} [get_bd_cells ip_sobel_0]
set_property location {1 230 -60} [get_bd_cells ip_sobel_0]
set_property location {1 230 -50} [get_bd_cells ip_sobel_0]
set_property location {1 230 -40} [get_bd_cells ip_sobel_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
