Release 12.2 - xst M.63c (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : Automotive 9500XL

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Eslam/final_project_Stop_watch/BCD_to_Binary.vhd" in Library work.
Architecture behavioral of Entity bcd_binary is up to date.
Compiling vhdl file "C:/Users/Eslam/final_project_Stop_watch/Counter_Binary.vhd" in Library work.
Architecture behavioral of Entity my_counter is up to date.
Compiling vhdl file "C:/Users/Eslam/final_project_Stop_watch/Binary_To_BCD.vhd" in Library work.
Architecture behavioral of Entity binary_to_bcd is up to date.
Compiling vhdl file "C:/Users/Eslam/final_project_Stop_watch/Seven_segment.vhd" in Library work.
Architecture behavioral of Entity seven is up to date.
Compiling vhdl file "C:/Users/Eslam/final_project_Stop_watch/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_binary> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <my_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binary_to_bcd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <bcd_binary> in library <work> (Architecture <behavioral>).
Entity <bcd_binary> analyzed. Unit <bcd_binary> generated.

Analyzing Entity <my_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Eslam/final_project_Stop_watch/Counter_Binary.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sec>, <min>, <sect>
Entity <my_counter> analyzed. Unit <my_counter> generated.

Analyzing Entity <binary_to_bcd> in library <work> (Architecture <behavioral>).
Entity <binary_to_bcd> analyzed. Unit <binary_to_bcd> generated.

Analyzing Entity <seven> in library <work> (Architecture <behavioral>).
Entity <seven> analyzed. Unit <seven> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bcd_binary>.
    Related source file is "C:/Users/Eslam/final_project_Stop_watch/BCD_to_Binary.vhd".
    Found 128x6-bit ROM for signal <binary$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_binary> synthesized.


Synthesizing Unit <my_counter>.
    Related source file is "C:/Users/Eslam/final_project_Stop_watch/Counter_Binary.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <mint>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit register for signal <Minout>.
    Found 6-bit register for signal <secout>.
    Found 6-bit subtractor for signal <mint$addsub0000> created at line 44.
    Found 6-bit down counter for signal <sect>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <my_counter> synthesized.


Synthesizing Unit <binary_to_bcd>.
    Related source file is "C:/Users/Eslam/final_project_Stop_watch/Binary_To_BCD.vhd".
    Found 64x8-bit ROM for signal <BCD>.
    Summary:
	inferred   1 ROM(s).
Unit <binary_to_bcd> synthesized.


Synthesizing Unit <seven>.
    Related source file is "C:/Users/Eslam/final_project_Stop_watch/Seven_segment.vhd".
    Found 16x7-bit ROM for signal <seven_segment>.
    Summary:
	inferred   1 ROM(s).
Unit <seven> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/Eslam/final_project_Stop_watch/TOP.vhd".
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 128x6-bit ROM                                         : 2
 16x7-bit ROM                                          : 4
 64x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 2
 6-bit register                                        : 2
# Latches                                              : 1
 6-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 128x6-bit ROM                                         : 2
 16x7-bit ROM                                          : 4
 64x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Latches                                              : 1
 6-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <bcd_binary> ...

Optimizing unit <binary_to_bcd> ...

Optimizing unit <seven> ...

Optimizing unit <my_counter> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : Automotive 9500XL
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 1145
#      AND2                        : 312
#      AND3                        : 39
#      AND4                        : 4
#      AND6                        : 3
#      GND                         : 1
#      INV                         : 474
#      OR2                         : 294
#      OR3                         : 8
#      XOR2                        : 10
# FlipFlops/Latches                : 24
#      FDCE                        : 12
#      FDCP                        : 6
#      LDCP                        : 6
# IO Buffers                       : 47
#      IBUF                        : 18
#      OBUF                        : 29
=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.89 secs
 
--> 

Total memory usage is 245996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

