--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/readout/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr
glib_top.pcf -ucf mpa.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_clk160from1252ipb_clk_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_clk3202sysclk_path" TIG; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: system/user_clk125_2_bufg_o
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: system/user_clk125_2_bufg_o
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: system/clk125_2_mgt
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.207ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X55Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.420 - 1.509)
  Source Clock:         system/user_clk125_2_bufg_o rising at 4.000ns
  Destination Clock:    system/user_clk125_2_bufg_o rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.D       Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X55Y50.A1      net (fanout=2)        0.748   system/rst/clkdiv/rst_b
    SLICE_X55Y50.A       Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X55Y65.SR      net (fanout=7)        1.398   system/rst/clkdiv/rst_b_inv
    SLICE_X55Y65.CLK     Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.937ns logic, 2.146ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X55Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (1.418 - 1.509)
  Source Clock:         system/user_clk125_2_bufg_o rising at 4.000ns
  Destination Clock:    system/user_clk125_2_bufg_o rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.D       Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X55Y50.A1      net (fanout=2)        0.748   system/rst/clkdiv/rst_b
    SLICE_X55Y50.A       Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X55Y64.SR      net (fanout=7)        1.279   system/rst/clkdiv/rst_b_inv
    SLICE_X55Y64.CLK     Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.937ns logic, 2.027ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_21 (SLICE_X55Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (1.418 - 1.509)
  Source Clock:         system/user_clk125_2_bufg_o rising at 4.000ns
  Destination Clock:    system/user_clk125_2_bufg_o rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.D       Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X55Y50.A1      net (fanout=2)        0.748   system/rst/clkdiv/rst_b
    SLICE_X55Y50.A       Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X55Y64.SR      net (fanout=7)        1.279   system/rst/clkdiv/rst_b_inv
    SLICE_X55Y64.CLK     Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.937ns logic, 2.027ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X50Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.473 - 0.439)
  Source Clock:         system/user_clk125_2_bufg_o rising at 12.000ns
  Destination Clock:    system/user_clk125_2_bufg_o rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.AQ      Tcko                  0.098   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X50Y50.AX      net (fanout=2)        0.105   system/rst/d25
    SLICE_X50Y50.CLK     Tckdi       (-Th)     0.076   system/rst/d25_d
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y103.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X89Y114.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X89Y114.A6     net (fanout=2)        0.092   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X89Y114.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.043ns logic, 0.092ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: system/user_clk125_2_bufg_o
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: system/user_clk125_2_bufg_o
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: system/clk125_2_mgt
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58054 paths analyzed, 14683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.167ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11 (SLICE_X60Y139.AX), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.153ns (0.811 - 0.964)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.DQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X63Y140.D2     net (fanout=640)      4.047   system/rst_macclk<2>
    SLICE_X63Y140.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT231
    SLICE_X63Y140.C2     net (fanout=3)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT23
    SLICE_X63Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32_SW0
    SLICE_X60Y140.C2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/N64
    SLICE_X60Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32
    SLICE_X60Y140.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT31
    SLICE_X60Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT33
    SLICE_X60Y139.AX     net (fanout=1)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT<11>
    SLICE_X60Y139.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (0.747ns logic, 6.232ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_transactor/resend_buf_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.132ns (0.592 - 0.724)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_transactor/resend_buf_0 to system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/resend_buf<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_transactor/resend_buf_0
    SLICE_X67Y134.A1     net (fanout=20)       0.904   system/phy_en.phy_ipb_ctrl/udp_if/resend_buf<0>
    SLICE_X67Y134.BMUX   Topab                 0.395   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/resend_buf[3]_clean[15]_Mux_5_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_3_f7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_2_f8
    SLICE_X63Y140.D4     net (fanout=12)       1.052   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/resend_buf[3]_clean[15]_Mux_5_o
    SLICE_X63Y140.DMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT231
    SLICE_X63Y140.C2     net (fanout=3)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT23
    SLICE_X63Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32_SW0
    SLICE_X60Y140.C2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/N64
    SLICE_X60Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32
    SLICE_X60Y140.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT31
    SLICE_X60Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT33
    SLICE_X60Y139.AX     net (fanout=1)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT<11>
    SLICE_X60Y139.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.181ns logic, 4.141ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/clean_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.592 - 0.695)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/clean_9 to system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/clean_block.clean_i<14>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/clean_9
    SLICE_X67Y134.B2     net (fanout=2)        0.978   system/phy_en.phy_ipb_ctrl/udp_if/clean_buf<9>
    SLICE_X67Y134.BMUX   Topbb                 0.389   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/resend_buf[3]_clean[15]_Mux_5_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_5
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_3_f7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_resend_buf[3]_clean[15]_Mux_5_o_2_f8
    SLICE_X63Y140.D4     net (fanout=12)       1.052   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/resend_buf[3]_clean[15]_Mux_5_o
    SLICE_X63Y140.DMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT231
    SLICE_X63Y140.C2     net (fanout=3)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT23
    SLICE_X63Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/busy_block.busy_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32_SW0
    SLICE_X60Y140.C2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/N64
    SLICE_X60Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT32
    SLICE_X60Y140.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT31
    SLICE_X60Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/Mmux_send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT33
    SLICE_X60Y139.AX     net (fanout=1)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i[15]_GND_202_o_mux_27_OUT<11>
    SLICE_X60Y139.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.131ns logic, 4.215ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12 (SLICE_X86Y155.AX), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.713 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y121.CMUX   Tshcko                0.467   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y119.A6     net (fanout=391)      1.164   system/mac_rx_valid<2>
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X83Y150.A1     net (fanout=11)       1.157   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X83Y150.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X89Y158.D4     net (fanout=11)       1.127   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X89Y158.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT8
    SLICE_X86Y155.AX     net (fanout=1)        0.531   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<12>
    SLICE_X86Y155.CLK    Tdick                -0.004   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (0.735ns logic, 6.157ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.713 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y121.CMUX   Tshcko                0.467   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y119.A6     net (fanout=391)      1.164   system/mac_rx_valid<2>
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X88Y156.C5     net (fanout=11)       1.311   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X88Y156.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1041
    SLICE_X89Y158.D1     net (fanout=8)        0.743   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT104
    SLICE_X89Y158.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT8
    SLICE_X86Y155.AX     net (fanout=1)        0.531   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<12>
    SLICE_X86Y155.CLK    Tdick                -0.004   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (0.735ns logic, 5.927ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.932 - 0.929)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y116.DMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y119.A3     net (fanout=1)        0.734   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X83Y150.A1     net (fanout=11)       1.157   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X83Y150.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X89Y158.D4     net (fanout=11)       1.127   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X89Y158.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT8
    SLICE_X86Y155.AX     net (fanout=1)        0.531   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<12>
    SLICE_X86Y155.CLK    Tdick                -0.004   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<15>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load_12
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (0.733ns logic, 5.727ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10 (SLICE_X89Y158.BX), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.717 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y121.CMUX   Tshcko                0.467   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y119.A6     net (fanout=391)      1.164   system/mac_rx_valid<2>
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X83Y150.A1     net (fanout=11)       1.157   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X83Y150.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X88Y156.D1     net (fanout=11)       1.215   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X88Y156.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT4
    SLICE_X89Y158.BX     net (fanout=1)        0.358   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<10>
    SLICE_X89Y158.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (0.773ns logic, 6.072ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.936 - 0.929)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y116.DMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/send_pending<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y119.A3     net (fanout=1)        0.734   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X83Y150.A1     net (fanout=11)       1.157   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X83Y150.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X88Y156.D1     net (fanout=11)       1.215   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X88Y156.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT4
    SLICE_X89Y158.BX     net (fanout=1)        0.358   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<10>
    SLICE_X89Y158.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (0.771ns logic, 5.642ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.717 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y121.CMUX   Tshcko                0.467   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y119.A6     net (fanout=391)      1.164   system/mac_rx_valid<2>
    SLICE_X70Y119.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X88Y141.C5     net (fanout=715)      2.178   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X88Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/set_addr
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X88Y156.C5     net (fanout=11)       1.311   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X88Y156.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1041
    SLICE_X88Y156.D3     net (fanout=8)        0.358   system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT104
    SLICE_X88Y156.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/buf_to_load<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT4
    SLICE_X89Y158.BX     net (fanout=1)        0.358   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<10>
    SLICE_X89Y158.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_10
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (0.773ns logic, 5.369ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X5Y30.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.475 - 0.320)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y155.DQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7
    RAMB36_X5Y30.DIADI3     net (fanout=5)        0.278   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
    RAMB36_X5Y30.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.100ns logic, 0.278ns route)
                                                          (-56.2% logic, 156.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.441ns (1.155 - 0.714)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y101.BMUX   Tshcko                0.338   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5
    GTXE1_X0Y10.TXDATA5  net (fanout=1)        0.992   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<5>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (-0.527ns logic, 0.992ns route)
                                                       (-113.3% logic, 213.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.CLIENTEMACTXDVLD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.781 - 0.727)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X103Y112.CQ                  Tcko                  0.270   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y1.CLIENTEMACTXDVLD        net (fanout=4)        0.790   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y1.CLIENTEMACTXCLIENTCLKIN Tmacckd_VALID(-Th)     0.978   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.082ns (-0.708ns logic, 0.790ns route)
                                                                     (-863.4% logic, 963.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58055 paths analyzed, 14691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.954ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (SLICE_X95Y86.A2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 4)
  Clock Path Skew:      -0.237ns (0.897 - 1.134)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    SLICE_X83Y99.A4      net (fanout=1)        2.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
    SLICE_X95Y86.A2      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.045   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>_rt
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.682ns (2.322ns logic, 4.360ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.726 - 0.816)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y21.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X83Y99.B5      net (fanout=1)        1.428   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<28>
    SLICE_X83Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X83Y99.A6      net (fanout=3)        0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
    SLICE_X95Y86.A2      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.045   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>_rt
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (2.390ns logic, 3.833ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (0.726 - 0.808)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X83Y99.B1      net (fanout=1)        1.399   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X83Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X83Y99.A6      net (fanout=3)        0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
    SLICE_X95Y86.A2      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.045   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<4>_rt
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (2.390ns logic, 3.804ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4 (SLICE_X95Y86.B1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.237ns (0.897 - 1.134)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO4  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    SLICE_X83Y99.A4      net (fanout=1)        2.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (2.279ns logic, 3.895ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.726 - 0.816)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y21.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X83Y99.B5      net (fanout=1)        1.428   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<28>
    SLICE_X83Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X83Y99.A6      net (fanout=3)        0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    -------------------------------------------------  ---------------------------
    Total                                      5.715ns (2.347ns logic, 3.368ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.726 - 0.808)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X83Y99.B1      net (fanout=1)        1.399   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X83Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X83Y99.A6      net (fanout=3)        0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X83Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT51
    SLICE_X95Y86.C4      net (fanout=1)        1.246   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT5
    SLICE_X95Y86.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT52
    SLICE_X95Y86.B1      net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<4>
    SLICE_X95Y86.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/mac_tx_data_sig_4
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (2.347ns logic, 3.339ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (SLICE_X95Y86.BX), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.237ns (0.897 - 1.134)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO5  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    SLICE_X82Y99.A4      net (fanout=1)        1.734   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dob<5>
    SLICE_X82Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT61
    SLICE_X94Y86.B1      net (fanout=1)        1.438   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT6
    SLICE_X94Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT62
    SLICE_X94Y86.A6      net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<5>
    SLICE_X94Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT61
    SLICE_X95Y86.BX      net (fanout=1)        0.372   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<5>
    SLICE_X95Y86.CLK     Tdick                 0.012   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (2.289ns logic, 3.669ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.726 - 0.816)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y21.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X82Y99.B4      net (fanout=1)        1.639   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X82Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X82Y99.A6      net (fanout=3)        0.129   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X82Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT61
    SLICE_X94Y86.B1      net (fanout=1)        1.438   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT6
    SLICE_X94Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT62
    SLICE_X94Y86.A6      net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<5>
    SLICE_X94Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT61
    SLICE_X95Y86.BX      net (fanout=1)        0.372   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<5>
    SLICE_X95Y86.CLK     Tdick                 0.012   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (2.357ns logic, 3.703ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.726 - 0.852)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X82Y99.B5      net (fanout=1)        1.207   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X82Y99.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X82Y99.A6      net (fanout=3)        0.129   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X82Y99.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT61
    SLICE_X94Y86.B1      net (fanout=1)        1.438   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT6
    SLICE_X94Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT62
    SLICE_X94Y86.A6      net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data[7]_GND_210_o_mux_76_OUT<5>
    SLICE_X94Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT61
    SLICE_X95Y86.BX      net (fanout=1)        0.372   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_GND_210_o_mux_78_OUT<5>
    SLICE_X95Y86.CLK     Tdick                 0.012   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (2.357ns logic, 3.271ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y14.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.475 - 0.312)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y72.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7
    RAMB36_X5Y14.DIADI7     net (fanout=1)        0.299   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
    RAMB36_X5Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.199ns (-0.100ns logic, 0.299ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.429ns (1.151 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_5 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y91.BMUX    Tshcko                0.338   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_5
    GTXE1_X0Y9.TXDATA5   net (fanout=1)        0.992   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<5>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (-0.527ns logic, 0.992ns route)
                                                       (-113.3% logic, 213.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X3Y13.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.428 - 0.268)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y58.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6
    RAMB36_X3Y13.DIADI2     net (fanout=5)        0.296   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<6>
    RAMB36_X3Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    ----------------------------------------------------  ---------------------------
    Total                                         0.213ns (-0.083ns logic, 0.296ns route)
                                                          (-39.0% logic, 139.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.494 - 1.497)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X35Y54.D1      net (fanout=23)       1.291   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X35Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.193   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.723ns logic, 2.484ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.494 - 1.497)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X35Y54.D4      net (fanout=22)       1.096   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X35Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.193   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.808ns logic, 2.289ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_3 (SLICE_X46Y61.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.930 - 0.991)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X44Y64.A2      net (fanout=3)        0.725   system/cdce_synch/cdce_control.timer_14
    SLICE_X44Y64.A       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X45Y64.C1      net (fanout=1)        0.465   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X45Y64.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X46Y61.D1      net (fanout=21)       0.881   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X46Y61.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT141
                                                       system/cdce_synch/cdce_control.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.543ns logic, 2.071ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_4 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.081 - 0.101)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_4 to system/cdce_synch/cdce_control.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_4
    SLICE_X45Y61.B2      net (fanout=3)        0.602   system/cdce_synch/cdce_control.timer_4
    SLICE_X45Y61.B       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>1
    SLICE_X45Y64.C4      net (fanout=1)        0.515   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>
    SLICE_X45Y64.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X46Y61.D1      net (fanout=21)       0.881   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X46Y61.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT141
                                                       system/cdce_synch/cdce_control.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.543ns logic, 1.998ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.930 - 0.991)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X44Y64.A1      net (fanout=3)        0.589   system/cdce_synch/cdce_control.timer_12
    SLICE_X44Y64.A       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X45Y64.C1      net (fanout=1)        0.465   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X45Y64.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X46Y61.D1      net (fanout=21)       0.881   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X46Y61.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT141
                                                       system/cdce_synch/cdce_control.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.543ns logic, 1.935ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_16 (SLICE_X44Y65.B2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_1 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.935 - 0.987)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_1 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_1
    SLICE_X47Y61.B2      net (fanout=3)        0.613   system/cdce_synch/cdce_control.timer_1
    SLICE_X47Y61.COUT    Topcyb                0.404   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_lut<1>_INV_0
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.AMUX    Tcina                 0.213   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X44Y65.B2      net (fanout=1)        0.736   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<16>
    SLICE_X44Y65.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_18
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.258ns logic, 1.349ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_5 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.935 - 0.989)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_5 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_5
    SLICE_X47Y62.B2      net (fanout=3)        0.613   system/cdce_synch/cdce_control.timer_5
    SLICE_X47Y62.COUT    Topcyb                0.404   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_lut<5>_INV_0
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.AMUX    Tcina                 0.213   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X44Y65.B2      net (fanout=1)        0.736   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<16>
    SLICE_X44Y65.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_18
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.180ns logic, 1.349ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.935 - 0.987)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.CQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X47Y61.C1      net (fanout=3)        0.588   system/cdce_synch/cdce_control.timer_2
    SLICE_X47Y61.COUT    Topcyc                0.338   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_lut<2>_INV_0
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.078   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_cy<15>
    SLICE_X47Y65.AMUX    Tcina                 0.213   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<19>
                                                       system/cdce_synch/Msub_GND_443_o_GND_443_o_sub_6_OUT<19:0>_xor<19>
    SLICE_X44Y65.B2      net (fanout=1)        0.736   system/cdce_synch/GND_443_o_GND_443_o_sub_6_OUT<16>
    SLICE_X44Y65.CLK     Tas                   0.070   system/cdce_synch/cdce_control.timer_18
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (1.192ns logic, 1.324ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd2 (SLICE_X44Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X44Y61.A5      net (fanout=23)       0.093   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X44Y61.CLK     Tah         (-Th)     0.082   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.016ns logic, 0.093ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X45Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X45Y64.A5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_12
    SLICE_X45Y64.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_19 (SLICE_X45Y65.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_19 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_19 to system/cdce_synch/cdce_control.timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_19
    SLICE_X45Y65.A5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_19
    SLICE_X45Y65.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT111
                                                       system/cdce_synch/cdce_control.timer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2183 paths analyzed, 829 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.808ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/beam_trig (SLICE_X37Y178.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Requirement:          18.868ns
  Data Path Delay:      1.628ns (Levels of Logic = 1)
  Clock Path Skew:      -2.741ns (0.277 - 3.018)
  Source Clock:         usr/beam_clk rising at 0.000ns
  Destination Clock:    usr/beam_clk falling at 18.868ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger to usr/i_MPA_wrapper/i_MPA_top/beam_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y187.AQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/beam_trigp
                                                       usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger
    SLICE_X37Y178.A1     net (fanout=2)        1.216   usr/i_MPA_wrapper/i_MPA_top/beam_trigp
    SLICE_X37Y178.CLK    Tas                   0.075   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trigp_en_beam_trig_AND_1064_o1
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.412ns logic, 1.216ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/ec_trig_cntr (SLICE_X36Y178.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/ec_trig_cntr (FF)
  Requirement:          18.868ns
  Data Path Delay:      1.250ns (Levels of Logic = 0)
  Clock Path Skew:      -2.741ns (0.277 - 3.018)
  Source Clock:         usr/beam_clk rising at 0.000ns
  Destination Clock:    usr/beam_clk falling at 18.868ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger to usr/i_MPA_wrapper/i_MPA_top/ec_trig_cntr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y187.AQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/beam_trigp
                                                       usr/i_MPA_wrapper/i_MPA_top/i_External_Trigger_Handler/ext_trigger
    SLICE_X36Y178.DX     net (fanout=2)        0.892   usr/i_MPA_wrapper/i_MPA_top/beam_trigp
    SLICE_X36Y178.CLK    Tdick                 0.021   usr/i_MPA_wrapper/i_MPA_top/ec_trig_cntr
                                                       usr/i_MPA_wrapper/i_MPA_top/ec_trig_cntr
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.358ns logic, 0.892ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y36.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_20 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          18.868ns
  Data Path Delay:      1.855ns (Levels of Logic = 0)
  Clock Path Skew:      -1.353ns (0.686 - 2.039)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_20 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y183.AQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_20
    RAMB36_X2Y36.DIBDI0     net (fanout=3)        0.814   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<20>
    RAMB36_X2Y36.CLKBWRCLKL Trdck_DIB             0.707   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.855ns (1.041ns logic, 0.814ns route)
                                                          (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/wait_trig (SLICE_X37Y176.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/wait_trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.169 - 0.093)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/wait_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y178.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X37Y176.D6     net (fanout=22)       0.099   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X37Y176.CLK    Tah         (-Th)     0.051   usr/i_MPA_wrapper/i_MPA_top/wait_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/wait_trig_rstpot
                                                       usr/i_MPA_wrapper/i_MPA_top/wait_trig
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.042ns logic, 0.099ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/halt_time_8 (SLICE_X30Y170.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/halt_time_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.236ns (0.382 - 0.146)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/halt_time_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y168.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X30Y170.CE     net (fanout=11)       0.245   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X30Y170.CLK    Tckce       (-Th)    -0.005   usr/i_MPA_wrapper/i_MPA_top/halt_time<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/halt_time_8
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.098ns logic, 0.245ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/halt_time_9 (SLICE_X30Y170.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/halt_time_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.236ns (0.382 - 0.146)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/halt_time_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y168.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X30Y170.CE     net (fanout=11)       0.245   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X30Y170.CLK    Tckce       (-Th)    -0.005   usr/i_MPA_wrapper/i_MPA_top/halt_time<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/halt_time_9
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.098ns logic, 0.245ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y37.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X2Y37.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_beam_clk2clk320_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (SLICE_X14Y167.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.810ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (FF)
  Data Path Delay:      2.634ns (Levels of Logic = 0)
  Clock Path Skew:      -2.012ns (-1.371 - 0.641)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.103ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y178.AQ     Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X14Y167.AX     net (fanout=22)       2.304   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X14Y167.CLK    Tdick                -0.004   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.330ns logic, 2.304ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (SLICE_X16Y173.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.792ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (FF)
  Data Path Delay:      1.837ns (Levels of Logic = 0)
  Clock Path Skew:      -2.791ns (-1.380 - 1.411)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.103ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y168.AQ     Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X16Y173.AX     net (fanout=11)       1.488   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X16Y173.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.349ns logic, 1.488ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_beam_clk2clk320_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (SLICE_X16Y173.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.053ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (FF)
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      -1.549ns (-0.887 - 0.662)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.103ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y168.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X16Y173.AX     net (fanout=11)       0.664   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X16Y173.CLK    Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.004ns logic, 0.664ns route)
                                                       (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (SLICE_X14Y167.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.040ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (FF)
  Data Path Delay:      1.047ns (Levels of Logic = 0)
  Clock Path Skew:      -1.157ns (-0.879 - 0.278)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.103ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y178.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X14Y167.AX     net (fanout=22)       1.067   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X14Y167.CLK    Tckdi       (-Th)     0.113   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (-0.020ns logic, 1.067ns route)
                                                       (-1.9% logic, 101.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_beam_clk2ipb_clk_path" TIG;

 316 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X4Y26.DIADI3), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.322ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      12.080ns (Levels of Logic = 7)
  Clock Path Skew:      7.123ns (9.410 - 2.287)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y173.A         Tshcko                1.343   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1
    SLICE_X37Y173.B5        net (fanout=1)        0.575   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<19>
    SLICE_X37Y173.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X37Y173.A2        net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        12.080ns (2.526ns logic, 9.554ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.163ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      12.055ns (Levels of Logic = 8)
  Clock Path Skew:      7.257ns (9.410 - 2.153)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y175.DQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/trig_cntr<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19
    SLICE_X37Y172.A1        net (fanout=3)        0.990   usr/i_MPA_wrapper/i_MPA_top/trig_cntr<19>
    SLICE_X37Y172.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata2614
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X37Y173.B4        net (fanout=1)        0.501   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata24
    SLICE_X37Y173.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X37Y173.A2        net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        12.055ns (1.585ns logic, 10.470ns route)
                                                          (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.712ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      11.304ns (Levels of Logic = 7)
  Clock Path Skew:      6.957ns (9.410 - 2.453)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y175.DQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_19
    SLICE_X37Y173.B6        net (fanout=1)        0.808   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
    SLICE_X37Y173.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X37Y173.A2        net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        11.304ns (1.517ns logic, 9.787ns route)
                                                          (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y26.DIADI2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.074ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      12.112ns (Levels of Logic = 7)
  Clock Path Skew:      7.403ns (9.431 - 2.028)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y175.AMUX      Tshcko                1.478   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA
    SLICE_X31Y181.C3        net (fanout=1)        1.143   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<30>
    SLICE_X31Y181.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X31Y181.D5        net (fanout=1)        0.448   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata40
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        12.112ns (2.661ns logic, 9.451ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.553ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_30 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      10.445ns (Levels of Logic = 7)
  Clock Path Skew:      6.257ns (9.431 - 3.174)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_30 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y181.CQ        Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_30
    SLICE_X31Y181.C1        net (fanout=1)        0.580   usr/i_MPA_wrapper/i_MPA_top/halt_time<30>
    SLICE_X31Y181.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X31Y181.D5        net (fanout=1)        0.448   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata40
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        10.445ns (1.557ns logic, 8.888ns route)
                                                          (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y26.DIADI1), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.703ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC_D1 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      11.280ns (Levels of Logic = 7)
  Clock Path Skew:      6.942ns (9.431 - 2.489)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC_D1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y175.C         Tshcko                1.355   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<29>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC_D1
    SLICE_X31Y181.A1        net (fanout=1)        0.936   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<29>
    SLICE_X31Y181.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata361
    SLICE_X31Y181.B4        net (fanout=1)        0.660   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata36
    SLICE_X31Y181.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata362
    SLICE_X28Y135.C1        net (fanout=1)        2.435   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata361
    SLICE_X28Y135.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<29>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata363
    SLICE_X34Y109.C5        net (fanout=1)        1.413   user_ipb_miso[0]_ipb_rdata<29>
    SLICE_X34Y109.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<29>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>221
    SLICE_X34Y109.B3        net (fanout=1)        0.471   system/ipb_from_slaves[5]_ipb_rdata<29>
    SLICE_X34Y109.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<29>
                                                          system/ipb_fabric/mux_rdata<0><29>
    SLICE_X43Y131.B6        net (fanout=3)        1.570   system/ipb_from_fabric_ipb_rdata<29>
    SLICE_X43Y131.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101111
    SLICE_X43Y131.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
    SLICE_X43Y131.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<29>
    RAMB36_X3Y26.DIADI1     net (fanout=1)        1.147   system/phy_en.phy_ipb_ctrl/trans_out_wdata<29>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        11.280ns (2.538ns logic, 8.742ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.936ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_29 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      9.828ns (Levels of Logic = 7)
  Clock Path Skew:      6.257ns (9.431 - 3.174)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_29 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y181.BQ        Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_29
    SLICE_X31Y181.A2        net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/halt_time<29>
    SLICE_X31Y181.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata361
    SLICE_X31Y181.B4        net (fanout=1)        0.660   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata36
    SLICE_X31Y181.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata362
    SLICE_X28Y135.C1        net (fanout=1)        2.435   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata361
    SLICE_X28Y135.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<29>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata363
    SLICE_X34Y109.C5        net (fanout=1)        1.413   user_ipb_miso[0]_ipb_rdata<29>
    SLICE_X34Y109.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<29>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>221
    SLICE_X34Y109.B3        net (fanout=1)        0.471   system/ipb_from_slaves[5]_ipb_rdata<29>
    SLICE_X34Y109.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<29>
                                                          system/ipb_fabric/mux_rdata<0><29>
    SLICE_X43Y131.B6        net (fanout=3)        1.570   system/ipb_from_fabric_ipb_rdata<29>
    SLICE_X43Y131.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101111
    SLICE_X43Y131.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
    SLICE_X43Y131.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<29>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<29>
    RAMB36_X3Y26.DIADI1     net (fanout=1)        1.147   system/phy_en.phy_ipb_ctrl/trans_out_wdata<29>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         9.828ns (1.557ns logic, 8.271ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_beam_clk2ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/MPA_busy (SLICE_X34Y156.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.800ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/MPA_busy (FF)
  Data Path Delay:      1.637ns (Levels of Logic = 0)
  Clock Path Skew:      8.072ns (9.698 - 1.626)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/MPA_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y178.AQ     Tcko                  0.268   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X34Y156.SR     net (fanout=22)       1.181   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X34Y156.CLK    Tremck      (-Th)    -0.188   usr/i_MPA_wrapper/i_MPA_top/MPA_busy
                                                       usr/i_MPA_wrapper/i_MPA_top/MPA_busy
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.456ns logic, 1.181ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMC_D1 (SLICE_X32Y161.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -7.083ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_countA_Di_11 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMC_D1 (RAM)
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      7.636ns (9.815 - 2.179)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_countA_Di_11 to usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y175.DQ     Tcko                  0.301   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Di_11
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_Di_11
    SLICE_X32Y161.CX     net (fanout=1)        0.778   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Di_11
    SLICE_X32Y161.CLK    Tdh         (-Th)     0.161   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.140ns logic, 0.778ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/restart (SLICE_X35Y158.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.907ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_start (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/restart (FF)
  Data Path Delay:      0.902ns (Levels of Logic = 2)
  Clock Path Skew:      7.444ns (9.699 - 2.255)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_start to usr/i_MPA_wrapper/i_MPA_top/restart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y168.AMUX   Tshcko                0.338   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_start
    SLICE_X35Y158.B6     net (fanout=82)       0.526   usr/i_MPA_wrapper/i_MPA_top/beam_start
    SLICE_X35Y158.B      Tilo                  0.055   usr/i_MPA_wrapper/i_MPA_top/restart
                                                       usr/i_MPA_wrapper/i_MPA_top/_n0562_inv1
    SLICE_X35Y158.A6     net (fanout=1)        0.091   usr/i_MPA_wrapper/i_MPA_top/_n0562_inv
    SLICE_X35Y158.CLK    Tah         (-Th)     0.108   usr/i_MPA_wrapper/i_MPA_top/restart
                                                       usr/i_MPA_wrapper/i_MPA_top/restart_glue_set
                                                       usr/i_MPA_wrapper/i_MPA_top/restart
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.285ns logic, 0.617ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk160from1252ipb_clk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk4002ipb_clk_path" TIG;

 288 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y19.DIADI2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.158ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.628ns (Levels of Logic = 9)
  Clock Path Skew:      -0.103ns (3.030 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y118.BQ         Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2
    SLICE_X4Y94.A1          net (fanout=6)        1.636   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<2>
    SLICE_X4Y94.A           Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata8
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D3         net (fanout=1)        1.035   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C2         net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X30Y120.B1        net (fanout=1)        1.366   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X30Y120.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X30Y120.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X30Y120.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X43Y95.B5         net (fanout=3)        1.777   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X43Y95.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X43Y95.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X43Y95.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X5Y19.DIADI2     net (fanout=1)        1.972   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.628ns (1.700ns logic, 9.928ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.133ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      10.604ns (Levels of Logic = 9)
  Clock Path Skew:      -0.102ns (3.030 - 3.132)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y85.BQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2
    SLICE_X4Y94.A6          net (fanout=6)        0.656   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<2>
    SLICE_X4Y94.A           Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata8
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D3         net (fanout=1)        1.035   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C2         net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X30Y120.B1        net (fanout=1)        1.366   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X30Y120.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X30Y120.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X30Y120.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X43Y95.B5         net (fanout=3)        1.777   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X43Y95.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X43Y95.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X43Y95.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X5Y19.DIADI2     net (fanout=1)        1.972   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        10.604ns (1.656ns logic, 8.948ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.089ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      10.572ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (3.030 - 3.120)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y96.BQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_2
    SLICE_X4Y94.A2          net (fanout=6)        0.624   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<2>
    SLICE_X4Y94.A           Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata8
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D3         net (fanout=1)        1.035   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C2         net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X30Y120.B1        net (fanout=1)        1.366   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X30Y120.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X30Y120.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X30Y120.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X43Y95.B5         net (fanout=3)        1.777   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X43Y95.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101121
    SLICE_X43Y95.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<2>
    SLICE_X43Y95.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X5Y19.DIADI2     net (fanout=1)        1.972   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        10.572ns (1.656ns logic, 8.916ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y19.DIADI3), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.678ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.150ns (Levels of Logic = 9)
  Clock Path Skew:      -0.101ns (3.030 - 3.131)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y87.CQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_3
    SLICE_X4Y105.A2         net (fanout=6)        1.360   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<3>
    SLICE_X4Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.D1         net (fanout=1)        0.694   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.DMUX       Tilo                  0.192   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B4         net (fanout=1)        0.633   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X11Y125.B1        net (fanout=1)        1.495   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X11Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X11Y125.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X11Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y122.B3        net (fanout=1)        1.216   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y122.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y122.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X60Y98.B5         net (fanout=3)        2.144   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X60Y98.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101151
    SLICE_X60Y98.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
    SLICE_X60Y98.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.470   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.150ns (1.780ns logic, 9.370ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.508ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      10.980ns (Levels of Logic = 9)
  Clock Path Skew:      -0.101ns (3.030 - 3.131)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y86.CQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3
    SLICE_X5Y105.C3         net (fanout=6)        1.497   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<3>
    SLICE_X5Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata10
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.D4         net (fanout=1)        0.393   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata10
    SLICE_X7Y105.DMUX       Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B4         net (fanout=1)        0.633   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X11Y125.B1        net (fanout=1)        1.495   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X11Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X11Y125.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X11Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y122.B3        net (fanout=1)        1.216   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y122.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y122.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X60Y98.B5         net (fanout=3)        2.144   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X60Y98.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101151
    SLICE_X60Y98.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
    SLICE_X60Y98.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.470   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        10.980ns (1.774ns logic, 9.206ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.505ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      10.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.103ns (3.030 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y122.CQ         Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3
    SLICE_X4Y105.A3         net (fanout=6)        1.185   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<3>
    SLICE_X4Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.D1         net (fanout=1)        0.694   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.DMUX       Tilo                  0.192   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B4         net (fanout=1)        0.633   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X11Y125.B1        net (fanout=1)        1.495   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X11Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X11Y125.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X11Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y122.B3        net (fanout=1)        1.216   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y122.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y122.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<6>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X60Y98.B5         net (fanout=3)        2.144   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X60Y98.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101151
    SLICE_X60Y98.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
    SLICE_X60Y98.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.470   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        10.975ns (1.780ns logic, 9.195ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y20.DIADI2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.650ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      11.125ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (3.033 - 3.131)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y86.AMUX        Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<9>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_10
    SLICE_X5Y102.D2         net (fanout=4)        1.328   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<10>
    SLICE_X5Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.D6         net (fanout=1)        0.355   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
    SLICE_X7Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X7Y102.C5         net (fanout=1)        0.306   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata23
    SLICE_X11Y127.D4        net (fanout=1)        1.435   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X11Y127.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata25
    SLICE_X11Y127.C2        net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
    SLICE_X11Y127.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata54_SW0
    SLICE_X35Y127.D4        net (fanout=1)        1.206   usr/i_MPA_wrapper/i_MPA_top/N34
    SLICE_X35Y127.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata55
    SLICE_X35Y127.C2        net (fanout=1)        0.463   user_ipb_miso[0]_ipb_rdata<10>
    SLICE_X35Y127.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X56Y104.B5        net (fanout=3)        1.796   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X56Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1101
    SLICE_X56Y104.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
    SLICE_X56Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<10>
    RAMB36_X5Y20.DIADI2     net (fanout=1)        1.908   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        11.125ns (1.741ns logic, 9.384ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.581ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      11.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (3.033 - 3.131)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y86.BMUX        Tshcko                0.468   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<7>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_10
    SLICE_X5Y102.D3         net (fanout=4)        1.213   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<10>
    SLICE_X5Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.D6         net (fanout=1)        0.355   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
    SLICE_X7Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X7Y102.C5         net (fanout=1)        0.306   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata23
    SLICE_X11Y127.D4        net (fanout=1)        1.435   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X11Y127.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata25
    SLICE_X11Y127.C2        net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
    SLICE_X11Y127.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata54_SW0
    SLICE_X35Y127.D4        net (fanout=1)        1.206   usr/i_MPA_wrapper/i_MPA_top/N34
    SLICE_X35Y127.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata55
    SLICE_X35Y127.C2        net (fanout=1)        0.463   user_ipb_miso[0]_ipb_rdata<10>
    SLICE_X35Y127.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X56Y104.B5        net (fanout=3)        1.796   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X56Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1101
    SLICE_X56Y104.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
    SLICE_X56Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<10>
    RAMB36_X5Y20.DIADI2     net (fanout=1)        1.908   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        11.056ns (1.787ns logic, 9.269ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.434ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      10.907ns (Levels of Logic = 9)
  Clock Path Skew:      -0.100ns (3.033 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y117.AMUX       Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<7>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_10
    SLICE_X5Y102.D4         net (fanout=4)        1.110   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<10>
    SLICE_X5Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.D6         net (fanout=1)        0.355   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata2
    SLICE_X7Y102.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X7Y102.C5         net (fanout=1)        0.306   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
    SLICE_X7Y102.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata23
    SLICE_X11Y127.D4        net (fanout=1)        1.435   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata22
    SLICE_X11Y127.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata25
    SLICE_X11Y127.C2        net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
    SLICE_X11Y127.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata54_SW0
    SLICE_X35Y127.D4        net (fanout=1)        1.206   usr/i_MPA_wrapper/i_MPA_top/N34
    SLICE_X35Y127.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata55
    SLICE_X35Y127.C2        net (fanout=1)        0.463   user_ipb_miso[0]_ipb_rdata<10>
    SLICE_X35Y127.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X56Y104.B5        net (fanout=3)        1.796   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X56Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1101
    SLICE_X56Y104.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
    SLICE_X56Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<10>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<10>
    RAMB36_X5Y20.DIADI2     net (fanout=1)        1.908   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        10.907ns (1.741ns logic, 9.166ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk4002ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (SLICE_X28Y101.C6), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.764ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.261ns (Levels of Logic = 6)
  Clock Path Skew:      0.070ns (1.392 - 1.322)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y108.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1
    SLICE_X6Y101.B6      net (fanout=8)        0.242   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<1>
    SLICE_X6Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X6Y101.A6      net (fanout=1)        0.053   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y101.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y101.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X28Y101.D6     net (fanout=1)        0.444   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X28Y101.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X28Y101.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X28Y101.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.192ns logic, 1.069ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.962ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.456ns (Levels of Logic = 6)
  Clock Path Skew:      0.067ns (1.392 - 1.325)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y88.AQ       Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1
    SLICE_X6Y101.B3      net (fanout=8)        0.437   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<1>
    SLICE_X6Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X6Y101.A6      net (fanout=1)        0.053   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y101.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y101.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X28Y101.D6     net (fanout=1)        0.444   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X28Y101.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X28Y101.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X28Y101.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.192ns logic, 1.264ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.061ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.555ns (Levels of Logic = 6)
  Clock Path Skew:      0.067ns (1.392 - 1.325)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.AQ       Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_1
    SLICE_X4Y94.B3       net (fanout=8)        0.280   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<1>
    SLICE_X4Y94.B        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata8
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y101.A5      net (fanout=1)        0.292   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata8
    SLICE_X6Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y101.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y101.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y101.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X28Y101.D6     net (fanout=1)        0.444   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X28Y101.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X28Y101.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X28Y101.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.209ns logic, 1.346ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (SLICE_X31Y121.C2), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.015ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      1.529ns (Levels of Logic = 5)
  Clock Path Skew:      0.087ns (1.409 - 1.322)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y108.CQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8
    SLICE_X4Y102.C6      net (fanout=6)        0.249   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<8>
    SLICE_X4Y102.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.B4      net (fanout=1)        0.227   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y102.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X31Y121.D6     net (fanout=1)        0.677   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X31Y121.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X31Y121.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.178ns logic, 1.351ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.147ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      1.664ns (Levels of Logic = 5)
  Clock Path Skew:      0.090ns (1.409 - 1.319)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y95.CQ       Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8
    SLICE_X4Y102.C1      net (fanout=6)        0.367   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<8>
    SLICE_X4Y102.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.B4      net (fanout=1)        0.227   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y102.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X31Y121.D6     net (fanout=1)        0.677   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X31Y121.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X31Y121.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.195ns logic, 1.469ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.380ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      1.890ns (Levels of Logic = 6)
  Clock Path Skew:      0.083ns (1.409 - 1.326)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y117.CQ      Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8
    SLICE_X4Y102.D6      net (fanout=6)        0.393   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<8>
    SLICE_X4Y102.D       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X4Y102.C2      net (fanout=1)        0.166   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
    SLICE_X4Y102.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.B4      net (fanout=1)        0.227   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y102.B       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y102.A       Tilo                  0.034   system/sram2_if/bist/addr_rr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X31Y121.D6     net (fanout=1)        0.677   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X31Y121.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X31Y121.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.229ns logic, 1.661ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7 (SLICE_X31Y121.A6), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.143ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7 (FF)
  Data Path Delay:      1.658ns (Levels of Logic = 6)
  Clock Path Skew:      0.088ns (1.409 - 1.321)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_7 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y107.BQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_7
    SLICE_X7Y103.B6      net (fanout=5)        0.167   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<7>
    SLICE_X7Y103.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X7Y103.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
    SLICE_X7Y103.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata143
    SLICE_X9Y122.B2      net (fanout=1)        0.603   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X9Y122.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata145
    SLICE_X9Y122.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<7>
    SLICE_X9Y122.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata575_SW0
    SLICE_X31Y121.B1     net (fanout=1)        0.561   usr/i_MPA_wrapper/i_MPA_top/N18
    SLICE_X31Y121.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata576
    SLICE_X31Y121.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<7>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.055   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><7>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    -------------------------------------------------  ---------------------------
    Total                                      1.658ns (0.213ns logic, 1.445ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.349ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7 (FF)
  Data Path Delay:      1.866ns (Levels of Logic = 6)
  Clock Path Skew:      0.090ns (1.409 - 1.319)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_7 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y95.CQ       Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_7
    SLICE_X7Y103.B3      net (fanout=5)        0.375   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<7>
    SLICE_X7Y103.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X7Y103.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
    SLICE_X7Y103.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata143
    SLICE_X9Y122.B2      net (fanout=1)        0.603   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X9Y122.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata145
    SLICE_X9Y122.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<7>
    SLICE_X9Y122.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata575_SW0
    SLICE_X31Y121.B1     net (fanout=1)        0.561   usr/i_MPA_wrapper/i_MPA_top/N18
    SLICE_X31Y121.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata576
    SLICE_X31Y121.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<7>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.055   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><7>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.213ns logic, 1.653ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.560ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7 (FF)
  Data Path Delay:      2.071ns (Levels of Logic = 7)
  Clock Path Skew:      0.084ns (1.409 - 1.325)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_7 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y86.BQ       Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_7
    SLICE_X4Y103.A5      net (fanout=5)        0.404   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<7>
    SLICE_X4Y103.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
    SLICE_X7Y103.B4      net (fanout=1)        0.142   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata14
    SLICE_X7Y103.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X7Y103.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
    SLICE_X7Y103.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata141
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata143
    SLICE_X9Y122.B2      net (fanout=1)        0.603   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata142
    SLICE_X9Y122.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata145
    SLICE_X9Y122.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<7>
    SLICE_X9Y122.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata575_SW0
    SLICE_X31Y121.B1     net (fanout=1)        0.561   usr/i_MPA_wrapper/i_MPA_top/N18
    SLICE_X31Y121.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata576
    SLICE_X31Y121.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<7>
    SLICE_X31Y121.CLK    Tah         (-Th)     0.055   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><7>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_7
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.247ns logic, 1.824ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202ipb_clk_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (SLICE_X14Y142.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.843ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (FF)
  Data Path Delay:      2.086ns (Levels of Logic = 0)
  Clock Path Skew:      -0.328ns (2.903 - 3.231)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y167.BQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk
    SLICE_X14Y142.SR     net (fanout=3)        1.378   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
    SLICE_X14Y142.CLK    Trck                  0.371   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.708ns logic, 1.378ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (SLICE_X13Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.762ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (FF)
  Data Path Delay:      2.007ns (Levels of Logic = 0)
  Clock Path Skew:      -0.326ns (2.912 - 3.238)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X13Y148.SR     net (fanout=4)        1.205   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X13Y148.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.802ns logic, 1.205ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (SLICE_X12Y149.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.601ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (FF)
  Data Path Delay:      1.847ns (Levels of Logic = 0)
  Clock Path Skew:      -0.325ns (2.913 - 3.238)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X12Y149.SR     net (fanout=4)        1.095   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X12Y149.CLK    Trck                  0.371   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.752ns logic, 1.095ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (SLICE_X12Y149.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.155ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (FF)
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (1.395 - 1.373)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X12Y149.SR     net (fanout=4)        0.443   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X12Y149.CLK    Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.163ns logic, 0.443ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (SLICE_X13Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.216ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (FF)
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (1.394 - 1.373)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X13Y148.SR     net (fanout=4)        0.482   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X13Y148.CLK    Tremck      (-Th)    -0.069   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.184ns logic, 0.482ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (SLICE_X14Y142.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.255ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.385 - 1.369)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y167.BQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk
    SLICE_X14Y142.SR     net (fanout=3)        0.554   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
    SLICE_X14Y142.CLK    Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.146ns logic, 0.554ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160from125_path" TIG;

 59 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (SLICE_X61Y187.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.534ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (FF)
  Data Path Delay:      7.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (3.083 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.A5     net (fanout=176)      5.439   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.AMUX   Tilo                  0.193   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (0.869ns logic, 6.670ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.598ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (FF)
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (3.083 - 3.095)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y148.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/acq_done
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y176.A3     net (fanout=53)       3.504   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y176.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.858ns logic, 4.735ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2 (SLICE_X61Y187.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.534ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2 (FF)
  Data Path Delay:      7.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (3.083 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.A5     net (fanout=176)      5.439   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.AMUX   Tilo                  0.193   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (0.869ns logic, 6.670ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.598ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2 (FF)
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (3.083 - 3.095)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y148.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/acq_done
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y176.A3     net (fanout=53)       3.504   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y176.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_2
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.858ns logic, 4.735ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8 (SLICE_X61Y187.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.534ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8 (FF)
  Data Path Delay:      7.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (3.083 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.A5     net (fanout=176)      5.439   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y176.AMUX   Tilo                  0.193   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (0.869ns logic, 6.670ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.598ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8 (FF)
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (3.083 - 3.095)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y148.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/acq_done
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y176.A3     net (fanout=53)       3.504   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y176.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_965_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o1
    SLICE_X61Y187.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_972_o
    SLICE_X61Y187.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_8
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.858ns logic, 4.735ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160from125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y38.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.015ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.244ns (1.582 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X37Y159.BQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1
    RAMB36_X2Y38.ADDRBWRADDRL14 net (fanout=42)       1.251   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
    RAMB36_X2Y38.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.252ns (0.001ns logic, 1.251ns route)
                                                              (0.1% logic, 99.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y38.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.015ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.244ns (1.582 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X37Y159.BQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1
    RAMB36_X2Y38.ADDRBWRADDRU14 net (fanout=42)       1.251   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
    RAMB36_X2Y38.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.252ns (0.001ns logic, 1.251ns route)
                                                              (0.1% logic, 99.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y39.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.076ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.246ns (1.584 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X37Y159.BQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1
    RAMB36_X2Y39.ADDRBWRADDRL14 net (fanout=42)       1.314   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
    RAMB36_X2Y39.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.315ns (0.001ns logic, 1.314ns route)
                                                              (0.1% logic, 99.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (OLOGIC_X0Y127.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.726ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/mpaclk_en (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (FF)
  Data Path Delay:      2.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (3.011 - 3.075)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160 rising at 260.250ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/mpaclk_en to usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y140.AQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
                                                       usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.D1     net (fanout=2)        1.492   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.CLK    Todck                 0.536   usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o
                                                       usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.873ns logic, 1.492ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (OLOGIC_X0Y127.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.481ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/mpaclk_en (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (FF)
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (1.447 - 1.292)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160 rising at 254.000ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/mpaclk_en to usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y140.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
                                                       usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.D1     net (fanout=2)        0.702   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.CLK    Tockd       (-Th)    -0.133   usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o
                                                       usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.231ns logic, 0.702ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160_PS_path" TIG;

 119 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (SLICE_X3Y123.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.059ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Data Path Delay:      2.627ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (2.950 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y123.SR      net (fanout=176)      1.825   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y123.CLK     Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.802ns logic, 1.825ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 (SLICE_X1Y123.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.950ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 (FF)
  Data Path Delay:      2.518ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (2.950 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X1Y123.SR      net (fanout=176)      1.842   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X1Y123.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (0.676ns logic, 1.842ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (SLICE_X2Y124.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.944ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Data Path Delay:      2.512ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (2.950 - 3.085)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X2Y124.SR      net (fanout=176)      1.836   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X2Y124.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (0.676ns logic, 1.836ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160_PS_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_2 (SLICE_X9Y116.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.262ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_0_14 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_2 (FF)
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.411 - 1.314)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_0_14 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y118.CQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_0<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_0_14
    SLICE_X9Y116.C6      net (fanout=2)        0.090   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_0<14>
    SLICE_X9Y116.CLK     Tah         (-Th)     0.056   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux1611
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.042ns logic, 0.090ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_21 (SLICE_X10Y121.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.279ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_5_5 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_21 (FF)
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.410 - 1.314)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_5_5 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y121.BQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_5<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_5_5
    SLICE_X10Y121.B6     net (fanout=2)        0.093   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_5<5>
    SLICE_X10Y121.CLK    Tah         (-Th)     0.077   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<23>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux1311
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.021ns logic, 0.093ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_19 (SLICE_X8Y119.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.273ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_4_3 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_19 (FF)
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.411 - 1.314)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_4_3 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y119.DQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_4<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_4_3
    SLICE_X8Y119.D6      net (fanout=2)        0.100   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_4<3>
    SLICE_X8Y119.CLK     Tah         (-Th)     0.077   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<19>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux1011
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.021ns logic, 0.100ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk320_path" TIG;

 525 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_15 (SLICE_X29Y179.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.331ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_15 (FF)
  Data Path Delay:      5.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (3.043 - 3.085)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.SR     net (fanout=176)      5.197   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<18>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.802ns logic, 5.197ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_16 (SLICE_X29Y179.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.331ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_16 (FF)
  Data Path Delay:      5.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (3.043 - 3.085)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.SR     net (fanout=176)      5.197   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<18>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.802ns logic, 5.197ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_17 (SLICE_X29Y179.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.331ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_17 (FF)
  Data Path Delay:      5.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (3.043 - 3.085)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.SR     net (fanout=176)      5.197   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X29Y179.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<18>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_17
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.802ns logic, 5.197ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk320_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (SLICE_X17Y168.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.092ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (FF)
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.459 - 1.359)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y164.DQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15
    SLICE_X17Y168.D5     net (fanout=3)        0.219   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
    SLICE_X17Y168.CLK    Tah         (-Th)     0.019   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_xor<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.079ns logic, 0.219ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_4 (SLICE_X17Y166.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.081ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_4 (FF)
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.460 - 1.360)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y162.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4
    SLICE_X17Y166.A3     net (fanout=3)        0.228   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<4>
    SLICE_X17Y166.CLK    Tah         (-Th)     0.017   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_cy<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_4
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.081ns logic, 0.228ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_5 (SLICE_X17Y166.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.055ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_5 (FF)
  Data Path Delay:      0.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.460 - 1.360)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.252ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y162.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_4
    SLICE_X17Y166.A3     net (fanout=3)        0.228   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<4>
    SLICE_X17Y166.CLK    Tah         (-Th)    -0.009   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_cy<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_5
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.107ns logic, 0.228ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk400_path" TIG;

 219 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.898ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (FF)
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (2.948 - 3.085)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D2       net (fanout=176)      1.732   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (0.744ns logic, 4.729ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.239ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (FF)
  Data Path Delay:      4.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.147ns (2.948 - 3.095)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D3       net (fanout=1)        1.107   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.700ns logic, 4.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.898ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (FF)
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (2.948 - 3.085)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D2       net (fanout=176)      1.732   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (0.744ns logic, 4.729ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.239ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (FF)
  Data Path Delay:      4.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.147ns (2.948 - 3.095)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D3       net (fanout=1)        1.107   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.700ns logic, 4.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.898ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (FF)
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (2.948 - 3.085)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D2       net (fanout=176)      1.732   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (0.744ns logic, 4.729ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.239ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (FF)
  Data Path Delay:      4.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.147ns (2.948 - 3.095)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D3       net (fanout=1)        1.107   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y86.D        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X5Y122.SR      net (fanout=24)       2.997   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.700ns logic, 4.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk400_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.149ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (1.409 - 1.298)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.SR      net (fanout=176)      0.385   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.163ns logic, 0.385ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1 (SLICE_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.149ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1 (FF)
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (1.409 - 1.298)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.SR      net (fanout=176)      0.385   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.163ns logic, 0.385ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (SLICE_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.149ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (FF)
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (1.409 - 1.298)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.248ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y102.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.SR      net (fanout=176)      0.385   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y106.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.163ns logic, 0.385ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202sysclk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202clk160_PS_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (SLICE_X4Y124.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.426ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (FF)
  Data Path Delay:      2.064ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (2.932 - 3.108)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y157.CQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    SLICE_X4Y124.AX      net (fanout=2)        1.712   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
    SLICE_X4Y124.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.352ns logic, 1.712ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202clk160_PS_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (SLICE_X4Y124.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.503ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (FF)
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.408 - 1.314)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y157.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    SLICE_X4Y124.AX      net (fanout=2)        0.774   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
    SLICE_X4Y124.CLK     Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.009ns logic, 0.774ns route)
                                                       (1.1% logic, 98.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202clk400_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y106.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.786ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.285ns (2.928 - 3.213)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y169.DQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/shutter_open
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X0Y106.AX      net (fanout=53)       2.924   usr/i_MPA_wrapper/i_MPA_top/shutter_open
    SLICE_X0Y106.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.396ns logic, 2.924ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202clk400_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y106.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.152ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (1.402 - 1.361)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at -1.000ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y169.DQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/shutter_open
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X0Y106.AX      net (fanout=53)       1.348   usr/i_MPA_wrapper/i_MPA_top/shutter_open
    SLICE_X0Y106.CLK     Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.026ns logic, 1.348ns route)
                                                       (1.9% logic, 98.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysBRAM2ipb_clk = MAXDELAY FROM TIMEGRP "TNM_sysBRAMs" TO 
TIMEGRP         "TNM_ipb_clk" 16 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1793 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.632ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X4Y26.DIADI1), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.252ns (Levels of Logic = 7)
  Clock Path Skew:      -0.175ns (3.048 - 3.223)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y21.DOADO17    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X13Y102.B2        net (fanout=1)        1.168   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<0><17>
    SLICE_X13Y102.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A1        net (fanout=1)        1.570   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata91
    SLICE_X30Y156.A4        net (fanout=1)        1.810   usr/i_MPA_wrapper/i_MPA_top/read_data<17>
    SLICE_X30Y156.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata26
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata204
    SLICE_X35Y103.B1        net (fanout=1)        2.558   user_ipb_miso[0]_ipb_rdata<17>
    SLICE_X35Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>91
    SLICE_X35Y103.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X35Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X40Y129.B2        net (fanout=3)        2.221   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X40Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1071
    SLICE_X40Y129.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<17>
    SLICE_X40Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<17>
    RAMB36_X4Y26.DIADI1     net (fanout=1)        1.435   system/phy_en.phy_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        14.252ns (3.256ns logic, 10.996ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.074ns (Levels of Logic = 7)
  Clock Path Skew:      -0.165ns (3.048 - 3.213)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y19.DOADO17    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X13Y102.B4        net (fanout=1)        0.990   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<1><17>
    SLICE_X13Y102.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A1        net (fanout=1)        1.570   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata91
    SLICE_X30Y156.A4        net (fanout=1)        1.810   usr/i_MPA_wrapper/i_MPA_top/read_data<17>
    SLICE_X30Y156.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata26
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata204
    SLICE_X35Y103.B1        net (fanout=1)        2.558   user_ipb_miso[0]_ipb_rdata<17>
    SLICE_X35Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>91
    SLICE_X35Y103.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X35Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X40Y129.B2        net (fanout=3)        2.221   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X40Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1071
    SLICE_X40Y129.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<17>
    SLICE_X40Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<17>
    RAMB36_X4Y26.DIADI1     net (fanout=1)        1.435   system/phy_en.phy_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        14.074ns (3.256ns logic, 10.818ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (3.048 - 3.192)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y20.DOADO17    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X13Y102.B5        net (fanout=1)        0.801   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<3><17>
    SLICE_X13Y102.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A1        net (fanout=1)        1.570   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_48
    SLICE_X23Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata91
    SLICE_X30Y156.A4        net (fanout=1)        1.810   usr/i_MPA_wrapper/i_MPA_top/read_data<17>
    SLICE_X30Y156.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata26
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata204
    SLICE_X35Y103.B1        net (fanout=1)        2.558   user_ipb_miso[0]_ipb_rdata<17>
    SLICE_X35Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>91
    SLICE_X35Y103.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X35Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X40Y129.B2        net (fanout=3)        2.221   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X40Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1071
    SLICE_X40Y129.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<17>
    SLICE_X40Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<24>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<17>
    RAMB36_X4Y26.DIADI1     net (fanout=1)        1.435   system/phy_en.phy_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        13.885ns (3.256ns logic, 10.629ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y26.DIADI2), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.904ns (Levels of Logic = 6)
  Clock Path Skew:      -0.269ns (3.069 - 3.338)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y37.DOADO2     Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X31Y181.D1        net (fanout=1)        2.856   usr/i_MPA_wrapper/i_MPA_top/trig_bufB<30>
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.904ns (3.188ns logic, 10.716ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.073ns (Levels of Logic = 6)
  Clock Path Skew:      -0.245ns (3.069 - 3.314)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y37.DOADO2     Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X31Y181.D3        net (fanout=1)        1.025   usr/i_MPA_wrapper/i_MPA_top/trig_bufA<30>
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        12.073ns (3.188ns logic, 8.885ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[2].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (3.069 - 3.217)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[2].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOADO30    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[2].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[2].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X12Y102.D2        net (fanout=1)        1.107   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<2><30>
    SLICE_X12Y102.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_423
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_423
    SLICE_X25Y132.D4        net (fanout=1)        1.737   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_423
    SLICE_X25Y132.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata241
    SLICE_X25Y132.C2        net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        11.754ns (3.256ns logic, 8.498ns route)
                                                          (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y26.DIADI3), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.013ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (3.069 - 3.213)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y19.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X9Y105.A3         net (fanout=1)        0.979   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<1><31>
    SLICE_X9Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C5        net (fanout=1)        1.118   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X32Y156.D1        net (fanout=1)        2.797   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X32Y156.D         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X35Y105.D6        net (fanout=1)        1.887   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X35Y105.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X35Y105.C5        net (fanout=1)        0.306   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X35Y105.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X42Y130.B1        net (fanout=3)        2.475   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X42Y130.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X42Y130.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X42Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y26.DIADI3     net (fanout=1)        1.070   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        14.013ns (3.256ns logic, 10.757ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (3.069 - 3.192)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y20.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X9Y105.A5         net (fanout=1)        0.944   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<3><31>
    SLICE_X9Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C5        net (fanout=1)        1.118   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X32Y156.D1        net (fanout=1)        2.797   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X32Y156.D         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X35Y105.D6        net (fanout=1)        1.887   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X35Y105.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X35Y105.C5        net (fanout=1)        0.306   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X35Y105.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X42Y130.B1        net (fanout=3)        2.475   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X42Y130.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X42Y130.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X42Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y26.DIADI3     net (fanout=1)        1.070   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.978ns (3.256ns logic, 10.722ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.154ns (3.069 - 3.223)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y21.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X9Y105.A4         net (fanout=1)        0.877   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<0><31>
    SLICE_X9Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C5        net (fanout=1)        1.118   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_424
    SLICE_X23Y117.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X32Y156.D1        net (fanout=1)        2.797   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X32Y156.D         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X35Y105.D6        net (fanout=1)        1.887   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X35Y105.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X35Y105.C5        net (fanout=1)        0.306   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X35Y105.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X42Y130.B1        net (fanout=3)        2.475   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X42Y130.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X42Y130.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X42Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y26.DIADI3     net (fanout=1)        1.070   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.911ns (3.256ns logic, 10.655ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysBRAM2ipb_clk = MAXDELAY FROM TIMEGRP "TNM_sysBRAMs" TO TIMEGRP         "TNM_ipb_clk" 16 ns;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13 (SLICE_X28Y110.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.011ns (1.403 - 1.414)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y21.DOADO13 Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y112.B4     net (fanout=1)        0.359   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<5><13>
    SLICE_X22Y112.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata51
    SLICE_X28Y110.B4     net (fanout=1)        0.325   usr/i_MPA_wrapper/i_MPA_top/read_data<13>
    SLICE_X28Y110.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata125
    SLICE_X28Y110.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<13>
    SLICE_X28Y110.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/ipb_fabric/mux_rdata<0><13>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.480ns logic, 0.776ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.015ns (1.403 - 1.418)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO13 Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y112.B5     net (fanout=1)        0.396   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<4><13>
    SLICE_X22Y112.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata51
    SLICE_X28Y110.B4     net (fanout=1)        0.325   usr/i_MPA_wrapper/i_MPA_top/read_data<13>
    SLICE_X28Y110.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata125
    SLICE_X28Y110.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<13>
    SLICE_X28Y110.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/ipb_fabric/mux_rdata<0><13>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.480ns logic, 0.813ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.308ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.014ns (1.403 - 1.417)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y22.DOADO13 Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y112.B3     net (fanout=1)        0.411   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/counter_rbuf_DO<13>
    SLICE_X22Y112.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_34
    SLICE_X22Y112.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_33
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata51
    SLICE_X28Y110.B4     net (fanout=1)        0.325   usr/i_MPA_wrapper/i_MPA_top/read_data<13>
    SLICE_X28Y110.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata125
    SLICE_X28Y110.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<13>
    SLICE_X28Y110.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/ipb_fabric/mux_rdata<0><13>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_13
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.480ns logic, 0.828ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout (SLICE_X10Y132.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.072ns (0.438 - 0.510)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y26.DOBDO0  Trcko_DOB             0.454   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X10Y132.A2     net (fanout=1)        0.622   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_DOB
    SLICE_X10Y132.CLK    Tah         (-Th)     0.080   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout_rstpot
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.374ns logic, 0.622ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (SLICE_X31Y118.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.289ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.008ns (1.409 - 1.417)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y22.DOADO5  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X23Y113.B3     net (fanout=1)        0.310   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/counter_rbuf_DO<5>
    SLICE_X23Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A6     net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata281
    SLICE_X31Y118.B3     net (fanout=1)        0.402   usr/i_MPA_wrapper/i_MPA_top/read_data<5>
    SLICE_X31Y118.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata516
    SLICE_X31Y118.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<5>
    SLICE_X31Y118.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><5>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.501ns logic, 0.788ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (SLICE_X31Y118.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.009ns (1.409 - 1.418)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO5  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X23Y113.B5     net (fanout=1)        0.328   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<4><5>
    SLICE_X23Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A6     net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata281
    SLICE_X31Y118.B3     net (fanout=1)        0.402   usr/i_MPA_wrapper/i_MPA_top/read_data<5>
    SLICE_X31Y118.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata516
    SLICE_X31Y118.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<5>
    SLICE_X31Y118.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><5>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.501ns logic, 0.806ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (SLICE_X31Y118.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.005ns (1.409 - 1.414)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y21.DOADO5  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X23Y113.B4     net (fanout=1)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<5><5>
    SLICE_X23Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A6     net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
    SLICE_X23Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_658_o_wide_mux_47_OUT_327
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata281
    SLICE_X31Y118.B3     net (fanout=1)        0.402   usr/i_MPA_wrapper/i_MPA_top/read_data<5>
    SLICE_X31Y118.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata516
    SLICE_X31Y118.A6     net (fanout=1)        0.038   user_ipb_miso[0]_ipb_rdata<5>
    SLICE_X31Y118.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/ipb_fabric/mux_rdata<0><5>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_5
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.501ns logic, 0.885ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ipb_clk2sysBRAM = MAXDELAY FROM TIMEGRP "TNM_ipb_clk" TO 
TIMEGRP         "TNM_sysBRAMs" 16 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3526 paths analyzed, 1078 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  12.591ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.DIADI0), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (3.014 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X4Y30.DOBDO0     Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X34Y127.B2        net (fanout=3)        3.251   system/phy_en.phy_ipb_ctrl/trans_in_udp_rdata<0>
    SLICE_X34Y127.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<0>1
    SLICE_X35Y129.D2        net (fanout=8)        0.740   system/phy_en.phy_ipb_ctrl/trans/cfg_din<0>
    SLICE_X35Y129.DMUX      Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata11
    SLICE_X34Y88.A2         net (fanout=1)        2.073   system/ipb_from_masters[2]_ipb_wdata<0>
    SLICE_X34Y88.A          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata11
    RAMB36_X1Y26.DIADI0     net (fanout=46)       2.991   user_ipb_mosi[0]_ipb_wdata<0>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        12.162ns (3.107ns logic, 9.055ns route)
                                                          (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      10.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (3.014 - 3.374)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0     Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X36Y94.B1         net (fanout=3)        3.059   system/amc_p0_en.amc_p0_ipb_ctrl/trans_in_udp_rdata<0>
    SLICE_X36Y94.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result<2>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxd<0>1
    SLICE_X36Y93.B5         net (fanout=8)        0.342   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_din<0>
    SLICE_X36Y93.BMUX       Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata11
    SLICE_X34Y88.A4         net (fanout=1)        0.877   system/ipb_from_masters[0]_ipb_wdata<0>
    SLICE_X34Y88.A          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata11
    RAMB36_X1Y26.DIADI0     net (fanout=46)       2.991   user_ipb_mosi[0]_ipb_wdata<0>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        10.390ns (3.121ns logic, 7.269ns route)
                                                          (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/dsel (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (3.014 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/dsel to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y149.AMUX      Tshcko                0.422   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_d
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X34Y127.B5        net (fanout=36)       2.322   system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X34Y127.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<0>1
    SLICE_X35Y129.D2        net (fanout=8)        0.740   system/phy_en.phy_ipb_ctrl/trans/cfg_din<0>
    SLICE_X35Y129.DMUX      Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata11
    SLICE_X34Y88.A2         net (fanout=1)        2.073   system/ipb_from_masters[2]_ipb_wdata<0>
    SLICE_X34Y88.A          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata11
    RAMB36_X1Y26.DIADI0     net (fanout=46)       2.991   user_ipb_mosi[0]_ipb_wdata<0>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         9.582ns (1.456ns logic, 8.126ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.DIADI7), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.226ns (3.014 - 3.240)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X4Y31.DOBDO3     Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    SLICE_X35Y129.B2        net (fanout=3)        3.260   system/phy_en.phy_ipb_ctrl/trans_in_udp_rdata<7>
    SLICE_X35Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<7>1
    SLICE_X35Y129.A6        net (fanout=6)        0.136   system/phy_en.phy_ipb_ctrl/trans/cfg_din<7>
    SLICE_X35Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata301
    SLICE_X36Y85.C1         net (fanout=1)        2.658   system/ipb_from_masters[2]_ipb_wdata<7>
    SLICE_X36Y85.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata301
    RAMB36_X1Y26.DIADI7     net (fanout=39)       3.087   user_ipb_mosi[0]_ipb_wdata<7>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        12.125ns (2.984ns logic, 9.141ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/dsel (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (3.014 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/dsel to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y149.AMUX      Tshcko                0.422   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_d
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X35Y129.B1        net (fanout=36)       2.590   system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X35Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<7>1
    SLICE_X35Y129.A6        net (fanout=6)        0.136   system/phy_en.phy_ipb_ctrl/trans/cfg_din<7>
    SLICE_X35Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata301
    SLICE_X36Y85.C1         net (fanout=1)        2.658   system/ipb_from_masters[2]_ipb_wdata<7>
    SLICE_X36Y85.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata301
    RAMB36_X1Y26.DIADI7     net (fanout=39)       3.087   user_ipb_mosi[0]_ipb_wdata<7>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         9.804ns (1.333ns logic, 8.471ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (3.014 - 3.368)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO3     Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    SLICE_X39Y92.B1         net (fanout=3)        2.441   system/amc_p0_en.amc_p0_ipb_ctrl/trans_in_udp_rdata<7>
    SLICE_X39Y92.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<8>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxd<7>1
    SLICE_X39Y92.A6         net (fanout=6)        0.115   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_din<7>
    SLICE_X39Y92.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<8>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata301
    SLICE_X36Y85.C6         net (fanout=1)        0.516   system/ipb_from_masters[0]_ipb_wdata<7>
    SLICE_X36Y85.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata301
    RAMB36_X1Y26.DIADI7     net (fanout=39)       3.087   user_ipb_mosi[0]_ipb_wdata<7>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         9.143ns (2.984ns logic, 6.159ns route)
                                                          (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.DIADI31), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (3.014 - 3.221)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO3     Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    SLICE_X38Y133.B2        net (fanout=3)        3.252   system/phy_en.phy_ipb_ctrl/trans_in_udp_rdata<31>
    SLICE_X38Y133.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X38Y133.A6        net (fanout=8)        0.147   system/phy_en.phy_ipb_ctrl/trans/cfg_din<31>
    SLICE_X38Y133.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X38Y84.C3         net (fanout=1)        2.059   system/ipb_from_masters[2]_ipb_wdata<31>
    SLICE_X38Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       3.283   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        11.725ns (2.984ns logic, 8.741ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.341ns (3.014 - 3.355)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X4Y15.DOBDO3     Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    SLICE_X39Y97.D5         net (fanout=3)        2.350   system/amc_p0_en.amc_p0_ipb_ctrl/trans_in_udp_rdata<31>
    SLICE_X39Y97.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X39Y97.C6         net (fanout=8)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_din<31>
    SLICE_X39Y97.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X38Y84.C6         net (fanout=1)        0.686   system/ipb_from_masters[0]_ipb_wdata<31>
    SLICE_X38Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       3.283   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         9.428ns (2.984ns logic, 6.444ns route)
                                                          (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/dsel (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      8.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (3.014 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/dsel to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y149.AMUX      Tshcko                0.422   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_d
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X38Y133.B5        net (fanout=36)       1.513   system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X38Y133.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X38Y133.A6        net (fanout=8)        0.147   system/phy_en.phy_ipb_ctrl/trans/cfg_din<31>
    SLICE_X38Y133.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X38Y84.C3         net (fanout=1)        2.059   system/ipb_from_masters[2]_ipb_wdata<31>
    SLICE_X38Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       3.283   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         8.335ns (1.333ns logic, 7.002ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ipb_clk2sysBRAM = MAXDELAY FROM TIMEGRP "TNM_ipb_clk" TO TIMEGRP         "TNM_sysBRAMs" 16 ns;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X0Y19.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.153ns (0.553 - 0.400)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y97.AQ          Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
    RAMB36_X0Y19.ENBWRENL   net (fanout=28)       0.191   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
    RAMB36_X0Y19.CLKBWRCLKL Trckc_WREN  (-Th)     0.094   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.195ns (0.004ns logic, 0.191ns route)
                                                          (2.1% logic, 97.9% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X0Y19.ENBWRENU), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.153ns (0.553 - 0.400)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y97.AQ          Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
    RAMB36_X0Y19.ENBWRENU   net (fanout=28)       0.191   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/rbuf_wren
    RAMB36_X0Y19.CLKBWRCLKU Trckc_WREN  (-Th)     0.094   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.195ns (0.004ns logic, 0.191ns route)
                                                          (2.1% logic, 97.9% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X0Y26.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/rbuf_DI_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.153ns (0.559 - 0.406)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/rbuf_DI_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y131.DQ         Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/rbuf_DI
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/rbuf_DI_0
    RAMB36_X0Y26.DIBDI0     net (fanout=3)        0.294   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/rbuf_DI
    RAMB36_X0Y26.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.211ns (-0.083ns logic, 0.294ns route)
                                                          (-39.3% logic, 139.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0520<3>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X8Y64.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Location pin: OLOGIC_X0Y191.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 
TS_clk125_2_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" TS_clk125_2_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.822ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160p_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<3>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y36.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140533 paths analyzed, 1737 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.581ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X57Y39.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.831ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X46Y79.B4      net (fanout=4)        3.198   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X46Y79.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.106   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.831ns (1.636ns logic, 10.195ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.799ns (Levels of Logic = 9)
  Clock Path Skew:      -1.552ns (1.570 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X46Y79.B4      net (fanout=4)        3.198   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X46Y79.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.106   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.799ns (1.636ns logic, 10.163ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.565ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X46Y79.B4      net (fanout=4)        3.198   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X46Y79.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.106   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (1.636ns logic, 9.929ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X56Y39.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.625ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.B4      net (fanout=4)        5.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.BMUX    Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.256   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.625ns (1.261ns logic, 10.364ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.593ns (Levels of Logic = 9)
  Clock Path Skew:      -1.552ns (1.570 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.B4      net (fanout=4)        5.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.BMUX    Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.256   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.593ns (1.261ns logic, 10.332ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.359ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.B4      net (fanout=4)        5.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.BMUX    Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.256   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (1.261ns logic, 10.098ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (SLICE_X56Y39.A2), 496 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.396ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A2      net (fanout=4)        5.420   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (1.085ns logic, 10.311ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 9)
  Clock Path Skew:      -1.552ns (1.570 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A2      net (fanout=4)        5.420   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (1.085ns logic, 10.279ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.130ns (Levels of Logic = 9)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.B3     net (fanout=38)       0.368   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y109.BMUX   Tilo                  0.198   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y110.B6     net (fanout=1)        0.243   system/ipb_fabric/N36
    SLICE_X30Y110.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C2     net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y110.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A2      net (fanout=4)        5.420   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.130ns (1.085ns logic, 10.045ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X34Y108.B5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.412 - 1.322)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.AQ     Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20
    SLICE_X34Y108.A5     net (fanout=2)        0.130   system/ipb_from_masters[0]_ipb_addr<20>
    SLICE_X34Y108.A      Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X34Y108.B5     net (fanout=5)        0.130   system/flash_w_addr<20>
    SLICE_X34Y108.CLK    Tah         (-Th)     0.057   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.092ns logic, 0.260ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.412 - 1.316)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X34Y108.A6     net (fanout=69)       0.402   system/ipb_arb/src<0>
    SLICE_X34Y108.A      Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X34Y108.B5     net (fanout=5)        0.130   system/flash_w_addr<20>
    SLICE_X34Y108.CLK    Tah         (-Th)     0.057   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.092ns logic, 0.532ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.412 - 1.316)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y108.A1     net (fanout=68)       0.542   system/ipb_arb/src<1>
    SLICE_X34Y108.A      Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X34Y108.B5     net (fanout=5)        0.130   system/flash_w_addr<20>
    SLICE_X34Y108.CLK    Tah         (-Th)     0.057   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.092ns logic, 0.672ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X56Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.AQ      Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y39.A5      net (fanout=3)        0.078   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y39.CLK     Tah         (-Th)     0.101   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.014ns logic, 0.078ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_rr_11 (SLICE_X16Y91.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/data_i_r_11 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_rr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.432 - 0.397)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/data_i_r_11 to system/sram2_if/sramInterface/data_i_rr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.DQ      Tcko                  0.115   system/sram2_if/sramInterface/data_i_r<11>
                                                       system/sram2_if/sramInterface/data_i_r_11
    SLICE_X16Y91.C5      net (fanout=1)        0.114   system/sram2_if/sramInterface/data_i_r<11>
    SLICE_X16Y91.CLK     Tah         (-Th)     0.101   system/sram2_if/sramInterface/data_i_rr<14>
                                                       system/sram2_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT1121
                                                       system/sram2_if/sramInterface/data_i_rr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.014ns logic, 0.114ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0520<3>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X8Y64.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 834791 paths analyzed, 12384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.991ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X4Y26.DIADI3), 2126 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.934ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (1.495 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X30Y121.A2        net (fanout=69)       1.042   system/ipb_arb/src<0>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X37Y173.A1        net (fanout=30)       1.532   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        24.934ns (1.959ns logic, 22.975ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.878ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (1.495 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X30Y121.A4        net (fanout=68)       0.986   system/ipb_arb/src<1>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X37Y173.A1        net (fanout=30)       1.532   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        24.878ns (1.959ns logic, 22.919ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.817ns (Levels of Logic = 11)
  Clock Path Skew:      0.021ns (1.495 - 1.474)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y107.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X30Y121.A5        net (fanout=2)        0.925   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X37Y173.A1        net (fanout=30)       1.532   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X37Y173.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata22
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X23Y132.C1        net (fanout=1)        2.934   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X23Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X35Y103.D5        net (fanout=1)        1.784   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X35Y103.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X35Y103.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X35Y103.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X42Y129.B5        net (fanout=3)        1.750   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X42Y129.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X42Y129.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X42Y129.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.458   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        24.817ns (1.959ns logic, 22.858ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y26.DIADI2), 1998 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.874ns (Levels of Logic = 11)
  Clock Path Skew:      0.049ns (1.516 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X30Y121.A2        net (fanout=69)       1.042   system/ipb_arb/src<0>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X31Y181.D6        net (fanout=30)       2.126   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        24.874ns (1.959ns logic, 22.915ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.818ns (Levels of Logic = 11)
  Clock Path Skew:      0.049ns (1.516 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X30Y121.A4        net (fanout=68)       0.986   system/ipb_arb/src<1>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X31Y181.D6        net (fanout=30)       2.126   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        24.818ns (1.959ns logic, 22.859ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.757ns (Levels of Logic = 11)
  Clock Path Skew:      0.042ns (1.516 - 1.474)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y107.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X30Y121.A5        net (fanout=2)        0.925   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X31Y181.D6        net (fanout=30)       2.126   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X31Y181.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata402
    SLICE_X25Y132.C1        net (fanout=1)        2.669   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata401
    SLICE_X25Y132.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<30>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata403
    SLICE_X35Y105.B1        net (fanout=1)        1.839   user_ipb_miso[0]_ipb_rdata<30>
    SLICE_X35Y105.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>241
    SLICE_X35Y105.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<30>
    SLICE_X35Y105.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><30>
    SLICE_X43Y129.B1        net (fanout=3)        2.005   system/ipb_from_fabric_ipb_rdata<30>
    SLICE_X43Y129.B         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101131
    SLICE_X43Y129.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<30>
    SLICE_X43Y129.A         Tilo                  0.068   system/icap_if/icapData_from_ioControl<22>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<30>
    RAMB36_X3Y26.DIADI2     net (fanout=1)        1.127   system/phy_en.phy_ipb_ctrl/trans_out_wdata<30>
    RAMB36_X3Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        24.757ns (1.959ns logic, 22.798ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y18.DIADI2), 1998 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.379ns (Levels of Logic = 11)
  Clock Path Skew:      0.049ns (1.516 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X30Y121.A2        net (fanout=69)       1.042   system/ipb_arb/src<0>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X33Y182.B1        net (fanout=30)       2.446   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X33Y182.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X24Y131.A3        net (fanout=1)        2.366   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X24Y131.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<26>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y121.B1        net (fanout=1)        1.237   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y121.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X40Y103.B4        net (fanout=3)        1.580   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X40Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X40Y103.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X40Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y18.DIADI2     net (fanout=1)        1.628   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.379ns (1.959ns logic, 22.420ns route)
                                                          (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.323ns (Levels of Logic = 11)
  Clock Path Skew:      0.049ns (1.516 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X30Y121.A4        net (fanout=68)       0.986   system/ipb_arb/src<1>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X33Y182.B1        net (fanout=30)       2.446   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X33Y182.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X24Y131.A3        net (fanout=1)        2.366   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X24Y131.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<26>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y121.B1        net (fanout=1)        1.237   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y121.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X40Y103.B4        net (fanout=3)        1.580   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X40Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X40Y103.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X40Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y18.DIADI2     net (fanout=1)        1.628   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.323ns (1.959ns logic, 22.364ns route)
                                                          (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.262ns (Levels of Logic = 11)
  Clock Path Skew:      0.042ns (1.516 - 1.474)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y107.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X30Y121.A5        net (fanout=2)        0.925   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X30Y121.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X36Y161.B3        net (fanout=73)       3.624   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X36Y161.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1_SW0
    SLICE_X36Y161.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X36Y161.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B6        net (fanout=36)       4.446   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1072_o1
    SLICE_X30Y107.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o<15>1
    SLICE_X34Y161.D5        net (fanout=26)       3.693   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_492_o_equal_66_o
    SLICE_X34Y161.DMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X33Y182.B1        net (fanout=30)       2.446   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X33Y182.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X24Y131.A3        net (fanout=1)        2.366   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X24Y131.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<26>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y121.B1        net (fanout=1)        1.237   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y121.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X40Y103.B4        net (fanout=3)        1.580   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X40Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10181
    SLICE_X40Y103.A6        net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
    SLICE_X40Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<26>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y18.DIADI2     net (fanout=1)        1.628   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.262ns (1.959ns logic, 22.303ns route)
                                                          (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_4 (SLICE_X16Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_4 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.706 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_4 to system/mst.i2c_m/u2/wrdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.115   system/mst.i2c_m/u2/datatoslave_reg<7>
                                                       system/mst.i2c_m/u2/datatoslave_reg_4
    SLICE_X16Y39.AX      net (fanout=1)        0.097   system/mst.i2c_m/u2/datatoslave_reg<4>
    SLICE_X16Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<7>
                                                       system/mst.i2c_m/u2/wrdata_4
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_5 (SLICE_X16Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_5 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.706 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_5 to system/mst.i2c_m/u2/wrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.BQ      Tcko                  0.115   system/mst.i2c_m/u2/datatoslave_reg<7>
                                                       system/mst.i2c_m/u2/datatoslave_reg_5
    SLICE_X16Y39.BX      net (fanout=1)        0.097   system/mst.i2c_m/u2/datatoslave_reg<5>
    SLICE_X16Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<7>
                                                       system/mst.i2c_m/u2/wrdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_6 (SLICE_X16Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_6 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.706 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_6 to system/mst.i2c_m/u2/wrdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.115   system/mst.i2c_m/u2/datatoslave_reg<7>
                                                       system/mst.i2c_m/u2/datatoslave_reg_6
    SLICE_X16Y39.CX      net (fanout=1)        0.097   system/mst.i2c_m/u2/datatoslave_reg<6>
    SLICE_X16Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<7>
                                                       system/mst.i2c_m/u2/wrdata_6
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Location pin: OLOGIC_X0Y191.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" 
TS_clk125_2_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.863ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (SLICE_X25Y129.BX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.916 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.BX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (0.959ns logic, 6.500ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 8)
  Clock Path Skew:      -0.206ns (2.916 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.BX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (0.959ns logic, 6.468ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.233ns (2.916 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X37Y120.B1     net (fanout=43)       0.997   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X37Y120.B      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X46Y79.A6      net (fanout=2)        2.051   system/ipb_from_masters[2]_ipb_write
    SLICE_X46Y79.A       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X25Y129.A5     net (fanout=36)       3.146   user_ipb_mosi[0]_ipb_write
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.BX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (0.619ns logic, 6.601ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3 (SLICE_X25Y129.DX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.916 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.DX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (0.959ns logic, 6.500ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 8)
  Clock Path Skew:      -0.206ns (2.916 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.DX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (0.959ns logic, 6.468ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.233ns (2.916 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X37Y120.B1     net (fanout=43)       0.997   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X37Y120.B      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X46Y79.A6      net (fanout=2)        2.051   system/ipb_from_masters[2]_ipb_write
    SLICE_X46Y79.A       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X25Y129.A5     net (fanout=36)       3.146   user_ipb_mosi[0]_ipb_write
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.DX     net (fanout=3)        0.407   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_3
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (0.619ns logic, 6.601ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (SLICE_X25Y129.CX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.916 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.CX     net (fanout=3)        0.266   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (0.959ns logic, 6.359ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.286ns (Levels of Logic = 8)
  Clock Path Skew:      -0.206ns (2.916 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A6     net (fanout=38)       0.395   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y106.A      Tilo                  0.068   system/ipb_from_masters[0]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X28Y104.B1     net (fanout=1)        0.728   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X28Y104.B      Tilo                  0.068   user_ipb_miso[0]_ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X25Y129.A6     net (fanout=20)       1.299   user_ipb_miso[0]_ipb_ack
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.CX     net (fanout=3)        0.266   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (0.959ns logic, 6.327ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.233ns (2.916 - 3.149)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X37Y120.B1     net (fanout=43)       0.997   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X37Y120.B      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X46Y79.A6      net (fanout=2)        2.051   system/ipb_from_masters[2]_ipb_write
    SLICE_X46Y79.A       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X25Y129.A5     net (fanout=36)       3.146   user_ipb_mosi[0]_ipb_write
    SLICE_X25Y129.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X25Y129.CX     net (fanout=3)        0.266   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X25Y129.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (0.619ns logic, 6.460ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" TS_clk125_2_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (SLICE_X25Y129.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/toggle (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.397 - 1.309)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 4.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/toggle to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y127.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/toggle
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/toggle
    SLICE_X25Y129.A1     net (fanout=3)        0.265   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/toggle
    SLICE_X25Y129.CLK    Tah         (-Th)     0.055   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.043ns logic, 0.265ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.541 - 0.404)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X25Y129.AQ        Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    RAMB36_X1Y26.WEAL0      net (fanout=2)        0.239   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<0>
    RAMB36_X1Y26.CLKARDCLKL Trckc_WEA   (-Th)     0.127   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.210ns (-0.029ns logic, 0.239ns route)
                                                          (-13.8% logic, 113.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.541 - 0.404)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X25Y129.AQ        Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    RAMB36_X1Y26.WEAU0      net (fanout=2)        0.243   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<0>
    RAMB36_X1Y26.CLKARDCLKU Trckc_WEA   (-Th)     0.127   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.214ns (-0.029ns logic, 0.243ns route)
                                                          (-13.6% logic, 113.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" TS_clk125_2_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.822ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160p_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100068 paths analyzed, 1689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.511ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_14 (SLICE_X34Y91.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.135ns (Levels of Logic = 11)
  Clock Path Skew:      -0.171ns (2.944 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y91.B4      net (fanout=70)       4.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT61
                                                       system/sram1_if/sramInterface/data_i_r_14
    -------------------------------------------------  ---------------------------
    Total                                     16.135ns (1.249ns logic, 14.886ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.103ns (Levels of Logic = 11)
  Clock Path Skew:      -0.178ns (2.944 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y91.B4      net (fanout=70)       4.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT61
                                                       system/sram1_if/sramInterface/data_i_r_14
    -------------------------------------------------  ---------------------------
    Total                                     16.103ns (1.249ns logic, 14.854ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.869ns (Levels of Logic = 11)
  Clock Path Skew:      -0.171ns (2.944 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y91.B4      net (fanout=70)       4.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT61
                                                       system/sram1_if/sramInterface/data_i_r_14
    -------------------------------------------------  ---------------------------
    Total                                     15.869ns (1.249ns logic, 14.620ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_4 (SLICE_X37Y91.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.060ns (Levels of Logic = 11)
  Clock Path Skew:      -0.154ns (2.961 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y91.B4      net (fanout=70)       4.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     16.060ns (1.249ns logic, 14.811ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.028ns (Levels of Logic = 11)
  Clock Path Skew:      -0.161ns (2.961 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y91.B4      net (fanout=70)       4.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     16.028ns (1.249ns logic, 14.779ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.794ns (Levels of Logic = 11)
  Clock Path Skew:      -0.154ns (2.961 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y91.B4      net (fanout=70)       4.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y91.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     15.794ns (1.249ns logic, 14.545ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X34Y90.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.013ns (Levels of Logic = 11)
  Clock Path Skew:      -0.170ns (2.945 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y122.C2     net (fanout=69)       1.189   system/ipb_arb/src<0>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y90.B4      net (fanout=70)       4.267   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y90.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     16.013ns (1.249ns logic, 14.764ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.981ns (Levels of Logic = 11)
  Clock Path Skew:      -0.177ns (2.945 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X33Y122.C1     net (fanout=2)        1.157   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y90.B4      net (fanout=70)       4.267   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y90.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     15.981ns (1.249ns logic, 14.732ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.747ns (Levels of Logic = 11)
  Clock Path Skew:      -0.170ns (2.945 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X33Y122.C5     net (fanout=68)       0.923   system/ipb_arb/src<1>
    SLICE_X33Y122.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X30Y113.B2     net (fanout=111)      1.333   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X30Y113.B      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C4     net (fanout=2)        0.637   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X30Y109.C      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X31Y109.A6     net (fanout=7)        0.260   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X31Y109.A      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y109.A6     net (fanout=1)        0.252   system/ipb_fabric/N01
    SLICE_X30Y109.A      Tilo                  0.068   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A5     net (fanout=38)       0.447   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y111.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A3      net (fanout=33)       4.234   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y56.A       Tilo                  0.068   system/sram1_if/cs_from_bist
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y56.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y56.BMUX    Tilo                  0.186   system/sram1_if/cs_from_bist
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A4      net (fanout=7)        1.084   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X40Y51.C2      net (fanout=5)        0.720   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X40Y51.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y90.B4      net (fanout=70)       4.267   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y90.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (1.249ns logic, 14.498ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X34Y86.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.416 - 1.319)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X34Y86.B5      net (fanout=75)       0.318   system/regs_from_ipbus<8><0>
    SLICE_X34Y86.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.058ns logic, 0.318ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X35Y88.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.415 - 1.319)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X35Y88.D5      net (fanout=75)       0.320   system/regs_from_ipbus<8><0>
    SLICE_X35Y88.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.058ns logic, 0.320ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/WE_B_O (SLICE_X45Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/WE_B_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2 to system/sram1_if/sramInterface/WE_B_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y44.AQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X45Y44.A5      net (fanout=7)        0.071   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X45Y44.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram1_if/sramInterface/WE_B_O_rstpot
                                                       system/sram1_if/sramInterface/WE_B_O
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<3>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y36.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.230ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X76Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.861 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X75Y84.A6      net (fanout=1)        1.594   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.689ns logic, 2.368ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X79Y83.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X79Y83.A2      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X76Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.861 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X75Y84.A6      net (fanout=1)        1.594   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.689ns logic, 2.368ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X79Y83.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X79Y83.A2      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X76Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.861 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X75Y84.A6      net (fanout=1)        1.594   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.689ns logic, 2.368ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X79Y83.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.861 - 0.919)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X79Y83.A2      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X79Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X75Y84.A3      net (fanout=2)        0.679   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>
    SLICE_X75Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y81.CE      net (fanout=4)        0.774   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    SLICE_X56Y83.AI      net (fanout=2)        0.153   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<6>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.028ns logic, 0.153ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X56Y85.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.454 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    SLICE_X56Y85.BI      net (fanout=4)        0.153   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<14>
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.029ns logic, 0.153ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X76Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y81.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X76Y81.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X76Y81.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm" 
TS_user_clk125_2 /         1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm" TS_user_clk125_2 /
        1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Location pin: MMCM_ADV_X0Y1.CLKOUT3
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk400_dcm
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Location pin: MMCM_ADV_X0Y1.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk320_dcm
--------------------------------------------------------------------------------
Slack: 3.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Location pin: MMCM_ADV_X0Y1.CLKIN2
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk160from125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"     
    TS_user_clk125_2_0 / 1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 834 paths analyzed, 398 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.368ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y36.ADDRBWRADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.964 - 0.963)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y187.CQ           Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_5
                                                             usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4
    RAMB36_X5Y36.ADDRBWRADDRU6 net (fanout=23)       2.427   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4
    RAMB36_X5Y36.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            3.244ns (0.817ns logic, 2.427ns route)
                                                             (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y36.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.964 - 0.963)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y187.CQ           Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_5
                                                             usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4
    RAMB36_X5Y36.ADDRBWRADDRL6 net (fanout=23)       2.426   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_4
    RAMB36_X5Y36.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            3.243ns (0.817ns logic, 2.426ns route)
                                                             (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y39.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (1.500 - 1.482)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_2 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y180.CQ        Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_2
    RAMB36_X2Y39.DIBDI2     net (fanout=2)        1.974   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<2>
    RAMB36_X2Y39.CLKBWRCLKL Trdck_DIB             0.707   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[0].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.062ns (1.088ns logic, 1.974ns route)
                                                          (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"
        TS_user_clk125_2_0 / 1.28 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y37.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.553 - 0.406)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y184.BQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17
    RAMB36_X3Y37.DIBDI1     net (fanout=2)        0.250   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<17>
    RAMB36_X3Y37.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.167ns (-0.083ns logic, 0.250ns route)
                                                          (-49.7% logic, 149.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y38.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_24 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.559 - 0.407)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_24 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y186.AQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_24
    RAMB36_X3Y38.DIBDI0     net (fanout=2)        0.264   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<24>
    RAMB36_X3Y38.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.181ns (-0.083ns logic, 0.264ns route)
                                                          (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y38.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_25 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.559 - 0.407)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_25 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y186.BQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_25
    RAMB36_X3Y38.DIBDI1     net (fanout=2)        0.264   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<25>
    RAMB36_X3Y38.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.181ns (-0.083ns logic, 0.264ns route)
                                                          (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"
        TS_user_clk125_2_0 / 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Location pin: MMCM_ADV_X0Y1.CLKOUT3
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk400_dcm
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Location pin: MMCM_ADV_X0Y1.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk320_dcm
--------------------------------------------------------------------------------
Slack: 3.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Location pin: MMCM_ADV_X0Y1.CLKIN2
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk160from125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y48.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y46.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y44.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm"     
    TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Location pin: BUFGCTRL_X0Y10.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_PS_dcm
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Location pin: SLICE_X1Y123.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2/SR
  Location pin: SLICE_X2Y123.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_1/SR
  Location pin: OLOGIC_X0Y125.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o_1/SR
  Location pin: OLOGIC_X1Y137.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 1.424ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_dl/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/i_shutter_dl/SRL16E/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------
Slack: 4.842ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR/CK
  Location pin: OLOGIC_X0Y127.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160
--------------------------------------------------------------------------------
Slack: 993.750ns (max period limit - period)
  Period: 6.250ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1148 paths analyzed, 758 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.493ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q (SLICE_X0Y150.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (1.378 - 1.462)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y106.CQ      Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    SLICE_X0Y150.AX      net (fanout=12)       1.954   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
    SLICE_X0Y150.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_strip_rx/shutter_open_q
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.396ns logic, 1.954ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y35.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          2.500ns
  Data Path Delay:      2.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (1.491 - 1.570)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y62.BQ         Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<3>
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_1
    RAMB18_X0Y35.DIBDI1    net (fanout=1)        1.300   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<1>
    RAMB18_X0Y35.CLKBWRCLK Trdck_DIB             0.707   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    ---------------------------------------------------  ---------------------------
    Total                                        2.344ns (1.044ns logic, 1.300ns route)
                                                         (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_3 (SLICE_X6Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/g_data[3].Inst_strip_rxdata/data_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.208ns (1.368 - 1.576)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/g_data[3].Inst_strip_rxdata/data_out to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_o<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/g_data[3].Inst_strip_rxdata/data_out
    SLICE_X6Y62.DX       net (fanout=1)        1.798   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_o<3>
    SLICE_X6Y62.CLK      Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[0].i_strip_rx/data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.415ns logic, 1.798ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y48.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_6 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.564 - 0.415)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_6 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X5Y123.BQ           Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<9>
                                                            usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_6
    RAMB18_X0Y48.ADDRBWRADDR8 net (fanout=6)        0.171   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<6>
    RAMB18_X0Y48.WRCLK        Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                            usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.172ns (0.001ns logic, 0.171ns route)
                                                            (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y44.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.773 - 0.613)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y121.CQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2
    RAMB18_X0Y44.DIBDI2  net (fanout=1)        0.314   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<14>
    RAMB18_X0Y44.WRCLK   Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (-0.100ns logic, 0.314ns route)
                                                       (-46.7% logic, 146.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y44.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.773 - 0.613)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y121.BQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1
    RAMB18_X0Y44.DIBDI1  net (fanout=1)        0.315   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<13>
    RAMB18_X0Y44.WRCLK   Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (-0.100ns logic, 0.315ns route)
                                                       (-46.5% logic, 146.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y48.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y46.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y44.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"   
      TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.390ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (SLICE_X3Y123.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.C1      net (fanout=1)        0.580   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y123.CE      net (fanout=2)        0.379   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y123.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.999ns logic, 1.304ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C2      net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X3Y123.B4      net (fanout=6)        0.423   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y123.CE      net (fanout=2)        0.379   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y123.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.791ns logic, 1.267ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y124.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.C4      net (fanout=1)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.CMUX    Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y123.CE      net (fanout=2)        0.379   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y123.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.909ns logic, 1.110ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (SLICE_X2Y124.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.C1      net (fanout=1)        0.580   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.999ns logic, 1.289ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.043ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C2      net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X3Y123.B4      net (fanout=6)        0.423   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.791ns logic, 1.252ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y124.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.C4      net (fanout=1)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.CMUX    Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (0.909ns logic, 1.095ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (SLICE_X2Y124.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.C1      net (fanout=1)        0.580   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X3Y123.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.999ns logic, 1.289ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.043ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C2      net (fanout=1)        0.465   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    SLICE_X3Y123.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X3Y123.B4      net (fanout=6)        0.423   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.791ns logic, 1.252ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y124.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.C4      net (fanout=1)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X3Y123.CMUX    Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X3Y123.B3      net (fanout=4)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X3Y123.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y124.CE      net (fanout=2)        0.364   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y124.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (0.909ns logic, 1.095ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_3 (SLICE_X2Y117.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_3 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_3 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y117.BMUX    Tshcko                0.129   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_3
    SLICE_X2Y117.DX      net (fanout=1)        0.050   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<3>
    SLICE_X2Y117.CLK     Tckdi       (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_3
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.053ns logic, 0.050ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0 (SLICE_X2Y117.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y117.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0
    SLICE_X2Y117.AX      net (fanout=1)        0.099   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<0>
    SLICE_X2Y117.CLK     Tckdi       (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (SLICE_X2Y123.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
    SLICE_X2Y123.D5      net (fanout=1)        0.073   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
    SLICE_X2Y123.CLK     Tah         (-Th)     0.057   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_01
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.041ns logic, 0.073ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Location pin: BUFGCTRL_X0Y10.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_PS_dcm
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Location pin: SLICE_X1Y123.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2/SR
  Location pin: SLICE_X2Y123.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2486 paths analyzed, 497 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.847ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12 (SLICE_X17Y168.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.875 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y171.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D2     net (fanout=28)       1.311   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.791ns logic, 1.926ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.875 - 0.947)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y168.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D1     net (fanout=61)       1.199   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.835ns logic, 1.814ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.875 - 0.938)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y169.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B5     net (fanout=1)        0.427   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o_SW0
    SLICE_X13Y169.A6     net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
    SLICE_X13Y169.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D5     net (fanout=10)       0.495   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_12
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.971ns logic, 1.647ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13 (SLICE_X17Y168.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.875 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y171.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D2     net (fanout=28)       1.311   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.791ns logic, 1.926ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.875 - 0.947)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y168.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D1     net (fanout=61)       1.199   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.835ns logic, 1.814ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.875 - 0.938)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y169.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B5     net (fanout=1)        0.427   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o_SW0
    SLICE_X13Y169.A6     net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
    SLICE_X13Y169.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D5     net (fanout=10)       0.495   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_13
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.971ns logic, 1.647ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (SLICE_X17Y168.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.875 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y171.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D2     net (fanout=28)       1.311   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd3
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.791ns logic, 1.926ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.875 - 0.947)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y168.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D1     net (fanout=61)       1.199   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/state_FSM_FFd2
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.835ns logic, 1.814ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.875 - 0.938)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y169.CQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B5     net (fanout=1)        0.427   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_dl_q
    SLICE_X13Y169.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o_SW0
    SLICE_X13Y169.A6     net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
    SLICE_X13Y169.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/N26
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D5     net (fanout=10)       0.495   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/test_beam_test_beam_OR_958_o
    SLICE_X16Y165.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv11
    SLICE_X16Y165.C6     net (fanout=1)        0.123   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
    SLICE_X16Y165.C      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv12
    SLICE_X17Y168.CE     net (fanout=4)        0.492   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/_n0351_inv
    SLICE_X17Y168.CLK    Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.971ns logic, 1.647ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1 (SLICE_X19Y171.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y171.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0
    SLICE_X19Y171.A5     net (fanout=6)        0.075   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<0>
    SLICE_X19Y171.CLK    Tah         (-Th)     0.082   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux11111
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (SLICE_X11Y157.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y157.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    SLICE_X11Y157.C5     net (fanout=2)        0.066   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
    SLICE_X11Y157.CLK    Tah         (-Th)     0.056   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out_rstpot
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31 (SLICE_X29Y178.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y178.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31
    SLICE_X29Y178.A5     net (fanout=3)        0.071   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<31>
    SLICE_X29Y178.CLK    Tah         (-Th)     0.055   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2411
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_31
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_1/SR
  Location pin: OLOGIC_X0Y125.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o_1/SR
  Location pin: OLOGIC_X1Y137.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 1.424ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_dl/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/i_shutter_dl/SRL16E/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------
Slack: 4.842ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR/CK
  Location pin: OLOGIC_X0Y127.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160
--------------------------------------------------------------------------------
Slack: 993.750ns (max period limit - period)
  Period: 6.250ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.978ns|            0|            0|            0|      1084196|
| TS_clk125_2_n                 |      8.000ns|      4.207ns|      7.978ns|            0|            0|         2456|      1081740|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.581ns|          N/A|            0|            0|       140533|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     24.991ns|          N/A|            0|            0|       834791|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_user_clk125_2_0           |      8.000ns|      7.863ns|      7.978ns|            0|            0|         1744|         4604|
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      3.368ns|      6.232ns|            0|            0|          834|         3770|
|   op_i_clocks_clk160p_dcm_0   |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      2.500ns|      2.493ns|          N/A|            0|            0|         1148|            0|
|    top_i_clocks_clk400_dcm_0  |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      6.250ns|      2.390ns|          N/A|            0|            0|          136|            0|
|    top_i_clocks_clk160_PS_dcm_|             |             |             |             |             |             |             |
|    0                          |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      3.125ns|      2.847ns|          N/A|            0|            0|         2486|            0|
|    top_i_clocks_clk320_dcm_0  |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|    top_i_clocks_clk160_dcm_0  |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.511ns|          N/A|            0|            0|       100068|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_user_clk125_2              |      8.000ns|      4.000ns|      7.110ns|            0|            0|            0|            0|
|  TS_usr_i_MPA_wrapper_i_MPA_to|      6.250ns|      3.000ns|      5.555ns|            0|            0|            0|            0|
|  p_i_clocks_clk160p_dcm       |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      2.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk400_dcm      |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk160_PS_dcm   |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      3.125ns|      2.400ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk320_dcm      |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk160_dcm      |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.380ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.380ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.230ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.991|         |         |         |
clk125_2_p     |   24.991|         |         |         |
fmc2_la_n<0>   |   12.158|    5.163|         |         |
fmc2_la_p<0>   |   12.158|    5.163|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.991|         |         |         |
clk125_2_p     |   24.991|         |         |         |
fmc2_la_n<0>   |   12.158|    5.163|         |         |
fmc2_la_p<0>   |   12.158|    5.163|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_la_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.470|         |         |         |
clk125_2_p     |   11.470|         |         |         |
fmc2_la_n<0>   |    3.786|    4.810|    4.404|    4.924|
fmc2_la_p<0>   |    3.786|    4.810|    4.404|    4.924|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_la_p<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.470|         |         |         |
clk125_2_p     |   11.470|         |         |         |
fmc2_la_n<0>   |    3.786|    4.810|    4.404|    4.924|
fmc2_la_p<0>   |    3.786|    4.810|    4.404|    4.924|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.245|         |         |         |
xpoint1_clk1_p |    3.245|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.245|         |         |         |
xpoint1_clk1_p |    3.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1211984 paths, 0 nets, and 61623 connections

Design statistics:
   Minimum period:  24.991ns{1}   (Maximum frequency:  40.014MHz)
   Maximum path delay from/to any node:  14.632ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 22 15:50:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 944 MB



