###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:52:48 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.003 ns) Setup Check with Pin ro_reg[0][3][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.002
          Data Path:+    1.811
              Slack:=    0.003

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.474    1.512  
  g43064/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.102    1.614  
  cts_opt_inst_FE_PHC1382_n_1978/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.307   0.199    1.813  
  ro_reg[0][3][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.031   0.000    1.813  
#--------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.005 ns) Setup Check with Pin ro_reg[2][1][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.002
          Data Path:+    1.808
              Slack:=    0.005

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.534  
  g43056/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.085    1.619  
  cts_opt_inst_FE_PHC1207_n_1986/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.280   0.191    1.810  
  ro_reg[2][1][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.810  
#--------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.008 ns) Setup Check with Pin ro_reg[0][3][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.072
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.795
              Slack:=    0.008

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.478    1.515  
  g42833/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.079    1.594  
  cts_opt_inst_FE_PHC971_n_2209/Y    -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.271   0.204    1.798  
  ro_reg[0][3][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.798  
#--------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.017 ns) Setup Check with Pin ro_reg[1][2][2]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.002
          Data Path:+    1.795
              Slack:=    0.017

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.492    1.530  
  g43031/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.079    1.609  
  cts_opt_inst_FE_PHC1197_n_2011/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.272   0.189    1.798  
  ro_reg[1][2][2]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.028   0.000    1.798  
#--------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.020 ns) Setup Check with Pin ro_reg[0][3][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.072
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.783
              Slack:=    0.020

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.479    1.516  
  g42832/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.068    1.584  
  cts_opt_inst_FE_PHC967_n_2210/Y    -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.256   0.201    1.785  
  ro_reg[0][3][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.065   0.000    1.785  
#--------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.020 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.786
              Slack:=    0.020

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.350    1.519  
  MR[2].MC[7].MUL_mul_15_35_g2169/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.114    1.633  
  cts_opt_inst_FE_PHC1761_MR_2_MC_7_MUL_mul_15_35_n_4/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.093   0.155    1.788  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.788  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.021 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.784
              Slack:=    0.021

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.349    1.518  
  MR[2].MC[7].MUL_mul_15_35_g2171/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.115    1.633  
  cts_opt_inst_FE_PHC1740_MR_2_MC_7_MUL_mul_15_35_n_2/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.093   0.154    1.787  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.062   0.000    1.787  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.022 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.783
              Slack:=    0.022

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.348    1.517  
  MR[2].MC[7].MUL_mul_15_35_g2170/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.114    1.631  
  cts_opt_inst_FE_PHC1781_MR_2_MC_7_MUL_mul_15_35_n_3/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.093   0.155    1.786  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D            -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.786  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.026 ns) Setup Check with Pin VALID_data_reg[4][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[4][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.026

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g43897/Y                           -      A0->Y  F     OAI31_X1M_A9PP140ZTUL_C35         1  0.085   0.018    1.779  
  VALID_data_reg[4][0]/D             -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.085   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.031 ns) Setup Check with Pin retime_s1_83_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_83_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.775
              Slack:=    0.031

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y    F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g44078/Y                           -      B1N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.222   0.084    1.777  
  retime_s1_83_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.051   0.000    1.777  
#---------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.034 ns) Setup Check with Pin ro_reg[1][2][12]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.770
              Slack:=    0.034

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.479    1.517  
  g43041/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.062    1.579  
  cts_opt_inst_FE_PHC1421_n_2001/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.248   0.193    1.772  
  ro_reg[1][2][12]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.772  
#--------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.034 ns) Setup Check with Pin ro_reg[2][1][10]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.782
              Slack:=    0.034

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.496    1.534  
  g43055/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.067    1.601  
  cts_opt_inst_FE_PHC1152_n_1987/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.256   0.183    1.784  
  ro_reg[2][1][10]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.000    1.784  
#--------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.036 ns) Setup Check with Pin ro_reg[1][2][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.770
              Slack:=    0.036

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.479    1.517  
  g43040/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.061    1.578  
  cts_opt_inst_FE_PHC957_n_2002/Y    -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.247   0.194    1.772  
  ro_reg[1][2][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.772  
#--------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.041 ns) Setup Check with Pin retime_s2_158_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.056
        Uncertainty:-    0.125
      Required Time:=    1.820
       Launch Clock:=    0.002
          Data Path:+    1.777
              Slack:=    0.041

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g44084/Y                           -      A0->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.085   0.018    1.779  
  retime_s2_158_reg/D                -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.042 ns) Setup Check with Pin ro_reg[2][1][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.042

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.496    1.533  
  g43054/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.062    1.596  
  cts_opt_inst_FE_PHC1126_n_1988/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.249   0.181    1.776  
  ro_reg[2][1][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.026   0.000    1.776  
#--------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.044 ns) Setup Check with Pin retime_s1_6_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_6_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.056
        Uncertainty:-    0.125
      Required Time:=    1.820
       Launch Clock:=    0.002
          Data Path:+    1.773
              Slack:=    0.044

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g44609/Y                           -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       1  0.085   0.014    1.776  
  retime_s1_6_reg/D                  -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.031   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.045 ns) Setup Check with Pin VALID_data_reg[5][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.045

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.191    1.693  
  g43898/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.761  
  VALID_data_reg[5][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.045 ns) Setup Check with Pin ro_reg[2][1][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.770
              Slack:=    0.045

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.496    1.534  
  g43053/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.059    1.593  
  cts_opt_inst_FE_PHC1141_n_1989/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.244   0.180    1.772  
  ro_reg[2][1][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.026   0.000    1.772  
#--------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.046 ns) Setup Check with Pin VALID_data_reg[3][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.046

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43896/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.761  
  VALID_data_reg[3][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.047 ns) Setup Check with Pin VALID_data_reg[1][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43907/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.760  
  VALID_data_reg[1][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.760  
#--------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.048 ns) Setup Check with Pin VALID_data_reg[2][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.757
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43899/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.760  
  VALID_data_reg[2][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.053   0.000    1.760  
#--------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.048 ns) Setup Check with Pin ro_reg[2][1][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.002
          Data Path:+    1.762
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.534  
  g43052/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.049    1.583  
  cts_opt_inst_FE_PHC1675_n_1990/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.230   0.181    1.764  
  ro_reg[2][1][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.041   0.000    1.764  
#--------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.049 ns) Setup Check with Pin VALID_data_reg[6][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[6][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.756
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.190    1.692  
  g43901/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.758  
  VALID_data_reg[6][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.758  
#--------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.049 ns) Setup Check with Pin VALID_data_reg[8][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[8][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.187    1.689  
  g43902/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.756  
  VALID_data_reg[8][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.050 ns) Setup Check with Pin VALID_data_reg[7][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[7][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.050

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.188    1.690  
  g43900/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.756  
  VALID_data_reg[7][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.052 ns) Setup Check with Pin ro_reg[1][2][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.052

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.480    1.517  
  g43042/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.053    1.570  
  cts_opt_inst_FE_PHC1290_n_2000/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.235   0.186    1.756  
  ro_reg[1][2][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.048   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.053 ns) Setup Check with Pin ro_reg[2][1][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.002
          Data Path:+    1.757
              Slack:=    0.053

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.535  
  g43051/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.046    1.581  
  cts_opt_inst_FE_PHC1659_n_1991/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.227   0.179    1.760  
  ro_reg[2][1][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.760  
#--------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.054 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.796
              Slack:=    0.054

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2194/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.151    1.673  
  cts_opt_inst_FE_PHC1428_MR_3_MC_6_MUL_mul_15_35_n_8/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.068   0.125    1.798  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/D          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.798  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.054 ns) Setup Check with Pin VALID_data_reg[11][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[11][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.002
          Data Path:+    1.752
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43905/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.755  
  VALID_data_reg[11][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.755  
#--------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.055 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.846
       Launch Clock:=    0.002
          Data Path:+    1.789
              Slack:=    0.055

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.352    1.521  
  MR[3].MC[6].MUL_mul_15_35_g2197/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.148    1.669  
  cts_opt_inst_FE_PHC1312_MR_3_MC_6_MUL_mul_15_35_n_5/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.063   0.122    1.791  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/D          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.791  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.055 ns) Setup Check with Pin VALID_data_reg[10][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[10][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.002
          Data Path:+    1.752
              Slack:=    0.055

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43904/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.754  
  VALID_data_reg[10][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.754  
#--------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.055 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.795
              Slack:=    0.055

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2201/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.152    1.673  
  cts_opt_inst_FE_PHC1355_MR_3_MC_6_MUL_mul_15_35_n_1/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.067   0.124    1.797  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.058   0.000    1.797  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.056 ns) Setup Check with Pin retime_s4_177_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_177_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.075
        Uncertainty:-    0.125
      Required Time:=    1.802
       Launch Clock:=    0.002
          Data Path:+    1.745
              Slack:=    0.056

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.256    1.424  
  g44892/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.141    1.566  
  cts_opt_inst_FE_PHC1017_n_970/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.160   0.181    1.747  
  retime_s4_177_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.075   0.000    1.747  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.056 ns) Setup Check with Pin VALID_data_reg[9][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[9][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.751
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43903/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.754  
  VALID_data_reg[9][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.754  
#--------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.057 ns) Setup Check with Pin retime_s3_265_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_265_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.794
              Slack:=    0.057

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44074/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.091    1.779  
  cts_opt_inst_FE_PHC1841_n_1792/Y   -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          1  0.026   0.017    1.796  
  retime_s3_265_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    1.796  
#-------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.057 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.057

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.343    1.512  
  MR[1].MC[7].MUL_mul_15_35_g2172/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.104    1.616  
  cts_opt_inst_FE_PHC1783_MR_1_MC_7_MUL_mul_15_35_n_1/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.076   0.140    1.756  
  MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.048   0.000    1.756  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.058 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.058

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.337    1.506  
  MR[1].MC[7].MUL_mul_15_35_g2170/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.108    1.614  
  cts_opt_inst_FE_PHC1832_MR_1_MC_7_MUL_mul_15_35_n_3/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.082   0.143    1.757  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.049   0.000    1.757  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.060 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.790
              Slack:=    0.060

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2195/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.149    1.670  
  cts_opt_inst_FE_PHC1262_MR_3_MC_6_MUL_mul_15_35_n_7/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.064   0.122    1.793  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/D          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.793  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.061 ns) Setup Check with Pin ro_reg[2][1][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.061

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.535  
  g43058/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.044    1.578  
  cts_opt_inst_FE_PHC2180_n_1984/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.224   0.122    1.700  
  cts_opt_inst_FE_PHC2025_n_1984/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.050   0.056    1.756  
  ro_reg[2][1][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.061 ns) Setup Check with Pin ro_reg[2][1][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.751
              Slack:=    0.061

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.535  
  g43050/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.042    1.577  
  cts_opt_inst_FE_PHC1738_n_1992/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.222   0.176    1.753  
  ro_reg[2][1][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.753  
#--------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.061 ns) Setup Check with Pin retime_s1_29_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_29_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.803
       Launch Clock:=    0.002
          Data Path:+    1.740
              Slack:=    0.061

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.257    1.425  
  g44680/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.139    1.564  
  cts_opt_inst_FE_PHC1005_n_1182/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.156   0.178    1.742  
  retime_s1_29_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.072   0.000    1.742  
#---------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.062 ns) Setup Check with Pin retime_s2_177_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_177_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.002
          Data Path:+    1.747
              Slack:=    0.062

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.311    1.480  
  g45178/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.487   0.128    1.608  
  cts_opt_inst_FE_PHC2299_n_709/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35           1  0.119   0.041    1.649  
  cts_opt_inst_FE_PHC2045_n_709/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.017   0.049    1.698  
  cts_opt_inst_FE_PHC2129_n_709/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.029   0.051    1.749  
  retime_s2_177_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    1.749  
#---------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.064 ns) Setup Check with Pin ro_reg[2][1][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.747
              Slack:=    0.064

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.535  
  g43048/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.040    1.575  
  cts_opt_inst_FE_PHC1678_n_1994/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.220   0.175    1.750  
  ro_reg[2][1][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.750  
#--------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.065 ns) Setup Check with Pin ro_reg[2][1][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.747
              Slack:=    0.065

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.498    1.535  
  g43045/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.039    1.574  
  cts_opt_inst_FE_PHC1536_n_1997/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.219   0.175    1.749  
  ro_reg[2][1][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.749  
#--------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.065 ns) Setup Check with Pin retime_s3_345_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_345_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.073
        Uncertainty:-    0.125
      Required Time:=    1.804
       Launch Clock:=    0.002
          Data Path:+    1.736
              Slack:=    0.065

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.258    1.426  
  g44735/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.136    1.562  
  cts_opt_inst_FE_PHC1059_n_1127/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.152   0.176    1.738  
  retime_s3_345_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.069   0.000    1.738  
#---------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.068 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.779
              Slack:=    0.068

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.342    1.511  
  MR[1].MC[7].MUL_mul_15_35_g2171/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.148    1.659  
  cts_opt_inst_FE_PHC1764_MR_1_MC_7_MUL_mul_15_35_n_2/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.063   0.122    1.781  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.781  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.068 ns) Setup Check with Pin retime_s3_288_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_288_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.780
              Slack:=    0.068

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44077/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.089    1.782  
  retime_s3_288_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.782  
#-------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.068 ns) Setup Check with Pin ro_reg[1][2][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.740
              Slack:=    0.068

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.480    1.517  
  g43043/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.044    1.562  
  cts_opt_inst_FE_PHC1356_n_1999/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.225   0.180    1.742  
  ro_reg[1][2][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.043   0.000    1.742  
#--------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.068 ns) Setup Check with Pin retime_s5_133_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_133_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.073
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.734
              Slack:=    0.068

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.258    1.426  
  g45012/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.136    1.562  
  cts_opt_inst_FE_PHC961_n_850/Y     -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.151   0.174    1.736  
  retime_s5_133_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.066   0.000    1.736  
#---------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.068 ns) Setup Check with Pin retime_s3_283_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_283_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.779
              Slack:=    0.068

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44076/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.782  
  retime_s3_283_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.782  
#-------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.069 ns) Setup Check with Pin retime_s3_322_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_322_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.073
        Uncertainty:-    0.125
      Required Time:=    1.804
       Launch Clock:=    0.002
          Data Path:+    1.733
              Slack:=    0.069

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.259    1.427  
  g44720/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.134    1.562  
  cts_opt_inst_FE_PHC1195_n_1142/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.148   0.174    1.736  
  retime_s3_322_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.067   0.000    1.736  
#---------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.069 ns) Setup Check with Pin retime_s2_38_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_38_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.779
              Slack:=    0.069

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.192    1.694  
  g44083/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.781  
  retime_s2_38_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.781  
#-------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.069 ns) Setup Check with Pin retime_s3_277_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_277_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.777
              Slack:=    0.069

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.188    1.690  
  g44075/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.090    1.779  
  retime_s3_277_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.069 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.778
              Slack:=    0.069

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.341    1.509  
  MR[1].MC[7].MUL_mul_15_35_g2169/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.148    1.657  
  cts_opt_inst_FE_PHC1782_MR_1_MC_7_MUL_mul_15_35_n_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.063   0.123    1.780  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.780  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.070 ns) Setup Check with Pin retime_s2_26_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_26_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.778
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44082/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.780  
  retime_s2_26_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.780  
#-------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.070 ns) Setup Check with Pin retime_s1_195_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_195_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.738
              Slack:=    0.070

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.306    1.475  
  g44944/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.486   0.124    1.599  
  cts_opt_inst_FE_PHC2028_n_918/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.112   0.084    1.683  
  cts_opt_inst_FE_PHC2131_n_918/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.035   0.057    1.740  
  retime_s1_195_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.740  
#---------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.070 ns) Setup Check with Pin retime_s2_20_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_20_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.189    1.691  
  g44081/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.779  
  retime_s2_20_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.070 ns) Setup Check with Pin retime_s1_34_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_34_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.189    1.691  
  g44073/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.779  
  retime_s1_34_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.071 ns) Setup Check with Pin ro_reg[1][2][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.741
              Slack:=    0.071

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.480    1.517  
  g43044/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.869   0.050    1.567  
  cts_opt_inst_FE_PHC1183_n_1998/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.231   0.176    1.743  
  ro_reg[1][2][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.026   0.000    1.743  
#--------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.071 ns) Setup Check with Pin ro_reg[2][1][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.741
              Slack:=    0.071

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.498    1.535  
  g43046/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.035    1.570  
  cts_opt_inst_FE_PHC1464_n_1996/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.213   0.173    1.743  
  ro_reg[2][1][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.743  
#--------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.071 ns) Setup Check with Pin ro_reg[2][1][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.740
              Slack:=    0.071

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.498    1.535  
  g43049/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.034    1.570  
  cts_opt_inst_FE_PHC1491_n_1993/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.213   0.173    1.743  
  ro_reg[2][1][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.743  
#--------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.076 ns) Setup Check with Pin retime_s4_158_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.076

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44079/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.089    1.776  
  retime_s4_158_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.077 ns) Setup Check with Pin retime_s2_6_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_6_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.077

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44080/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.776  
  retime_s2_6_reg/D                  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.078 ns) Setup Check with Pin ro_reg[2][1][2]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.002
          Data Path:+    1.736
              Slack:=    0.078

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.498    1.535  
  g43047/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.033    1.568  
  cts_opt_inst_FE_PHC1448_n_1995/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.211   0.170    1.738  
  ro_reg[2][1][2]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.738  
#--------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.078 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.772
              Slack:=    0.078

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.501  
  MR[0].MC[7].MUL_mul_15_35_g2169/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.149    1.650  
  cts_opt_inst_FE_PHC1784_MR_0_MC_7_MUL_mul_15_35_n_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.064   0.124    1.774  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.774  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.078 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.846
       Launch Clock:=    0.002
          Data Path:+    1.765
              Slack:=    0.078

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2172/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.147    1.648  
  cts_opt_inst_FE_PHC1787_MR_0_MC_7_MUL_mul_15_35_n_1/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.061   0.120    1.768  
  MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.768  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.079 ns) Setup Check with Pin retime_s2_151_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_151_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.725
              Slack:=    0.079

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.259    1.427  
  g45148/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.131    1.559  
  cts_opt_inst_FE_PHC1087_n_739/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.144   0.169    1.727  
  retime_s2_151_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.727  
#---------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.080 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.770
              Slack:=    0.080

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2171/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.148    1.650  
  cts_opt_inst_FE_PHC1793_MR_0_MC_7_MUL_mul_15_35_n_2/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.063   0.123    1.772  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.772  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.080 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.770
              Slack:=    0.080

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2198/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.142    1.663  
  cts_opt_inst_FE_PHC1236_MR_3_MC_6_MUL_mul_15_35_n_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.054   0.109    1.773  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.773  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.081 ns) Setup Check with Pin retime_s2_133_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_133_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.002
          Data Path:+    1.726
              Slack:=    0.081

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.259    1.428  
  g44639/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.131    1.559  
  cts_opt_inst_FE_PHC1144_n_1223/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.144   0.169    1.728  
  retime_s2_133_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.728  
#---------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.082 ns) Setup Check with Pin retime_s5_136_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_136_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.002
          Data Path:+    1.728
              Slack:=    0.082

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.298    1.467  
  g45017/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.483   0.129    1.596  
  cts_opt_inst_FE_PHC2032_n_845/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.120   0.086    1.681  
  cts_opt_inst_FE_PHC2059_n_845/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.034   0.049    1.730  
  retime_s5_136_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    1.730  
#---------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.083 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.766
              Slack:=    0.083

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2170/Y                      -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.147    1.649  
  cts_opt_inst_FE_PHC1777_MR_0_MC_7_MUL_mul_15_35_n_3/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.062   0.120    1.769  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/D           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.053   0.000    1.769  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.084 ns) Setup Check with Pin retime_s3_303_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_303_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.723
              Slack:=    0.084

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.283    1.378  
  g44130/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.158    1.536  
  cts_opt_inst_FE_PHC1053_n_1736/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.183   0.190    1.725  
  retime_s3_303_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.079   0.000    1.725  
#--------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.084 ns) Setup Check with Pin ro_reg[2][1][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.002
          Data Path:+    1.730
              Slack:=    0.084

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.412  
  g43059/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.139    1.551  
  cts_opt_inst_FE_PHC2015_n_1983/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.184   0.120    1.671  
  cts_opt_inst_FE_PHC2103_n_1983/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.061   0.062    1.732  
  ro_reg[2][1][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.022   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.087 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.760
              Slack:=    0.087

#----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                      -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                                       -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y                        -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y                       -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                          -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                          -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                          -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                          -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                         -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                                -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y                        -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1109/Y                       -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.136    1.659  
  cts_opt_inst_FE_PHC1110_AR_3_AC_7_ACC_add_31_50_n_10/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.047   0.103    1.762  
  AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/D            -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.762  
#----------------------------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.092 ns) Setup Check with Pin retime_s4_180_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_180_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.716
              Slack:=    0.092

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.350   0.260    1.429  
  g44897/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.309   0.126    1.555  
  cts_opt_inst_FE_PHC1034_n_965/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.135   0.163    1.718  
  retime_s4_180_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.718  
#---------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.095 ns) Setup Check with Pin retime_s3_298_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_298_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.002
          Data Path:+    1.715
              Slack:=    0.095

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.281    1.377  
  g44129/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.155    1.532  
  cts_opt_inst_FE_PHC1076_n_1737/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.177   0.185    1.717  
  retime_s3_298_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.073   0.000    1.717  
#--------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.096 ns) Setup Check with Pin ro_reg[2][1][12]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.719
              Slack:=    0.096

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.412  
  g43057/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.144    1.556  
  cts_opt_inst_FE_PHC2021_n_1985/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.197   0.110    1.667  
  cts_opt_inst_FE_PHC2108_n_1985/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.043   0.055    1.721  
  ro_reg[2][1][12]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    1.721  
#--------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.098 ns) Setup Check with Pin ro_reg[2][3][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.797
       Launch Clock:=    0.002
          Data Path:+    1.697
              Slack:=    0.098

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.579    1.383  
  g42118/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.091    1.474  
  cts_opt_inst_FE_PHC2014_n_2383/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.325   0.225    1.699  
  ro_reg[2][3][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.081   0.000    1.699  
#--------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.100 ns) Setup Check with Pin retime_s3_294_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_294_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.707
              Slack:=    0.100

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.281    1.376  
  g44128/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.153    1.529  
  cts_opt_inst_FE_PHC1049_n_1738/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.173   0.181    1.710  
  retime_s3_294_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.068   0.000    1.710  
#--------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.100 ns) Setup Check with Pin ro_reg[2][1][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.057
        Uncertainty:-    0.125
      Required Time:=    1.820
       Launch Clock:=    0.002
          Data Path:+    1.717
              Slack:=    0.100

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.226  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           46  0.105   0.216    0.442  
  g33662__1705/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.328   0.026    0.467  
  g39848__5526/Y                     -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.033   0.142    0.609  
  g45877/Y                           -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.268   0.428    1.038  
  g45673/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         48  0.619   0.497    1.535  
  g43060/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.870   0.052    1.587  
  cts_opt_inst_FE_PHC2018_n_1982/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.234   0.109    1.695  
  cts_opt_inst_FE_PHC2109_n_1982/Y   -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35           1  0.035   0.024    1.720  
  ro_reg[2][1][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    1.720  
#--------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.102 ns) Setup Check with Pin ro_reg[2][3][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.701
              Slack:=    0.102

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.584    1.388  
  g42122/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.057    1.445  
  cts_opt_inst_FE_PHC1629_n_2379/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.277   0.258    1.703  
  ro_reg[2][3][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.703  
#--------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.102 ns) Setup Check with Pin ro_reg[2][3][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.804
       Launch Clock:=    0.002
          Data Path:+    1.700
              Slack:=    0.102

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.581    1.385  
  g42120/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.059    1.444  
  cts_opt_inst_FE_PHC1623_n_2381/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.280   0.259    1.703  
  ro_reg[2][3][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.703  
#--------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.103 ns) Setup Check with Pin retime_s3_307_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_307_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.002
          Data Path:+    1.708
              Slack:=    0.103

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.281    1.377  
  g44131/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.152    1.529  
  cts_opt_inst_FE_PHC977_n_1735/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.172   0.181    1.710  
  retime_s3_307_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.069   0.000    1.710  
#--------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.104 ns) Setup Check with Pin retime_s3_309_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_309_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.002
          Data Path:+    1.706
              Slack:=    0.104

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.281    1.377  
  g44132/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.151    1.528  
  cts_opt_inst_FE_PHC994_n_1734/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.171   0.180    1.709  
  retime_s3_309_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.068   0.000    1.709  
#--------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.104 ns) Setup Check with Pin retime_s3_316_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_316_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.703
              Slack:=    0.104

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.279    1.374  
  g44134/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.152    1.526  
  cts_opt_inst_FE_PHC1159_n_1732/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.172   0.180    1.706  
  retime_s3_316_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.067   0.000    1.706  
#--------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.107 ns) Setup Check with Pin retime_s3_319_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_319_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.701
              Slack:=    0.107

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.276    1.372  
  g44135/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.151    1.523  
  cts_opt_inst_FE_PHC1187_n_1731/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.171   0.180    1.703  
  retime_s3_319_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.068   0.000    1.703  
#--------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.107 ns) Setup Check with Pin ro_reg[2][3][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.695
              Slack:=    0.107

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.582    1.386  
  g42121/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.056    1.442  
  cts_opt_inst_FE_PHC1594_n_2380/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.275   0.256    1.698  
  ro_reg[2][3][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.698  
#--------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.109 ns) Setup Check with Pin retime_s3_370_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_370_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.703
              Slack:=    0.109

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.286    1.381  
  g44112/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.149    1.530  
  cts_opt_inst_FE_PHC1384_n_1754/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.167   0.175    1.705  
  retime_s3_370_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.059   0.000    1.705  
#--------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.110 ns) Setup Check with Pin retime_s3_312_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_312_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.702
              Slack:=    0.110

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.281    1.377  
  g44133/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.149    1.526  
  cts_opt_inst_FE_PHC988_n_1733/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.167   0.178    1.704  
  retime_s3_312_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.065   0.000    1.704  
#--------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.110 ns) Setup Check with Pin ro_reg[2][3][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.075
        Uncertainty:-    0.125
      Required Time:=    1.798
       Launch Clock:=    0.002
          Data Path:+    1.686
              Slack:=    0.110

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.580    1.384  
  g42119/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.084    1.468  
  cts_opt_inst_FE_PHC2012_n_2382/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.315   0.220    1.688  
  ro_reg[2][3][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.076   0.000    1.688  
#--------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.113 ns) Setup Check with Pin ro_reg[0][3][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.703
              Slack:=    0.113

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.432    1.391  
  g42835/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.143    1.534  
  cts_opt_inst_FE_PHC2017_n_2207/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.193   0.113    1.647  
  cts_opt_inst_FE_PHC2120_n_2207/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.047   0.058    1.705  
  ro_reg[0][3][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    1.705  
#--------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.114 ns) Setup Check with Pin ro_reg[3][2][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.690
              Slack:=    0.114

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.587    1.391  
  g42092/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.049    1.440  
  cts_opt_inst_FE_PHC1528_n_2409/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.267   0.253    1.693  
  ro_reg[3][2][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.051   0.000    1.693  
#--------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.116 ns) Setup Check with Pin ro_reg[2][3][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.689
              Slack:=    0.116

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.105   0.243    0.469  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.366   0.019    0.489  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.030   0.315    0.804  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.575   0.584    1.388  
  g42125/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.051    1.439  
  cts_opt_inst_FE_PHC1546_n_2376/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.269   0.252    1.691  
  ro_reg[2][3][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.050   0.000    1.691  
#--------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.116 ns) Setup Check with Pin retime_s4_181_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_181_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.695
              Slack:=    0.116

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.288    1.383  
  g44166/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.141    1.524  
  cts_opt_inst_FE_PHC1406_n_1700/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.153   0.173    1.697  
  retime_s4_181_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.064   0.000    1.697  
#--------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.117 ns) Setup Check with Pin retime_s3_375_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_375_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.002
          Data Path:+    1.698
              Slack:=    0.117

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.172   0.095    0.220  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.181    0.400  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.272   0.097    0.497  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.039   0.070    0.567  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.117   0.023    0.591  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.047   0.112    0.702  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.211   0.189    0.891  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.275   0.205    1.095  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.264   0.286    1.382  
  g44139/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.396   0.147    1.528  
  cts_opt_inst_FE_PHC1213_n_1727/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.163   0.172    1.700  
  retime_s3_375_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.700  
#--------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.118 ns) Setup Check with Pin ro_reg[1][2][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.002
          Data Path:+    1.696
              Slack:=    0.118

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.445    1.404  
  g43033/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.143    1.547  
  cts_opt_inst_FE_PHC2283_n_2009/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.194   0.102    1.649  
  cts_opt_inst_FE_PHC2094_n_2009/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.035   0.049    1.698  
  ro_reg[1][2][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    1.698  
#--------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.120 ns) Setup Check with Pin ro_reg[0][3][2]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.002
          Data Path:+    1.693
              Slack:=    0.120

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.430    1.389  
  g43063/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.700   0.131    1.520  
  cts_opt_inst_FE_PHC2044_n_1979/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.162   0.089    1.609  
  cts_opt_inst_FE_PHC2259_n_1979/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.028   0.045    1.654  
  cts_opt_inst_FE_PHC2150_n_1979/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.018   0.042    1.696  
  ro_reg[0][3][2]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.019   0.000    1.696  
#--------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.122 ns) Setup Check with Pin retime_s5_137_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_137_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.002
          Data Path:+    1.691
              Slack:=    0.122

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.329    1.498  
  g45018/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.123    1.621  
  cts_opt_inst_FE_PHC1839_n_844/Y    -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.109   0.072    1.693  
  retime_s5_137_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.022   0.000    1.693  
#---------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.122 ns) Setup Check with Pin ro_reg[1][2][10]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.002
          Data Path:+    1.694
              Slack:=    0.122

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.435    1.394  
  g43039/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.140    1.534  
  cts_opt_inst_FE_PHC2016_n_2003/Y   -      A->Y   F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.186   0.107    1.642  
  cts_opt_inst_FE_PHC2095_n_2003/Y   -      A->Y   F     DLY2_X4M_A9PP140ZTUL_C35           1  0.043   0.055    1.696  
  ro_reg[1][2][10]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    1.696  
#--------------------------------------------------------------------------------------------------------------------

