Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7b0b0b70ae6b4797b49368b95bac7ded --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port A [C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment3_Q2/Assignment3_Q2.srcs/sources_1/imports/new/Processor.v:34]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port A [C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment3_Q2/Assignment3_Q2.srcs/sources_1/imports/new/Processor.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_Selection(Data_length=4)
Compiling module xil_defaultlib.ADD(Data_length=4)
Compiling module xil_defaultlib.AND(Data_length=4)
Compiling module xil_defaultlib.SUB(Data_length=4)
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
