<root><simulation><result_generated_time />2023-05-16 18:38:10<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 2, 'OX': 2, 'IY': 5, 'IX': 5, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1179648<total_data_size_element />{'W': 294912, 'I': 3200, 'O': 1024}<total_data_reuse />{'W': 4, 'I': 368.64, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/42</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [384, 1, 1], 'I': [24, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('FY', 3), ('K', 8)], [('C', 4), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('FY', 3)], [('OY', 2), ('C', 4)]], [], []]<O />[[[('FY', 3)], [('C', 4)]], [[('K', 8)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('C', 2)], [('C', 16), ('K', 2), ('K', 4), ('FX', 3)], []]<I />[[('OX', 2), ('C', 2), ('C', 16), ('K', 2), ('K', 4)], [('FX', 3)], []]<O />[[('OX', 2), ('C', 2), ('C', 16)], [('K', 2), ('K', 4), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 2, 1, 1], 'I': [48.0, 7.68, 1.0, 1.0], 'O': [12.0, 32, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [16, 2359296, 2359296], 'I': [512, 25600, 25600], 'O': [16, 8192, 8192], 'O_partial': [16, 8192, 0], 'O_final': [0, 0, 8192]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.07, 0.0], 'I': [1.0, 0.07, 0.0], 'O': [0.03, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 147456, 2359296], 'I': [512, 25600, 25600], 'O': [16, 8192, 8192], 'O_partial': [16, 8192, 0], 'O_final': [0, 0, 8192]}<total_unit_count />{'W': [768, 384, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 64, 1, 1]}<unique_unit_count />{'W': [384, 384, 1, 1], 'I': [16, 20, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [48.0, 1.2, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[29491, 3840], [3200, 3200], [3200, 0]]<O />[[(97280, 98304), (3072, 2048)], [(2048, 3072), (1024, 0)], [(0, 1024), (0, 0)]]<O_partial />[[(97280, 98304), (3072, 2048)], [(2048, 3072), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1024, 0)], [(0, 1024), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[3686, 480], [50, 50], [12, 0]]<O />[[(12160, 12288), (384, 256)], [(32, 48), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([12160, 12288], [384, 256]), ([32, 48], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1179648<idle />393216</mac_count></basic_info><energy><total_energy />2600896.3<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[1.4, 9.9, 16.6]<O />[8.8, 9.5, 5.3]</mem_energy_breakdown><MAC_energy><active_MAC />2578710.5<idle_MAC />19660.8<total />2598371.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1232<utilization_without_data_loading />0.2459<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.1642<mac_utilize_temporal_without_data_loading />0.3279</mac_array_utilization><latency><latency_cycle_with_data_loading />9354<latency_cycle_without_data_loading />4684<ideal_computing_cycle />1536<data_loading><load_cycle_total />4670<load_cycle_individual />{'W': [12, 4608, 0], 'I': [20, 50, 0]}<load_cycle_combined />{'W': 4608, 'I': 50}</data_loading><mem_stalling><mem_stall_cycle_total />3148<mem_stall_cycle_individual />{'W': [[-1535], [-1532, 3064], [-1536, -1536]], 'I': [[-1535], [-112, -88], [-1536, -1536]], 'O': [[-1536], [-1536, -1488], [-1520, -1532]]}<mem_stall_cycle_shared />{'W': [[-1535], [-1532, 3148], [0, 0]], 'I': [[-1535], [-112, 3148], [0, 0]], 'O': [[-1536], [-1536, -1488], [-1520, -1532]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2359296, 2359296], 'I': [512, 25600, 25600], 'O': [16, 8192, 8192], 'O_partial': [16, 8192, 0], 'O_final': [0, 0, 8192]}<data_size_each_level_total />{'W': [6144, 2359296, 2359296], 'I': [10240, 25600, 25600], 'O': [1024, 8192, 8192]}<loop_cycles_each_level />{'W': [4, 1536, 1536], 'I': [512, 1536, 1536], 'O': [64, 1536, 1536]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 3, 1], 'O': [32, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[6.4, 1.0], [20.0, 16.7], [16.7, 16.7]], 'O': [[8.0, 0.2], [16.0, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[6.4, 8.0], [160.0, 50.0], [50.0, 16.7]], 'O': [[8.0, 8.0], [512.0, 16.0], [16.0, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 0]], 'I': [[6.4, 8.0], [160.0, 16.7], [16.7, 0]], 'O': [[8.0, 0.2], [16.0, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [1717.3, 1568.7], [1552.7, 5.3]], 'I': [[6.4, 8.0], [1717.3, 1568.7], [1552.7, 5.3]], 'O': [[8.0, 0.2], [1717.3, 1568.7], [1552.7, 5.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1536], [4, 4, 384], [1536, 1536, 1]], 'I': [[1, 1, 1536], [64, 512, 3], [1536, 1536, 1]], 'O': [[1, 1, 1536], [64, 64, 24], [1536, 1536, 1]]}<trans_time_real />{'W': [[0, 1, 1536], [[0, 4, 384], [12, 4, 384]], [[4608, 1536, 1], [1152, 1536, 1]]], 'I': [[0, 1, 1536], [[8, 512, 3], [20, 512, 3]], [[50, 1536, 1], [12, 1536, 1]]], 'O': [[0, 1, 1536], [[0, 64, 24], [2, 64, 24]], [[16, 1536, 1], [4, 1536, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 8], [3072, -384]], 'I': [[-1], [-56, -44], [-1486, -1524]], 'O': [[-1], [-64, -62], [-1520, -1532]]}<single_stall_count />{'W': [1535, 383, 0], 'I': [1535, 2, 0], 'O': [1536, 24, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [1532, 0], 'I': [40, 0], 'O': [48, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1536, -1536], [-1520, -1536]], 1: [[84, -1536], [-1488, -1520]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>