# ==================================================================================================================== #
#             __     ___   _ ____  _     __  __           _      _                                                     #
#   _ __  _   \ \   / / | | |  _ \| |   |  \/  | ___   __| | ___| |                                                    #
#  | '_ \| | | \ \ / /| |_| | | | | |   | |\/| |/ _ \ / _` |/ _ \ |                                                    #
#  | |_) | |_| |\ V / |  _  | |_| | |___| |  | | (_) | (_| |  __/ |                                                    #
#  | .__/ \__, | \_/  |_| |_|____/|_____|_|  |_|\___/ \__,_|\___|_|                                                    #
#  |_|    |___/                                                                                                        #
# ==================================================================================================================== #
# Authors:                                                                                                             #
#   Patrick Lehmann                                                                                                    #
#                                                                                                                      #
# License:                                                                                                             #
# ==================================================================================================================== #
# Copyright 2017-2026 Patrick Lehmann - Boetzingen, Germany                                                            #
# Copyright 2016-2017 Patrick Lehmann - Dresden, Germany                                                               #
#                                                                                                                      #
# Licensed under the Apache License, Version 2.0 (the "License");                                                      #
# you may not use this file except in compliance with the License.                                                     #
# You may obtain a copy of the License at                                                                              #
#                                                                                                                      #
#   http://www.apache.org/licenses/LICENSE-2.0                                                                         #
#                                                                                                                      #
# Unless required by applicable law or agreed to in writing, software                                                  #
# distributed under the License is distributed on an "AS IS" BASIS,                                                    #
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.                                             #
# See the License for the specific language governing permissions and                                                  #
# limitations under the License.                                                                                       #
#                                                                                                                      #
# SPDX-License-Identifier: Apache-2.0                                                                                  #
# ==================================================================================================================== #
#
"""
This module contains parts of an abstract document language model for VHDL.

Common definitions and Mixins are used by many classes in the model as base-classes.
"""
from typing                  import List, Iterable, Union, Optional as Nullable

from pyTooling.Decorators    import export, readonly
from pyTooling.MetaClasses   import ExtendedType

from pyVHDLModel.Base        import ModelEntity, LabeledEntityMixin, BaseCase, BaseChoice, WaveformElement, ConditionalMixin, ChoicesMixin
from pyVHDLModel.Expression  import BaseExpression, QualifiedExpression, FunctionCall, TypeConversion, Literal
from pyVHDLModel.Symbol      import Symbol, SignalSymbol, VariableSymbol
from pyVHDLModel.Association import ParameterAssociationItem


ExpressionUnion = Union[
	BaseExpression,
	QualifiedExpression,
	FunctionCall,
	TypeConversion,
	# ConstantOrSymbol,     TODO: ObjectSymbol
	Literal,
]


@export
class AllowBlackboxMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for language entities that may permit blackboxes.

	The setting is inherited from the parent when not set locally (:data:`AllowBlackbox`).

	.. seealso::

	   * :class:`Architecture <pyVHDLModel.DesignUnit.Architecture>`
	   * :class:`Component <pyVHDLModel.DesignUnit.Component>`
	   * :class:`Concurrent block statement <pyVHDLModel.Concurrent.ConcurrentBlockStatement>`
	   * :class:`Concurrent case <pyVHDLModel.Concurrent.ConcurrentCase>`
	   * :class:`Design <pyVHDLModel.Design>`
	   * :class:`Entity <pyVHDLModel.DesignUnit.Entity>`
	   * :class:`Generate branch <pyVHDLModel.Concurrent.GenerateBranch>`
	   * :class:`Generate statement <pyVHDLModel.Concurrent.GenerateStatement>`
	   * :class:`Library <pyVHDLModel.Library>`
	   * :class:`Package <pyVHDLModel.DesignUnit.Package>`
	"""
	_allowBlackbox: Nullable[bool]  #: Allow blackboxes for components in language entity.

	def __init__(self, allowBlackbox: Nullable[bool] = None) -> None:
		self._allowBlackbox = allowBlackbox

	@property
	def AllowBlackbox(self) -> bool:
		"""
		Property to return whether a design supports blackboxes, inherited from the parent if not set locally
		(:attr:`_allowBlackbox`).

		.. rubric:: Algorithm

		1. If allow blackbox property is locally set, return the local value,
		2. Otherwise, return allow blackbox value from parent object.

		:returns:                   ``True``, if blackboxes are allowed.
		:raises VHDLModelException: If neither a local value is set nor a parent object is available to inherit the
		                            value from.
		"""
		if self._allowBlackbox is not None:
			return self._allowBlackbox
		elif self._parent is None:
			from pyVHDLModel.Exception import VHDLModelException

			raise VHDLModelException(f"AllowBlackbox is not set on {self!r} and no parent is available to inherit it from.")
		else:
			return self._parent.AllowBlackbox

	@AllowBlackbox.setter
	def AllowBlackbox(self, value: Nullable[bool]) -> None:
		self._allowBlackbox = value


@export
class Statement(ModelEntity, LabeledEntityMixin):
	"""
	A ``Statement`` is a base-class for all statements.

	.. seealso::

	   * :class:`Concurrent statement <pyVHDLModel.Concurrent.ConcurrentStatement>`
	   * :class:`Sequential statement <pyVHDLModel.Sequential.SequentialStatement>`
	"""
	def __init__(self, label: Nullable[str] = None, parent=None) -> None:
		super().__init__(parent)
		LabeledEntityMixin.__init__(self, label)


@export
class ProcedureCallMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for statements calling a procedure.

	The called procedure is available as :data:`Procedure`, its actual parameters as
	:data:`ParameterAssociationItems`.

	.. seealso::

	   * :class:`Concurrent procedure call <pyVHDLModel.Concurrent.ConcurrentProcedureCall>`
	   * :class:`Sequential procedure call <pyVHDLModel.Sequential.SequentialProcedureCall>`
	"""
	_procedure:                 Symbol  # TODO: implement a ProcedureSymbol
	_parameterAssociationItems: List[ParameterAssociationItem]

	def __init__(self, procedureName: Symbol, parameterAssociationItems: Nullable[Iterable[ParameterAssociationItem]] = None) -> None:
		self._procedure = procedureName
		procedureName.Parent = self

		# TODO: extract to mixin
		self._parameterAssociationItems = []
		if parameterAssociationItems is not None:
			for parameterMapping in parameterAssociationItems:
				self._parameterAssociationItems.append(parameterMapping)
				parameterMapping.Parent = self

	@readonly
	def Procedure(self) -> Symbol:
		"""
		Read-only property to access the procedure (:attr:`_procedure`).

		:returns: The procedure.
		"""
		return self._procedure

	@readonly
	def ParameterAssociationItems(self) -> List[ParameterAssociationItem]:
		"""
		Read-only property to access the parameter association items (:attr:`_parameterAssociationItems`).

		:returns: List of parameter association items.
		"""
		return self._parameterAssociationItems


@export
class AssignmentMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all assignment statements.

	.. seealso::

	   * :class:`~pyVHDLModel.Sequential.SequentialConditionalVariableAssignment`
	   * :class:`Sequential selected variable assignment <pyVHDLModel.Sequential.SequentialSelectedVariableAssignment>`
	   * :class:`Signal assignment mixin <pyVHDLModel.Common.SignalAssignmentMixin>`
	   * :class:`Variable assignment mixin <pyVHDLModel.Common.VariableAssignmentMixin>`
	"""

	_target: Symbol

	def __init__(self, target: Symbol) -> None:
		self._target = target
		target.Parent = self

	@readonly
	def Target(self) -> Symbol:
		"""
		Read-only property to access the target (:attr:`_target`).

		:returns: The target.
		"""
		return self._target


@export
class SignalAssignmentMixin(AssignmentMixin, mixin=True):
	"""
	A mixin-class for all signal assignment statements.

	.. seealso::

	   * :class:`Concurrent signal assignment <pyVHDLModel.Concurrent.ConcurrentSignalAssignment>`
	   * :class:`Sequential conditional signal assignment <pyVHDLModel.Sequential.SequentialConditionalSignalAssignment>`
	   * :class:`Sequential selected signal assignment <pyVHDLModel.Sequential.SequentialSelectedSignalAssignment>`
	   * :class:`Sequential signal assignment <pyVHDLModel.Sequential.SequentialSignalAssignment>`
	   * :class:`Signal force assignment <pyVHDLModel.Sequential.SignalForceAssignment>`
	   * :class:`Signal release assignment <pyVHDLModel.Sequential.SignalReleaseAssignment>`
	"""

	@readonly
	def Target(self) -> SignalSymbol:
		"""
		Read-only property to access the target (:attr:`_target`).

		:returns: The target.
		"""
		return self._target


@export
class VariableAssignmentMixin(AssignmentMixin, mixin=True):
	"""
	A mixin-class for all variable assignment statements.

	.. seealso::

	   * :class:`Sequential variable assignment <pyVHDLModel.Sequential.SequentialVariableAssignment>`
	"""

	# FIXME: move to sequential?
	_expression: ExpressionUnion

	def __init__(self, target: VariableSymbol, expression: ExpressionUnion) -> None:
		super().__init__(target)

		self._expression = expression
		expression.Parent = self

	@readonly
	def Target(self) -> VariableSymbol:
		"""
		Read-only property to access the target (:attr:`_target`).

		:returns: The target.
		"""
		return self._target

	@readonly
	def Expression(self) -> ExpressionUnion:
		"""
		Read-only property to access the expression (:attr:`_expression`).

		:returns: The expression.
		"""
		return self._expression


@export
class WaveformMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all statements/entities holding a waveform (a list of :class:`WaveformElement`).

	.. seealso::

	   * :class:`Concurrent simple signal assignment <pyVHDLModel.Concurrent.ConcurrentSimpleSignalAssignment>`
	   * :class:`Conditional waveform <pyVHDLModel.Common.ConditionalWaveform>`
	   * :class:`Others selected waveform <pyVHDLModel.Common.OthersSelectedWaveform>`
	   * :class:`Selected waveform <pyVHDLModel.Common.SelectedWaveform>`
	   * :class:`Sequential simple signal assignment <pyVHDLModel.Sequential.SequentialSimpleSignalAssignment>`
	   * :class:`Waveform element <pyVHDLModel.Base.WaveformElement>`
	"""

	_waveform: List[WaveformElement]

	def __init__(self, waveform: Iterable[WaveformElement]) -> None:
		self._waveform = []
		for waveformElement in waveform:
			self._waveform.append(waveformElement)
			waveformElement.Parent = self

	@readonly
	def Waveform(self) -> List[WaveformElement]:
		"""
		Read-only property to access the waveform (:attr:`_waveform`).

		:returns: List of waveform.
		"""
		return self._waveform


@export
class ExpressionMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all statements/entities holding a single expression.

	.. seealso::

	   * :class:`Concurrent selected signal assignment <pyVHDLModel.Concurrent.ConcurrentSelectedSignalAssignment>`
	   * :class:`Conditional expression <pyVHDLModel.Common.ConditionalExpression>`
	   * :class:`Others selected expression <pyVHDLModel.Common.OthersSelectedExpression>`
	   * :class:`Selected expression <pyVHDLModel.Common.SelectedExpression>`
	   * :class:`Sequential selected signal assignment <pyVHDLModel.Sequential.SequentialSelectedSignalAssignment>`
	   * :class:`Sequential selected variable assignment <pyVHDLModel.Sequential.SequentialSelectedVariableAssignment>`
	   * :class:`Signal force assignment <pyVHDLModel.Sequential.SignalForceAssignment>`
	"""

	_expression: ExpressionUnion

	def __init__(self, expression: ExpressionUnion) -> None:
		self._expression = expression
		expression.Parent = self

	@readonly
	def Expression(self) -> ExpressionUnion:
		"""
		Read-only property to access the expression (:attr:`_expression`).

		:returns: The expression.
		"""
		return self._expression


@export
class ConditionalWaveform(ModelEntity, WaveformMixin, ConditionalMixin):
	"""
	Represents one branch of a conditional signal assignment.

	Each branch pairs a waveform (:data:`Waveform`) with a condition (:data:`Condition`). The final
	branch has no ``when``, so its condition is ``None``.

	.. admonition:: Example

	   .. code-block:: VHDL

	      s <= '1' when cond else '0';
	      --   ^^^^^^^^^^^^^             <- this branch: Waveform=['1'], Condition=cond
	      --                      ^^^    <- final branch (no ``when``): Waveform=['0'], Condition=None

	.. seealso::

	   * :class:`Waveform element <pyVHDLModel.Base.WaveformElement>`
	   * :class:`Conditional expression <pyVHDLModel.Common.ConditionalExpression>`
	"""

	def __init__(
		self,
		waveform: Iterable[WaveformElement],
		condition: Nullable[ExpressionUnion] = None,
		parent: Nullable[ModelEntity] = None
	) -> None:
		super().__init__(parent)
		WaveformMixin.__init__(self, waveform)
		ConditionalMixin.__init__(self, condition)


@export
class ConditionalExpression(ModelEntity, ExpressionMixin, ConditionalMixin):
	"""
	Represents one branch of a conditional variable assignment.

	Each branch pairs an expression (:data:`Expression`) with a condition (:data:`Condition`). The
	final branch has no ``when``, so its condition is ``None``.

	.. admonition:: Example

	   .. code-block:: VHDL

	      v := '1' when cond else '0';
	      --   ^^^^^^^^^^^^^             <- this branch: Expression='1', Condition=cond
	      --                      ^^^    <- final branch (no ``when``): Expression='0', Condition=None

	.. seealso::

	   * :class:`Conditional waveform <pyVHDLModel.Common.ConditionalWaveform>`
	"""

	def __init__(
		self,
		expression: ExpressionUnion,
		condition: Nullable[ExpressionUnion] = None,
		parent: Nullable[ModelEntity] = None
	) -> None:
		super().__init__(parent)
		ExpressionMixin.__init__(self, expression)
		ConditionalMixin.__init__(self, condition)


@export
class ConditionalWaveformsMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all statements holding a list of :class:`ConditionalWaveform` (both the
	concurrent and sequential forms of a conditional signal assignment).

	.. seealso::

	   * :class:`Concurrent conditional signal assignment <pyVHDLModel.Concurrent.ConcurrentConditionalSignalAssignment>`
	   * :class:`Sequential conditional signal assignment <pyVHDLModel.Sequential.SequentialConditionalSignalAssignment>`
	"""

	_conditionalWaveforms: List[ConditionalWaveform]

	def __init__(self, conditionalWaveforms: Iterable[ConditionalWaveform]) -> None:
		self._conditionalWaveforms = []
		for conditionalWaveform in conditionalWaveforms:
			self._conditionalWaveforms.append(conditionalWaveform)
			conditionalWaveform.Parent = self

	@readonly
	def ConditionalWaveforms(self) -> List[ConditionalWaveform]:
		"""
		Read-only property to access the conditional waveforms (:attr:`_conditionalWaveforms`).

		:returns: List of conditional waveforms.
		"""
		return self._conditionalWaveforms


@export
class SelectedWaveform(BaseCase, WaveformMixin, ChoicesMixin):
	"""
	Represents one alternative of a selected signal assignment.

	Each alternative pairs a waveform (:data:`Waveform`) with the choices selecting it
	(:data:`Choices`).

	.. admonition:: Example

	   .. code-block:: VHDL

	      with sel select s <= '1' when 0, '0' when others;
	      --                   ^^^^^^^^^^                     <- this alternative: Choices=[0], Waveform=['1']

	.. seealso::

	   * :class:`Waveform element <pyVHDLModel.Base.WaveformElement>`
	   * :class:`Selected expression <pyVHDLModel.Common.SelectedExpression>`
	"""

	def __init__(
		self,
		choices: Iterable[BaseChoice],
		waveform: Iterable[WaveformElement],
		parent: Nullable[ModelEntity] = None
	) -> None:
		super().__init__(parent)
		WaveformMixin.__init__(self, waveform)
		ChoicesMixin.__init__(self, choices)


@export
class OthersSelectedWaveform(BaseCase, WaveformMixin):
	"""
	Represents the ``others`` alternative of a selected signal assignment.

	It supplies the waveform (:data:`Waveform`) for every choice not named explicitly.

	.. admonition:: Example

	   .. code-block:: VHDL

	      with sel select s <= '1' when 0, '0' when others;
	      --                               ^^^^^^^^^^^^^^^    <- the others alternative
	"""

	def __init__(self, waveform: Iterable[WaveformElement], parent: Nullable[ModelEntity] = None) -> None:
		super().__init__(parent)
		WaveformMixin.__init__(self, waveform)


@export
class SelectedExpression(BaseCase, ExpressionMixin, ChoicesMixin):
	"""
	Represents one alternative of a selected variable assignment.

	Each alternative pairs an expression (:data:`Expression`) with the choices selecting it
	(:data:`Choices`).

	.. admonition:: Example

	   .. code-block:: VHDL

	      with sel select v := '1' when 0, '0' when others;
	      --                   ^^^^^^^^^^                     <- this alternative: Choices=[0], Expression='1'

	.. seealso::

	   * :class:`Selected waveform <pyVHDLModel.Common.SelectedWaveform>`
	"""

	def __init__(
		self,
		choices: Iterable[BaseChoice],
		expression: ExpressionUnion,
		parent: Nullable[ModelEntity] = None
	) -> None:
		super().__init__(parent)
		ExpressionMixin.__init__(self, expression)
		ChoicesMixin.__init__(self, choices)


@export
class OthersSelectedExpression(BaseCase, ExpressionMixin):
	"""
	Represents the ``others`` alternative of a selected variable assignment.

	It supplies the expression (:data:`Expression`) for every choice not named explicitly.

	.. admonition:: Example

	   .. code-block:: VHDL

	      with sel select v := '1' when 0, '0' when others;
	      --                               ^^^^^^^^^^^^^^^    <- the others alternative
	"""

	def __init__(self, expression: ExpressionUnion, parent: Nullable[ModelEntity] = None) -> None:
		super().__init__(parent)
		ExpressionMixin.__init__(self, expression)


@export
class SelectedWaveformsMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all statements holding a list of :class:`SelectedWaveform`/
	:class:`OthersSelectedWaveform` (both the concurrent and sequential forms of a selected signal
	assignment).

	.. seealso::

	   * :class:`Concurrent selected signal assignment <pyVHDLModel.Concurrent.ConcurrentSelectedSignalAssignment>`
	   * :class:`Sequential selected signal assignment <pyVHDLModel.Sequential.SequentialSelectedSignalAssignment>`
	"""

	_selectedWaveforms: List[Union[SelectedWaveform, OthersSelectedWaveform]]

	def __init__(self, selectedWaveforms: Iterable[Union[SelectedWaveform, OthersSelectedWaveform]]) -> None:
		self._selectedWaveforms = []
		for selectedWaveform in selectedWaveforms:
			self._selectedWaveforms.append(selectedWaveform)
			selectedWaveform.Parent = self

	@readonly
	def SelectedWaveforms(self) -> List[Union[SelectedWaveform, OthersSelectedWaveform]]:
		"""
		Read-only property to access the selected waveforms (:attr:`_selectedWaveforms`).

		:returns: List of selected waveforms.
		"""
		return self._selectedWaveforms


@export
class SelectedExpressionsMixin(metaclass=ExtendedType, mixin=True):
	"""
	A mixin-class for all statements holding a list of :class:`SelectedExpression`/
	:class:`OthersSelectedExpression`.

	.. seealso::

	   * :class:`Sequential selected variable assignment <pyVHDLModel.Sequential.SequentialSelectedVariableAssignment>`
	"""

	_selectedExpressions: List[Union[SelectedExpression, OthersSelectedExpression]]

	def __init__(self, selectedExpressions: Iterable[Union[SelectedExpression, OthersSelectedExpression]]) -> None:
		self._selectedExpressions = []
		for selectedExpression in selectedExpressions:
			self._selectedExpressions.append(selectedExpression)
			selectedExpression.Parent = self

	@readonly
	def SelectedExpressions(self) -> List[Union[SelectedExpression, OthersSelectedExpression]]:
		"""
		Read-only property to access the selected expressions (:attr:`_selectedExpressions`).

		:returns: List of selected expressions.
		"""
		return self._selectedExpressions
