Analysis & Synthesis report for Project2
Fri May 26 08:32:30 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:G"
 12. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:F"
 13. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:E"
 14. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:D"
 15. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:C"
 16. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:B"
 17. Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:A"
 18. Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:E"
 19. Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:D"
 20. Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:C"
 21. Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:B"
 22. Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:A"
 23. Port Connectivity Checks: "fulladder:f4"
 24. Port Connectivity Checks: "fulladder:f3"
 25. Port Connectivity Checks: "fulladder:f2"
 26. Port Connectivity Checks: "fulladder:f1"
 27. Port Connectivity Checks: "fulladder:f0"
 28. Port Connectivity Checks: "compare5bit:cp5_0"
 29. Port Connectivity Checks: "mux4x1:m4_4"
 30. Port Connectivity Checks: "mux4x1:m4_3"
 31. Port Connectivity Checks: "mux4x1:m4_2"
 32. Port Connectivity Checks: "mux4x1:m4_1"
 33. Port Connectivity Checks: "mux4x1:m4_0"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 26 08:32:30 2017       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; Project2                                    ;
; Top-level Entity Name              ; Project2                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 91                                          ;
;     Total combinational functions  ; 90                                          ;
;     Dedicated logic registers      ; 19                                          ;
; Total registers                    ; 19                                          ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Project2           ; Project2           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; Project2.v                       ; yes             ; User Verilog HDL File  ; D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v ;         ;
; Moduller.v                       ; yes             ; User Verilog HDL File  ; D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 91          ;
;                                             ;             ;
; Total combinational functions               ; 90          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 42          ;
;     -- 3 input functions                    ; 35          ;
;     -- <=2 input functions                  ; 13          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 90          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 19          ;
;     -- Dedicated logic registers            ; 19          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 72          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 20          ;
; Total fan-out                               ; 459         ;
; Average fan-out                             ; 1.81        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; |Project2                        ; 90 (68)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 72   ; 0            ; |Project2                                                       ; work         ;
;    |bcdToDisplay:P_Ustu_Birler|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler                            ; work         ;
;       |mux8x1:B|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:B                   ; work         ;
;          |mux4x1:A|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:B|mux4x1:A          ; work         ;
;             |mux2x1:B|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:B|mux4x1:A|mux2x1:B ; work         ;
;       |mux8x1:C|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:C                   ; work         ;
;          |mux4x1:A|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:C|mux4x1:A          ; work         ;
;             |mux2x1:C|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:C|mux4x1:A|mux2x1:C ; work         ;
;       |mux8x1:F|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:F                   ; work         ;
;          |mux4x1:B|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:F|mux4x1:B          ; work         ;
;             |mux2x1:A|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:F|mux4x1:B|mux2x1:A ; work         ;
;    |bcdToDisplay:U_Fiyat_Birler| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:U_Fiyat_Birler                           ; work         ;
;       |mux8x1:G|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:U_Fiyat_Birler|mux8x1:G                  ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|bcdToDisplay:U_Fiyat_Birler|mux8x1:G|mux2x1:C         ; work         ;
;    |binaryToBcd:P_Giris|         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Giris                                   ; work         ;
;       |mux16x1:A|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Giris|mux16x1:A                         ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Giris|mux16x1:A|mux2x1:C                ; work         ;
;       |mux16x1:B|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Giris|mux16x1:B                         ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Giris|mux16x1:B|mux2x1:C                ; work         ;
;    |binaryToBcd:P_Ustu|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu                                    ; work         ;
;       |mux16x1:B|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:B                          ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:B|mux2x1:C                 ; work         ;
;       |mux16x1:C|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:C                          ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:C|mux2x1:C                 ; work         ;
;       |mux16x1:D|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:D                          ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:D|mux2x1:C                 ; work         ;
;       |mux16x1:E|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:E                          ; work         ;
;          |mux2x1:C|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|binaryToBcd:P_Ustu|mux16x1:E|mux2x1:C                 ; work         ;
;    |compare5bit:cp5_0|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|compare5bit:cp5_0                                     ; work         ;
;    |fulladder:f0|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|fulladder:f0                                          ; work         ;
;    |fulladder:f1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|fulladder:f1                                          ; work         ;
;    |fulladder:f2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|fulladder:f2                                          ; work         ;
;    |fulladder:f3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|fulladder:f3                                          ; work         ;
;    |fulladder:f4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|fulladder:f4                                          ; work         ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; p8                                    ; Merged with p11    ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F|mux2x1:C|return ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project2|bcdToDisplay:U_Fiyat_Birler|mux8x1:D|mux2x1:C|return ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project2|bcdToDisplay:P_Ustu_Birler|mux8x1:D|mux2x1:C|return  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:G"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:F"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:E"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:D"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:C"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:B"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcdToDisplay:P_Giris_Birler|mux8x1:A"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:E"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i3      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i5      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i7      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i8      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i8[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i9      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i9[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i10     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i10[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i11     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i11[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i12     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i12[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i13     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i13[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i14     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i14[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i15     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i15[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:D"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i3      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i4      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i5      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i8      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i8[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i9      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i9[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i10     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i10[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i11     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i11[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i12     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i12[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i13     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i13[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i14     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i14[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i15     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i15[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:C"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i3      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i4      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i5      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i8      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i8[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i9      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i9[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i10     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i10[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i11     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i11[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i12     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i12[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i13     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i13[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i14     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i14[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i15     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i15[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:B"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i3      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i4      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i5      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i6      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i7      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i8      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i8[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i9      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i9[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i10     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i10[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i11     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i11[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i12     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i12[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i13     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i13[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i14     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i14[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i15     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i15[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binaryToBcd:P_Giris|mux16x1:A"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i1      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i3      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i4      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i4[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i5      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i5[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i6      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i6[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i7      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i7[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i8      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i8[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i9      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i9[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i10     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i10[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i11     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i11[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i12     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i12[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i13     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i13[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i14     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i14[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i15     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i15[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder:f4"                                                                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S1   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder:f3"                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S1   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder:f2"                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S1   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder:f1"                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S1   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder:f0"                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ci     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ci[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "compare5bit:cp5_0"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4x1:m4_4" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i0   ; Input ; Info     ; Stuck at GND  ;
; i1   ; Input ; Info     ; Stuck at GND  ;
; i2   ; Input ; Info     ; Stuck at GND  ;
; i3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4x1:m4_3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i0   ; Input ; Info     ; Stuck at GND  ;
; i1   ; Input ; Info     ; Stuck at GND  ;
; i2   ; Input ; Info     ; Stuck at GND  ;
; i3   ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4x1:m4_2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i0   ; Input ; Info     ; Stuck at GND  ;
; i1   ; Input ; Info     ; Stuck at GND  ;
; i2   ; Input ; Info     ; Stuck at VCC  ;
; i3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4x1:m4_1" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i0   ; Input ; Info     ; Stuck at GND  ;
; i1   ; Input ; Info     ; Stuck at VCC  ;
; i2   ; Input ; Info     ; Stuck at GND  ;
; i3   ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4x1:m4_0" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i0   ; Input ; Info     ; Stuck at VCC  ;
; i1   ; Input ; Info     ; Stuck at VCC  ;
; i2   ; Input ; Info     ; Stuck at VCC  ;
; i3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 19                          ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 99                          ;
;     normal            ; 99                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 42                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 26 08:32:12 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10261): Verilog HDL Event Control warning at Project2.v(142): Event Control contains a complex event expression File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 142
Warning (10261): Verilog HDL Event Control warning at Project2.v(172): Event Control contains a complex event expression File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: Project2 File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
Warning (10463): Verilog HDL Declaration warning at Moduller.v(62): "return" is SystemVerilog-2005 keyword File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 62
Warning (10463): Verilog HDL Declaration warning at Moduller.v(68): "return" is SystemVerilog-2005 keyword File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 68
Warning (10463): Verilog HDL Declaration warning at Moduller.v(78): "return" is SystemVerilog-2005 keyword File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 78
Warning (10463): Verilog HDL Declaration warning at Moduller.v(89): "return" is SystemVerilog-2005 keyword File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 89
Info (12021): Found 8 design units, including 8 entities, in source file moduller.v
    Info (12023): Found entity 1: compare5bit File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 1
    Info (12023): Found entity 2: fulladder File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 32
    Info (12023): Found entity 3: bcdToDisplay File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 39
    Info (12023): Found entity 4: binaryToBcd File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 49
    Info (12023): Found entity 5: mux2x1 File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 60
    Info (12023): Found entity 6: mux4x1 File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 66
    Info (12023): Found entity 7: mux8x1 File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 76
    Info (12023): Found entity 8: mux16x1 File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(28): created implicit net for "urun_fiyati0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(29): created implicit net for "urun_fiyati1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(30): created implicit net for "urun_fiyati2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(31): created implicit net for "urun_fiyati3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(32): created implicit net for "urun_fiyati4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for "Equal" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for "Small" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for "Big" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(39): created implicit net for "En" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(45): created implicit net for "para_ustu0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(45): created implicit net for "c0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(46): created implicit net for "para_ustu1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(46): created implicit net for "c1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(47): created implicit net for "para_ustu2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(47): created implicit net for "c2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(48): created implicit net for "para_ustu3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(48): created implicit net for "c3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(49): created implicit net for "para_ustu4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(49): created implicit net for "c4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return00" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return01" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return02" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return03" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return04" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return05" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return06" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for "return07" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for "pg_b6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for "pg_o6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return10" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return11" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return12" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return13" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return14" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return15" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return16" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for "return17" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for "uf_b6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for "uf_o6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return20" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return21" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return22" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return23" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return24" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return25" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return26" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for "return27" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for "pu_b6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o1" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o2" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o3" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o4" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o5" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for "pu_o6" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 105
Info (12127): Elaborating entity "Project2" for the top level hierarchy
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:m4_0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 28
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux4x1:m4_0|mux2x1:C" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 71
Info (12128): Elaborating entity "compare5bit" for hierarchy "compare5bit:cp5_0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 38
Info (12128): Elaborating entity "fulladder" for hierarchy "fulladder:f0" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 45
Info (12128): Elaborating entity "binaryToBcd" for hierarchy "binaryToBcd:P_Giris" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 55
Info (12128): Elaborating entity "mux16x1" for hierarchy "binaryToBcd:P_Giris|mux16x1:A" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Info (12128): Elaborating entity "mux8x1" for hierarchy "binaryToBcd:P_Giris|mux16x1:A|mux8x1:A" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 91
Info (12128): Elaborating entity "bcdToDisplay" for hierarchy "bcdToDisplay:P_Giris_Birler" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 56
Warning (12020): Port "ordered port 3" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 7" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 8" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 9" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 10" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 7" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 8" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 9" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 10" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 7" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 8" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 9" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 10" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 7" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 8" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 9" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 10" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 6" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 7" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 11" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 12" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 13" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 14" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 15" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 16" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 17" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 18" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 19" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 5" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 6" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 11" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 12" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 13" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 14" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 15" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 16" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 17" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 18" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 19" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 4" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 11" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 12" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 13" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 14" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 15" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 16" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 17" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 18" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 19" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 6" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 11" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 12" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 13" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 14" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 15" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 16" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 17" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 18" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 19" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 11" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 12" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 13" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 14" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 15" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 16" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 17" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 18" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 19" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 7" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 8" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 9" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 10" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 7" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 8" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 9" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 10" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 3" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 7" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 8" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 9" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 10" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 7" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 8" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 9" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 10" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 4" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 6" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 7" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 11" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 12" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 13" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 14" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 15" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 16" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 17" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 18" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 19" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 56
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 5" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 6" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 11" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 12" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 13" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 14" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 15" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 16" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 17" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 18" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 19" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 55
Warning (12020): Port "ordered port 4" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 11" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 12" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 13" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 14" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 15" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 16" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 17" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 18" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 19" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 54
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 5" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 6" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 11" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 12" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 13" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 14" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 15" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 16" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 17" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 18" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 19" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 53
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 5" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 11" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 12" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 13" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 14" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 15" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 16" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 17" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 18" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 19" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 52
Warning (12020): Port "ordered port 3" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 5" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 7" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 8" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 9" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 10" on the entity instantiation of "G" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 46
Warning (12020): Port "ordered port 4" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 7" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 8" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 9" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 10" on the entity instantiation of "F" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 45
Warning (12020): Port "ordered port 5" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 8" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 9" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 10" on the entity instantiation of "E" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 44
Warning (12020): Port "ordered port 4" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 7" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 8" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 9" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 10" on the entity instantiation of "D" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 43
Warning (12020): Port "ordered port 3" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 5" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 6" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 7" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 8" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 9" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 10" on the entity instantiation of "C" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 42
Warning (12020): Port "ordered port 3" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 7" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 8" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 9" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 10" on the entity instantiation of "B" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 41
Warning (12020): Port "ordered port 4" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 6" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 7" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 8" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 9" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12020): Port "ordered port 10" on the entity instantiation of "A" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v Line: 40
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v Line: 1
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 91 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 476 warnings
    Info: Peak virtual memory: 848 megabytes
    Info: Processing ended: Fri May 26 08:32:30 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:30


