Arora, S. and Puri, M. 1998. A variant of time minimizing assignment problem. Euro. J. Oper. Res. 110, 314--325.
Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]
Po-Yuan Chen , Kuan-Hsien Ho , Tingting Hwang, Skew-aware polarity assignment in clock tree, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-17, March 2009[doi>10.1145/1497561.1497574]
Hochang Jang , Deokjin Joo , Taewhan Kim, Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.96-109, January 2011[doi>10.1109/TCAD.2010.2066650]
Lu, J. and Taskin, B. 2010a. Clock buffer polarity assignment considering capacitive load. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED'10). IEEE, Los Alamitos, CA, 765--770.
Jianchao Lu , Baris Taskin, Clock Tree Synthesis with XOR Gates for Polarity Assignment, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.17-22, July 05-07, 2010[doi>10.1109/ISVLSI.2010.62]
Muller, F. M., Camozzatoa, M. M., and de Araujo, O. C. B. 2001. Exact algorithms for the imbalanced time minimizing assignment problem. Electron. Notes Discrete Math. 7, 122--125.
Yow-Tyng Nieh , Shih-Hsu Huang , Sheng-Yu Hsu, Minimizing peak current via opposite-phase clock tree, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065629]
Jaewon Oh , Massoud Pedram, Multi-pad power/ground network design for uniform distribution of ground bounce, Proceedings of the 35th annual Design Automation Conference, p.287-290, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277128]
Pandit, S. and Srinivas, K. 1991. A lexisearch algorithm for traveling salesman problem. In Proceedings of the IEEE International Joint Conference on Neural Networks. IEEE, Los Alamitos, CA, 2521--2527.
Pentico, D. W. 2007. Assignment problems: A golden anniversary survey. Euro. J. Oper. Res. 176, 774--794.
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Yesin Ryu , Taewhan Kim, Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Rupak Samanta , Ganesh Venkataraman , Jiang Hu, Clock buffer polarity assignment for power noise reduction, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233615]
Synopsys Inc. 2008a. Design Compiler User Guide B-2008.09 Ed. Synopsys Inc.
Synopsys Inc. 2008b. Nanosim User Guide B-2008.09 Ed. Synopsys Inc.
Synopsys Inc. 2008c. Star-RCXT User Guide B-2008.12 Ed. Synopsys Inc.
Synopsys Inc. 2009a. IC Compiler User Guide: Implementation B-2008.09-SP4 Ed. Synopsys Inc.
Synopsys Inc. 2009b. Synopsys 90nm Generic Library. Synopsys Inc.
Min Zhao , Yuhong Fu , Vladimir Zolotov , Savithri Sundareswaran , Rajendran Panda, Optimal placement of power supply pads and pins, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996615]
