{"Source Block": ["zipcpu/rtl/core/idecode.v@115:125@HdlIdDef", "\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n\n\tgenerate if (OPT_CIS)\n"], "Clone Blocks": [["zipcpu/rtl/core/idecode.v@114:124", "\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n\n"], ["zipcpu/rtl/core/idecode.v@114:124", "\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n\n"], ["zipcpu/rtl/core/idecode.v@113:123", "\twire\t\tw_dcdR_pc, w_dcdR_cc;\n\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n"], ["zipcpu/rtl/core/idecode.v@113:123", "\twire\t\tw_dcdR_pc, w_dcdR_cc;\n\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n"], ["zipcpu/rtl/core/idecode.v@113:123", "\twire\t\tw_dcdR_pc, w_dcdR_cc;\n\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n"], ["zipcpu/rtl/core/idecode.v@113:123", "\twire\t\tw_dcdR_pc, w_dcdR_cc;\n\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n"], ["zipcpu/rtl/core/idecode.v@114:124", "\twire\t\tw_dcdA_pc, w_dcdA_cc;\n\twire\t\tw_dcdB_pc, w_dcdB_cc;\n\twire\t[3:0]\tw_cond;\n\twire\t\tw_wF, w_mem, w_sto, w_div, w_fpu;\n\twire\t\tw_wR, w_rA, w_rB, w_wR_n;\n\twire\t\tw_ljmp, w_ljmp_dly, w_cis_ljmp;\n\twire\t[31:0]\tiword;\n\n\n\treg\t[15:0]\tr_nxt_half;\n\n"]], "Diff Content": {"Delete": [], "Add": [[120, "\twire\t\tpf_valid;\n"], [120, "\tassign\tpf_valid = (i_pf_valid)&&(!o_early_branch_stb);\n"]]}}