(module PANASONIC_B (layer F.Cu) (tedit 0)
  (descr "<b>Panasonic Aluminium Electrolytic Capacitor VS-Serie Package B</b>")
  (fp_text reference C6 (at -2.15 -2.3 -180) (layer F.SilkS)
    (effects (font (size 0.9652 0.9652) (thickness 0.077216)) (justify left bottom))
  )
  (fp_text value "100uF 6.3V" (at -2.15 3.275 -180) (layer F.Fab)
    (effects (font (size 0.9652 0.9652) (thickness 0.077216)) (justify right top))
  )
  (fp_line (start -2.1 -2.1) (end 1 -2.1) (layer F.Fab) (width 0.1016))
  (fp_line (start 1 -2.1) (end 2.1 -1) (layer F.Fab) (width 0.1016))
  (fp_line (start 2.1 -1) (end 2.1 1) (layer F.Fab) (width 0.1016))
  (fp_line (start 2.1 1) (end 1 2.1) (layer F.Fab) (width 0.1016))
  (fp_line (start 1 2.1) (end -2.1 2.1) (layer F.Fab) (width 0.1016))
  (fp_line (start -2.1 2.1) (end -2.1 -2.1) (layer F.Fab) (width 0.1016))
  (fp_arc (start 0 0) (end -1.75 -0.85) (angle 128.186984) (layer F.SilkS) (width 0.1016))
  (fp_arc (start 0 0) (end -1.75 0.85) (angle -128.186984) (layer F.SilkS) (width 0.1016))
  (fp_line (start -2.1 -0.85) (end -2.1 -2.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start -2.1 -2.1) (end 1 -2.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 1 -2.1) (end 2.1 -1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 2.1 1) (end 1 2.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 1 2.1) (end -2.1 2.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start -2.1 2.1) (end -2.1 0.85) (layer F.SilkS) (width 0.1016))
  (fp_line (start -1.2 -1.5) (end -1.2 1.5) (layer F.Fab) (width 0.1016))
  (fp_circle (center 0 0) (end 1.95 0) (layer F.Fab) (width 0.1016))
  (fp_poly (pts (xy -2.3 0.35) (xy -1.85 0.35) (xy -1.85 -0.35) (xy -2.3 -0.35)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 1.9 0.35) (xy 2.3 0.35) (xy 2.3 -0.35) (xy 1.9 -0.35)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -1.25 -1.45) (xy -1.7 -0.85) (xy -1.85 -0.35) (xy -1.85 0.4)
    (xy -1.7 0.85) (xy -1.25 1.4) (xy -1.25 -1.4)) (layer F.Fab) (width 0))
  (pad - smd rect (at -1.6 0) (size 2.2 1.4) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
  (pad + smd rect (at 1.6 0) (size 2.2 1.4) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
)
