FIRRTL version 1.1.0
circuit GameBoySoC :
  module Interrupts :
    input clock : Clock
    input reset : UInt<1>
    input io_IE : UInt<8>
    input io_IF : UInt<8>
    input io_IME : UInt<1>
    input io_pc : UInt<16>
    input io_halted : UInt<1>
    output io_should_irq : UInt<1>
    output io_irq_vector : UInt<16>
    output io_halt_bug_triggered : UInt<1>

    node active = and(io_IE, io_IF) @[Interrupts.scala 31:22]
    node anyActive = orr(active) @[Interrupts.scala 32:26]
    node _T = bits(active, 0, 0) @[Interrupts.scala 39:14]
    node _T_1 = bits(active, 1, 1) @[Interrupts.scala 40:21]
    node _T_2 = bits(active, 2, 2) @[Interrupts.scala 41:21]
    node _T_3 = bits(active, 3, 3) @[Interrupts.scala 42:21]
    node _T_4 = bits(active, 4, 4) @[Interrupts.scala 43:21]
    node _GEN_0 = mux(_T_4, UInt<7>("h60"), UInt<1>("h0")) @[Interrupts.scala 43:{26,35} 44:35]
    node _GEN_1 = mux(_T_3, UInt<7>("h58"), _GEN_0) @[Interrupts.scala 42:{26,35}]
    node _GEN_2 = mux(_T_2, UInt<7>("h50"), _GEN_1) @[Interrupts.scala 41:{26,35}]
    node _GEN_3 = mux(_T_1, UInt<7>("h48"), _GEN_2) @[Interrupts.scala 40:{26,35}]
    node _GEN_4 = mux(_T, UInt<7>("h40"), _GEN_3) @[Interrupts.scala 39:{24,33}]
    node _io_should_irq_T = and(io_IME, anyActive) @[Interrupts.scala 49:27]
    node _io_halt_bug_triggered_T = eq(io_IME, UInt<1>("h0")) @[Interrupts.scala 58:29]
    node _io_halt_bug_triggered_T_1 = and(_io_halt_bug_triggered_T, anyActive) @[Interrupts.scala 58:38]
    node _io_halt_bug_triggered_T_2 = and(_io_halt_bug_triggered_T_1, io_halted) @[Interrupts.scala 58:51]
    node vector = pad(_GEN_4, 16) @[Interrupts.scala 37:20]
    io_should_irq <= _io_should_irq_T @[Interrupts.scala 49:17]
    io_irq_vector <= vector @[Interrupts.scala 50:17]
    io_halt_bug_triggered <= _io_halt_bug_triggered_T_2 @[Interrupts.scala 58:25]

  module LR35902_ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_op : UInt<4>
    input io_a : UInt<8>
    input io_b : UInt<8>
    input io_carryIn : UInt<1>
    output io_out : UInt<8>
    output io_flagZ : UInt<1>
    output io_flagN : UInt<1>
    output io_flagH : UInt<1>
    output io_flagC : UInt<1>

    node _sum_T = add(io_a, io_b) @[LR35902_ALU.scala 32:19]
    node sum = tail(_sum_T, 1) @[LR35902_ALU.scala 32:19]
    node _sumc_T = add(io_a, io_b) @[LR35902_ALU.scala 33:19]
    node _sumc_T_1 = tail(_sumc_T, 1) @[LR35902_ALU.scala 33:19]
    node _sumc_T_2 = add(_sumc_T_1, io_carryIn) @[LR35902_ALU.scala 33:26]
    node sumc = tail(_sumc_T_2, 1) @[LR35902_ALU.scala 33:26]
    node _diff_T = sub(io_a, io_b) @[LR35902_ALU.scala 35:20]
    node diff = tail(_diff_T, 1) @[LR35902_ALU.scala 35:20]
    node _diffc_T = sub(io_a, io_b) @[LR35902_ALU.scala 36:20]
    node _diffc_T_1 = tail(_diffc_T, 1) @[LR35902_ALU.scala 36:20]
    node _diffc_T_2 = sub(_diffc_T_1, io_carryIn) @[LR35902_ALU.scala 36:27]
    node diffc = tail(_diffc_T_2, 1) @[LR35902_ALU.scala 36:27]
    node _T = eq(UInt<4>("h0"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T = eq(sum, UInt<1>("h0")) @[LR35902_ALU.scala 55:23]
    node _io_flagH_T = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 40:9]
    node _io_flagH_T_1 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 40:23]
    node _io_flagH_T_2 = add(_io_flagH_T, _io_flagH_T_1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_3 = tail(_io_flagH_T_2, 1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_4 = add(_io_flagH_T_3, UInt<1>("h0")) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_5 = tail(_io_flagH_T_4, 1) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_6 = gt(_io_flagH_T_5, UInt<4>("hf")) @[LR35902_ALU.scala 40:37]
    node _io_flagC_T = gt(sum, UInt<8>("hff")) @[LR35902_ALU.scala 58:23]
    node _T_1 = eq(UInt<4>("h1"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_1 = eq(sumc, UInt<1>("h0")) @[LR35902_ALU.scala 66:24]
    node _io_flagH_T_7 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 40:9]
    node _io_flagH_T_8 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 40:23]
    node _io_flagH_T_9 = add(_io_flagH_T_7, _io_flagH_T_8) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_10 = tail(_io_flagH_T_9, 1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_11 = add(_io_flagH_T_10, io_carryIn) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_12 = tail(_io_flagH_T_11, 1) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_13 = gt(_io_flagH_T_12, UInt<4>("hf")) @[LR35902_ALU.scala 40:37]
    node _io_flagC_T_1 = gt(sumc, UInt<8>("hff")) @[LR35902_ALU.scala 69:24]
    node _T_2 = eq(UInt<4>("h2"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_2 = eq(diff, UInt<1>("h0")) @[LR35902_ALU.scala 77:24]
    node _io_flagH_T_14 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_15 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_16 = sub(_io_flagH_T_14, _io_flagH_T_15) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_17 = tail(_io_flagH_T_16, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_18 = sub(_io_flagH_T_17, UInt<1>("h0")) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_19 = tail(_io_flagH_T_18, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_20 = lt(_io_flagH_T_19, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_2 = lt(io_a, io_b) @[LR35902_ALU.scala 80:24]
    node _T_3 = eq(UInt<4>("h3"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_3 = eq(diffc, UInt<1>("h0")) @[LR35902_ALU.scala 88:25]
    node _io_flagH_T_21 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_22 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_23 = sub(_io_flagH_T_21, _io_flagH_T_22) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_24 = tail(_io_flagH_T_23, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_25 = sub(_io_flagH_T_24, io_carryIn) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_26 = tail(_io_flagH_T_25, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_27 = lt(_io_flagH_T_26, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_3 = add(io_b, io_carryIn) @[LR35902_ALU.scala 91:32]
    node _io_flagC_T_4 = tail(_io_flagC_T_3, 1) @[LR35902_ALU.scala 91:32]
    node _io_flagC_T_5 = lt(io_a, _io_flagC_T_4) @[LR35902_ALU.scala 91:24]
    node _T_4 = eq(UInt<4>("h4"), io_op) @[LR35902_ALU.scala 48:17]
    node r = and(io_a, io_b) @[LR35902_ALU.scala 98:20]
    node _io_flagZ_T_4 = eq(r, UInt<1>("h0")) @[LR35902_ALU.scala 100:21]
    node _T_5 = eq(UInt<4>("h5"), io_op) @[LR35902_ALU.scala 48:17]
    node r_1 = or(io_a, io_b) @[LR35902_ALU.scala 110:20]
    node _io_flagZ_T_5 = eq(r_1, UInt<1>("h0")) @[LR35902_ALU.scala 112:21]
    node _T_6 = eq(UInt<4>("h6"), io_op) @[LR35902_ALU.scala 48:17]
    node r_2 = xor(io_a, io_b) @[LR35902_ALU.scala 122:20]
    node _io_flagZ_T_6 = eq(r_2, UInt<1>("h0")) @[LR35902_ALU.scala 124:21]
    node _T_7 = eq(UInt<4>("h7"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_7 = eq(diff, UInt<1>("h0")) @[LR35902_ALU.scala 136:21]
    node _io_flagH_T_28 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_29 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_30 = sub(_io_flagH_T_28, _io_flagH_T_29) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_31 = tail(_io_flagH_T_30, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_32 = sub(_io_flagH_T_31, UInt<1>("h0")) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_33 = tail(_io_flagH_T_32, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_34 = lt(_io_flagH_T_33, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_6 = lt(io_a, io_b) @[LR35902_ALU.scala 139:24]
    node _T_8 = eq(UInt<4>("h8"), io_op) @[LR35902_ALU.scala 48:17]
    node _r_T = add(io_a, UInt<1>("h1")) @[LR35902_ALU.scala 146:20]
    node r_3 = tail(_r_T, 1) @[LR35902_ALU.scala 146:20]
    node _io_flagZ_T_8 = eq(r_3, UInt<1>("h0")) @[LR35902_ALU.scala 148:21]
    node _io_flagH_T_35 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 150:25]
    node _io_flagH_T_36 = eq(_io_flagH_T_35, UInt<4>("hf")) @[LR35902_ALU.scala 150:35]
    node _T_9 = eq(UInt<4>("h9"), io_op) @[LR35902_ALU.scala 48:17]
    node _r_T_1 = sub(io_a, UInt<1>("h1")) @[LR35902_ALU.scala 158:20]
    node r_4 = tail(_r_T_1, 1) @[LR35902_ALU.scala 158:20]
    node _io_flagZ_T_9 = eq(r_4, UInt<1>("h0")) @[LR35902_ALU.scala 160:21]
    node _io_flagH_T_37 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 162:25]
    node _io_flagH_T_38 = eq(_io_flagH_T_37, UInt<1>("h0")) @[LR35902_ALU.scala 162:35]
    node _GEN_0 = mux(_T_9, r_4, io_a) @[LR35902_ALU.scala 159:16 26:12 48:17]
    node _GEN_1 = mux(_T_9, _io_flagZ_T_9, UInt<1>("h0")) @[LR35902_ALU.scala 160:16 27:12 48:17]
    node _GEN_2 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[LR35902_ALU.scala 161:16 28:12 48:17]
    node _GEN_3 = mux(_T_9, _io_flagH_T_38, UInt<1>("h0")) @[LR35902_ALU.scala 162:16 29:12 48:17]
    node _GEN_4 = mux(_T_9, UInt<1>("h0"), UInt<1>("h0")) @[LR35902_ALU.scala 163:16 30:12 48:17]
    node _GEN_5 = mux(_T_8, r_3, _GEN_0) @[LR35902_ALU.scala 147:16 48:17]
    node _GEN_6 = mux(_T_8, _io_flagZ_T_8, _GEN_1) @[LR35902_ALU.scala 148:16 48:17]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), _GEN_2) @[LR35902_ALU.scala 149:16 48:17]
    node _GEN_8 = mux(_T_8, _io_flagH_T_36, _GEN_3) @[LR35902_ALU.scala 150:16 48:17]
    node _GEN_9 = mux(_T_8, UInt<1>("h0"), _GEN_4) @[LR35902_ALU.scala 151:16 48:17]
    node _GEN_10 = mux(_T_7, io_a, _GEN_5) @[LR35902_ALU.scala 135:16 48:17]
    node _GEN_11 = mux(_T_7, _io_flagZ_T_7, _GEN_6) @[LR35902_ALU.scala 136:16 48:17]
    node _GEN_12 = mux(_T_7, UInt<1>("h1"), _GEN_7) @[LR35902_ALU.scala 137:16 48:17]
    node _GEN_13 = mux(_T_7, _io_flagH_T_34, _GEN_8) @[LR35902_ALU.scala 138:16 48:17]
    node _GEN_14 = mux(_T_7, _io_flagC_T_6, _GEN_9) @[LR35902_ALU.scala 139:16 48:17]
    node _GEN_15 = mux(_T_6, r_2, _GEN_10) @[LR35902_ALU.scala 123:16 48:17]
    node _GEN_16 = mux(_T_6, _io_flagZ_T_6, _GEN_11) @[LR35902_ALU.scala 124:16 48:17]
    node _GEN_17 = mux(_T_6, UInt<1>("h0"), _GEN_12) @[LR35902_ALU.scala 125:16 48:17]
    node _GEN_18 = mux(_T_6, UInt<1>("h0"), _GEN_13) @[LR35902_ALU.scala 126:16 48:17]
    node _GEN_19 = mux(_T_6, UInt<1>("h0"), _GEN_14) @[LR35902_ALU.scala 127:16 48:17]
    node _GEN_20 = mux(_T_5, r_1, _GEN_15) @[LR35902_ALU.scala 111:16 48:17]
    node _GEN_21 = mux(_T_5, _io_flagZ_T_5, _GEN_16) @[LR35902_ALU.scala 112:16 48:17]
    node _GEN_22 = mux(_T_5, UInt<1>("h0"), _GEN_17) @[LR35902_ALU.scala 113:16 48:17]
    node _GEN_23 = mux(_T_5, UInt<1>("h0"), _GEN_18) @[LR35902_ALU.scala 114:16 48:17]
    node _GEN_24 = mux(_T_5, UInt<1>("h0"), _GEN_19) @[LR35902_ALU.scala 115:16 48:17]
    node _GEN_25 = mux(_T_4, r, _GEN_20) @[LR35902_ALU.scala 48:17 99:16]
    node _GEN_26 = mux(_T_4, _io_flagZ_T_4, _GEN_21) @[LR35902_ALU.scala 100:16 48:17]
    node _GEN_27 = mux(_T_4, UInt<1>("h0"), _GEN_22) @[LR35902_ALU.scala 101:16 48:17]
    node _GEN_28 = mux(_T_4, UInt<1>("h1"), _GEN_23) @[LR35902_ALU.scala 102:16 48:17]
    node _GEN_29 = mux(_T_4, UInt<1>("h0"), _GEN_24) @[LR35902_ALU.scala 103:16 48:17]
    node _GEN_30 = mux(_T_3, diffc, _GEN_25) @[LR35902_ALU.scala 48:17 87:16]
    node _GEN_31 = mux(_T_3, _io_flagZ_T_3, _GEN_26) @[LR35902_ALU.scala 48:17 88:16]
    node _GEN_32 = mux(_T_3, UInt<1>("h1"), _GEN_27) @[LR35902_ALU.scala 48:17 89:16]
    node _GEN_33 = mux(_T_3, _io_flagH_T_27, _GEN_28) @[LR35902_ALU.scala 48:17 90:16]
    node _GEN_34 = mux(_T_3, _io_flagC_T_5, _GEN_29) @[LR35902_ALU.scala 48:17 91:16]
    node _GEN_35 = mux(_T_2, diff, _GEN_30) @[LR35902_ALU.scala 48:17 76:16]
    node _GEN_36 = mux(_T_2, _io_flagZ_T_2, _GEN_31) @[LR35902_ALU.scala 48:17 77:16]
    node _GEN_37 = mux(_T_2, UInt<1>("h1"), _GEN_32) @[LR35902_ALU.scala 48:17 78:16]
    node _GEN_38 = mux(_T_2, _io_flagH_T_20, _GEN_33) @[LR35902_ALU.scala 48:17 79:16]
    node _GEN_39 = mux(_T_2, _io_flagC_T_2, _GEN_34) @[LR35902_ALU.scala 48:17 80:16]
    node _GEN_40 = mux(_T_1, sumc, _GEN_35) @[LR35902_ALU.scala 48:17 65:16]
    node _GEN_41 = mux(_T_1, _io_flagZ_T_1, _GEN_36) @[LR35902_ALU.scala 48:17 66:16]
    node _GEN_42 = mux(_T_1, UInt<1>("h0"), _GEN_37) @[LR35902_ALU.scala 48:17 67:16]
    node _GEN_43 = mux(_T_1, _io_flagH_T_13, _GEN_38) @[LR35902_ALU.scala 48:17 68:16]
    node _GEN_44 = mux(_T_1, _io_flagC_T_1, _GEN_39) @[LR35902_ALU.scala 48:17 69:16]
    node _GEN_45 = mux(_T, sum, _GEN_40) @[LR35902_ALU.scala 48:17 54:16]
    node _GEN_46 = mux(_T, _io_flagZ_T, _GEN_41) @[LR35902_ALU.scala 48:17 55:16]
    node _GEN_47 = mux(_T, UInt<1>("h0"), _GEN_42) @[LR35902_ALU.scala 48:17 56:16]
    node _GEN_48 = mux(_T, _io_flagH_T_6, _GEN_43) @[LR35902_ALU.scala 48:17 57:16]
    node _GEN_49 = mux(_T, _io_flagC_T, _GEN_44) @[LR35902_ALU.scala 48:17 58:16]
    io_out <= _GEN_45
    io_flagZ <= _GEN_46
    io_flagN <= _GEN_47
    io_flagH <= _GEN_48
    io_flagC <= _GEN_49

  module LR35902_Core :
    input clock : Clock
    input reset : UInt<1>
    output io_memAddr : UInt<16>
    output io_memRead : UInt<1>
    output io_memWrite : UInt<1>
    output io_memWriteData : UInt<8>
    input io_memReadData : UInt<8>
    input io_ieReg : UInt<8>
    input io_ifReg : UInt<8>
    output io_dbg_pc : UInt<16>
    output io_dbg_opcode : UInt<8>
    output io_dbg_a : UInt<8>
    output io_dbg_f : UInt<8>
    output io_dbg_b : UInt<8>
    output io_dbg_c : UInt<8>
    output io_dbg_d : UInt<8>
    output io_dbg_e : UInt<8>
    output io_dbg_h : UInt<8>
    output io_dbg_l : UInt<8>
    output io_dbg_state : UInt<8>
    output io_dbg_tcycle : UInt<8>
    output io_dbg_mcycle : UInt<8>
    output io_dbg_IR : UInt<8>

    inst intr of Interrupts @[LR35902_Core.scala 78:20]
    inst u_alu of LR35902_ALU @[Microcode.scala 105:21]
    reg A : UInt<8>, clock with :
      reset => (UInt<1>("h0"), A) @[LR35902_Core.scala 45:18]
    reg F : UInt<8>, clock with :
      reset => (UInt<1>("h0"), F) @[LR35902_Core.scala 46:18]
    reg B : UInt<8>, clock with :
      reset => (UInt<1>("h0"), B) @[LR35902_Core.scala 47:18]
    reg C : UInt<8>, clock with :
      reset => (UInt<1>("h0"), C) @[LR35902_Core.scala 48:18]
    reg D : UInt<8>, clock with :
      reset => (UInt<1>("h0"), D) @[LR35902_Core.scala 49:18]
    reg E : UInt<8>, clock with :
      reset => (UInt<1>("h0"), E) @[LR35902_Core.scala 50:18]
    reg H : UInt<8>, clock with :
      reset => (UInt<1>("h0"), H) @[LR35902_Core.scala 51:18]
    reg L : UInt<8>, clock with :
      reset => (UInt<1>("h0"), L) @[LR35902_Core.scala 52:18]
    reg PC : UInt<16>, clock with :
      reset => (UInt<1>("h0"), PC) @[LR35902_Core.scala 54:19]
    reg SP : UInt<16>, clock with :
      reset => (UInt<1>("h0"), SP) @[LR35902_Core.scala 55:19]
    reg IR : UInt<8>, clock with :
      reset => (UInt<1>("h0"), IR) @[LR35902_Core.scala 57:22]
    reg imm8 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), imm8) @[LR35902_Core.scala 58:22]
    reg imm16 : UInt<16>, clock with :
      reset => (UInt<1>("h0"), imm16) @[LR35902_Core.scala 59:22]
    reg IME : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IME) @[LR35902_Core.scala 61:28]
    reg IME_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IME_pending) @[LR35902_Core.scala 62:28]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[LR35902_Core.scala 70:23]
    reg tcycle : UInt<2>, clock with :
      reset => (UInt<1>("h0"), tcycle) @[LR35902_Core.scala 71:23]
    reg mcycle : UInt<3>, clock with :
      reset => (UInt<1>("h0"), mcycle) @[LR35902_Core.scala 72:23]
    reg halted : UInt<1>, clock with :
      reset => (UInt<1>("h0"), halted) @[LR35902_Core.scala 73:23]
    node u_HL = cat(H, L) @[Cat.scala 33:92]
    node _u_alu_io_carryIn_T = bits(F, 4, 4) @[Microcode.scala 109:28]
    node _u_T = eq(IR, UInt<1>("h0")) @[Microcode.scala 118:13]
    node _u_T_1 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 119:19]
    node _GEN_0 = mux(_u_T_1, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 119:{28,39} 76:21]
    node _u_T_2 = eq(IR, UInt<7>("h76")) @[Microcode.scala 125:19]
    node _u_T_3 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 126:19]
    node _GEN_1 = mux(_u_T_3, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 126:{28,39} 76:21]
    node _u_T_4 = geq(IR, UInt<7>("h40")) @[Microcode.scala 132:20]
    node _u_T_5 = leq(IR, UInt<7>("h7f")) @[Microcode.scala 132:37]
    node _u_T_6 = and(_u_T_4, _u_T_5) @[Microcode.scala 132:31]
    node _u_T_7 = neq(IR, UInt<7>("h76")) @[Microcode.scala 132:56]
    node _u_T_8 = and(_u_T_6, _u_T_7) @[Microcode.scala 132:49]
    node _u_dst_T = shr(IR, 3) @[Microcode.scala 133:21]
    node u_dst = and(_u_dst_T, UInt<3>("h7")) @[Microcode.scala 133:27]
    node u_src = and(IR, UInt<3>("h7")) @[Microcode.scala 134:20]
    node _u_T_9 = eq(UInt<1>("h0"), u_src) @[Mux.scala 81:61]
    node _u_T_10 = mux(_u_T_9, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_T_11 = eq(UInt<1>("h1"), u_src) @[Mux.scala 81:61]
    node _u_T_12 = mux(_u_T_11, C, _u_T_10) @[Mux.scala 81:58]
    node _u_T_13 = eq(UInt<2>("h2"), u_src) @[Mux.scala 81:61]
    node _u_T_14 = mux(_u_T_13, D, _u_T_12) @[Mux.scala 81:58]
    node _u_T_15 = eq(UInt<2>("h3"), u_src) @[Mux.scala 81:61]
    node _u_T_16 = mux(_u_T_15, E, _u_T_14) @[Mux.scala 81:58]
    node _u_T_17 = eq(UInt<3>("h4"), u_src) @[Mux.scala 81:61]
    node _u_T_18 = mux(_u_T_17, H, _u_T_16) @[Mux.scala 81:58]
    node _u_T_19 = eq(UInt<3>("h5"), u_src) @[Mux.scala 81:61]
    node _u_T_20 = mux(_u_T_19, L, _u_T_18) @[Mux.scala 81:58]
    node _u_T_21 = eq(UInt<3>("h7"), u_src) @[Mux.scala 81:61]
    node _u_T_22 = mux(_u_T_21, A, _u_T_20) @[Mux.scala 81:58]
    node _u_T_23 = eq(UInt<1>("h0"), u_dst) @[Microcode.scala 91:17]
    node _u_T_24 = eq(UInt<1>("h1"), u_dst) @[Microcode.scala 91:17]
    node _u_T_25 = eq(UInt<2>("h2"), u_dst) @[Microcode.scala 91:17]
    node _u_T_26 = eq(UInt<2>("h3"), u_dst) @[Microcode.scala 91:17]
    node _u_T_27 = eq(UInt<3>("h4"), u_dst) @[Microcode.scala 91:17]
    node _u_T_28 = eq(UInt<3>("h5"), u_dst) @[Microcode.scala 91:17]
    node _u_T_29 = eq(UInt<3>("h7"), u_dst) @[Microcode.scala 91:17]
    node _GEN_2 = mux(_u_T_29, _u_T_22, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_3 = mux(_u_T_28, _u_T_22, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_4 = mux(_u_T_28, A, _GEN_2) @[Microcode.scala 61:15 91:17]
    node _GEN_5 = mux(_u_T_27, _u_T_22, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_6 = mux(_u_T_27, L, _GEN_3) @[Microcode.scala 68:15 91:17]
    node _GEN_7 = mux(_u_T_27, A, _GEN_4) @[Microcode.scala 61:15 91:17]
    node _GEN_8 = mux(_u_T_26, _u_T_22, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_9 = mux(_u_T_26, H, _GEN_5) @[Microcode.scala 67:15 91:17]
    node _GEN_10 = mux(_u_T_26, L, _GEN_6) @[Microcode.scala 68:15 91:17]
    node _GEN_11 = mux(_u_T_26, A, _GEN_7) @[Microcode.scala 61:15 91:17]
    node _GEN_12 = mux(_u_T_25, _u_T_22, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_13 = mux(_u_T_25, E, _GEN_8) @[Microcode.scala 66:15 91:17]
    node _GEN_14 = mux(_u_T_25, H, _GEN_9) @[Microcode.scala 67:15 91:17]
    node _GEN_15 = mux(_u_T_25, L, _GEN_10) @[Microcode.scala 68:15 91:17]
    node _GEN_16 = mux(_u_T_25, A, _GEN_11) @[Microcode.scala 61:15 91:17]
    node _GEN_17 = mux(_u_T_24, _u_T_22, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_18 = mux(_u_T_24, D, _GEN_12) @[Microcode.scala 65:15 91:17]
    node _GEN_19 = mux(_u_T_24, E, _GEN_13) @[Microcode.scala 66:15 91:17]
    node _GEN_20 = mux(_u_T_24, H, _GEN_14) @[Microcode.scala 67:15 91:17]
    node _GEN_21 = mux(_u_T_24, L, _GEN_15) @[Microcode.scala 68:15 91:17]
    node _GEN_22 = mux(_u_T_24, A, _GEN_16) @[Microcode.scala 61:15 91:17]
    node _GEN_23 = mux(_u_T_23, _u_T_22, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_24 = mux(_u_T_23, C, _GEN_17) @[Microcode.scala 64:15 91:17]
    node _GEN_25 = mux(_u_T_23, D, _GEN_18) @[Microcode.scala 65:15 91:17]
    node _GEN_26 = mux(_u_T_23, E, _GEN_19) @[Microcode.scala 66:15 91:17]
    node _GEN_27 = mux(_u_T_23, H, _GEN_20) @[Microcode.scala 67:15 91:17]
    node _GEN_28 = mux(_u_T_23, L, _GEN_21) @[Microcode.scala 68:15 91:17]
    node _GEN_29 = mux(_u_T_23, A, _GEN_22) @[Microcode.scala 61:15 91:17]
    node _u_T_30 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 138:19]
    node _GEN_30 = mux(_u_T_30, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 138:28 139:18 76:21]
    node _u_T_31 = and(IR, UInt<8>("hc7")) @[Microcode.scala 147:20]
    node _u_T_32 = eq(_u_T_31, UInt<3>("h6")) @[Microcode.scala 147:31]
    node _u_T_33 = shr(IR, 3) @[Microcode.scala 147:51]
    node _u_T_34 = and(_u_T_33, UInt<3>("h7")) @[Microcode.scala 147:57]
    node _u_T_35 = neq(_u_T_34, UInt<3>("h6")) @[Microcode.scala 147:64]
    node _u_T_36 = and(_u_T_32, _u_T_35) @[Microcode.scala 147:43]
    node _u_dst_T_1 = shr(IR, 3) @[Microcode.scala 148:21]
    node u_dst_1 = and(_u_dst_T_1, UInt<3>("h7")) @[Microcode.scala 148:27]
    node _u_T_37 = eq(UInt<1>("h0"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_38 = eq(UInt<1>("h1"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_39 = eq(UInt<2>("h2"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_40 = eq(UInt<2>("h3"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_41 = eq(UInt<3>("h4"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_42 = eq(UInt<3>("h5"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_43 = eq(UInt<3>("h7"), u_dst_1) @[Microcode.scala 91:17]
    node _GEN_31 = mux(_u_T_43, imm8, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_32 = mux(_u_T_42, imm8, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_33 = mux(_u_T_42, A, _GEN_31) @[Microcode.scala 61:15 91:17]
    node _GEN_34 = mux(_u_T_41, imm8, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_35 = mux(_u_T_41, L, _GEN_32) @[Microcode.scala 68:15 91:17]
    node _GEN_36 = mux(_u_T_41, A, _GEN_33) @[Microcode.scala 61:15 91:17]
    node _GEN_37 = mux(_u_T_40, imm8, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_38 = mux(_u_T_40, H, _GEN_34) @[Microcode.scala 67:15 91:17]
    node _GEN_39 = mux(_u_T_40, L, _GEN_35) @[Microcode.scala 68:15 91:17]
    node _GEN_40 = mux(_u_T_40, A, _GEN_36) @[Microcode.scala 61:15 91:17]
    node _GEN_41 = mux(_u_T_39, imm8, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_42 = mux(_u_T_39, E, _GEN_37) @[Microcode.scala 66:15 91:17]
    node _GEN_43 = mux(_u_T_39, H, _GEN_38) @[Microcode.scala 67:15 91:17]
    node _GEN_44 = mux(_u_T_39, L, _GEN_39) @[Microcode.scala 68:15 91:17]
    node _GEN_45 = mux(_u_T_39, A, _GEN_40) @[Microcode.scala 61:15 91:17]
    node _GEN_46 = mux(_u_T_38, imm8, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_47 = mux(_u_T_38, D, _GEN_41) @[Microcode.scala 65:15 91:17]
    node _GEN_48 = mux(_u_T_38, E, _GEN_42) @[Microcode.scala 66:15 91:17]
    node _GEN_49 = mux(_u_T_38, H, _GEN_43) @[Microcode.scala 67:15 91:17]
    node _GEN_50 = mux(_u_T_38, L, _GEN_44) @[Microcode.scala 68:15 91:17]
    node _GEN_51 = mux(_u_T_38, A, _GEN_45) @[Microcode.scala 61:15 91:17]
    node _GEN_52 = mux(_u_T_37, imm8, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_53 = mux(_u_T_37, C, _GEN_46) @[Microcode.scala 64:15 91:17]
    node _GEN_54 = mux(_u_T_37, D, _GEN_47) @[Microcode.scala 65:15 91:17]
    node _GEN_55 = mux(_u_T_37, E, _GEN_48) @[Microcode.scala 66:15 91:17]
    node _GEN_56 = mux(_u_T_37, H, _GEN_49) @[Microcode.scala 67:15 91:17]
    node _GEN_57 = mux(_u_T_37, L, _GEN_50) @[Microcode.scala 68:15 91:17]
    node _GEN_58 = mux(_u_T_37, A, _GEN_51) @[Microcode.scala 61:15 91:17]
    node _u_T_44 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 153:19]
    node _GEN_59 = mux(_u_T_44, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 153:28 154:18 76:21]
    node _u_T_45 = geq(IR, UInt<7>("h70")) @[Microcode.scala 160:20]
    node _u_T_46 = leq(IR, UInt<7>("h75")) @[Microcode.scala 160:37]
    node _u_T_47 = and(_u_T_45, _u_T_46) @[Microcode.scala 160:31]
    node _u_T_48 = eq(IR, UInt<7>("h77")) @[Microcode.scala 160:55]
    node _u_T_49 = or(_u_T_47, _u_T_48) @[Microcode.scala 160:49]
    node u_src_1 = and(IR, UInt<3>("h7")) @[Microcode.scala 161:20]
    node _u_T_50 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 163:19]
    node _u_mcBus_memWriteData_T = eq(UInt<1>("h0"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_1 = mux(_u_mcBus_memWriteData_T, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_2 = eq(UInt<1>("h1"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_3 = mux(_u_mcBus_memWriteData_T_2, C, _u_mcBus_memWriteData_T_1) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_4 = eq(UInt<2>("h2"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_5 = mux(_u_mcBus_memWriteData_T_4, D, _u_mcBus_memWriteData_T_3) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_6 = eq(UInt<2>("h3"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_7 = mux(_u_mcBus_memWriteData_T_6, E, _u_mcBus_memWriteData_T_5) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_8 = eq(UInt<3>("h4"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_9 = mux(_u_mcBus_memWriteData_T_8, H, _u_mcBus_memWriteData_T_7) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_10 = eq(UInt<3>("h5"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_11 = mux(_u_mcBus_memWriteData_T_10, L, _u_mcBus_memWriteData_T_9) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_12 = eq(UInt<3>("h7"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_13 = mux(_u_mcBus_memWriteData_T_12, A, _u_mcBus_memWriteData_T_11) @[Mux.scala 81:58]
    node _GEN_60 = mux(_u_T_50, u_HL, UInt<1>("h0")) @[Microcode.scala 163:28 164:24 78:21]
    node _GEN_61 = mux(_u_T_50, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 163:28 165:24 80:21]
    node _GEN_62 = mux(_u_T_50, _u_mcBus_memWriteData_T_13, UInt<1>("h0")) @[Microcode.scala 163:28 166:24 81:21]
    node _u_T_51 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 168:19]
    node _GEN_63 = mux(_u_T_51, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 168:28 169:18 76:21]
    node _u_T_52 = eq(IR, UInt<7>("h46")) @[Microcode.scala 175:19]
    node _u_T_53 = eq(IR, UInt<7>("h4e")) @[Microcode.scala 175:37]
    node _u_T_54 = or(_u_T_52, _u_T_53) @[Microcode.scala 175:31]
    node _u_T_55 = eq(IR, UInt<7>("h56")) @[Microcode.scala 176:10]
    node _u_T_56 = or(_u_T_54, _u_T_55) @[Microcode.scala 175:49]
    node _u_T_57 = eq(IR, UInt<7>("h5e")) @[Microcode.scala 176:28]
    node _u_T_58 = or(_u_T_56, _u_T_57) @[Microcode.scala 176:22]
    node _u_T_59 = eq(IR, UInt<7>("h66")) @[Microcode.scala 177:10]
    node _u_T_60 = or(_u_T_58, _u_T_59) @[Microcode.scala 176:40]
    node _u_T_61 = eq(IR, UInt<7>("h6e")) @[Microcode.scala 177:28]
    node _u_T_62 = or(_u_T_60, _u_T_61) @[Microcode.scala 177:22]
    node _u_T_63 = eq(IR, UInt<7>("h7e")) @[Microcode.scala 178:10]
    node _u_T_64 = or(_u_T_62, _u_T_63) @[Microcode.scala 177:40]
    node _u_dst_T_2 = shr(IR, 3) @[Microcode.scala 180:21]
    node u_dst_2 = and(_u_dst_T_2, UInt<3>("h7")) @[Microcode.scala 180:27]
    node _u_T_65 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 181:22]
    node _u_T_66 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 181:22]
    node _u_T_67 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 181:22]
    node _u_T_68 = eq(UInt<1>("h0"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_69 = eq(UInt<1>("h1"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_70 = eq(UInt<2>("h2"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_71 = eq(UInt<2>("h3"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_72 = eq(UInt<3>("h4"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_73 = eq(UInt<3>("h5"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_74 = eq(UInt<3>("h7"), u_dst_2) @[Microcode.scala 91:17]
    node mcBus_memReadData = io_memReadData @[LR35902_Core.scala 88:19 100:22]
    node _GEN_64 = mux(_u_T_74, mcBus_memReadData, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_65 = mux(_u_T_73, mcBus_memReadData, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_66 = mux(_u_T_73, A, _GEN_64) @[Microcode.scala 61:15 91:17]
    node _GEN_67 = mux(_u_T_72, mcBus_memReadData, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_68 = mux(_u_T_72, L, _GEN_65) @[Microcode.scala 68:15 91:17]
    node _GEN_69 = mux(_u_T_72, A, _GEN_66) @[Microcode.scala 61:15 91:17]
    node _GEN_70 = mux(_u_T_71, mcBus_memReadData, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_71 = mux(_u_T_71, H, _GEN_67) @[Microcode.scala 67:15 91:17]
    node _GEN_72 = mux(_u_T_71, L, _GEN_68) @[Microcode.scala 68:15 91:17]
    node _GEN_73 = mux(_u_T_71, A, _GEN_69) @[Microcode.scala 61:15 91:17]
    node _GEN_74 = mux(_u_T_70, mcBus_memReadData, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_75 = mux(_u_T_70, E, _GEN_70) @[Microcode.scala 66:15 91:17]
    node _GEN_76 = mux(_u_T_70, H, _GEN_71) @[Microcode.scala 67:15 91:17]
    node _GEN_77 = mux(_u_T_70, L, _GEN_72) @[Microcode.scala 68:15 91:17]
    node _GEN_78 = mux(_u_T_70, A, _GEN_73) @[Microcode.scala 61:15 91:17]
    node _GEN_79 = mux(_u_T_69, mcBus_memReadData, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_80 = mux(_u_T_69, D, _GEN_74) @[Microcode.scala 65:15 91:17]
    node _GEN_81 = mux(_u_T_69, E, _GEN_75) @[Microcode.scala 66:15 91:17]
    node _GEN_82 = mux(_u_T_69, H, _GEN_76) @[Microcode.scala 67:15 91:17]
    node _GEN_83 = mux(_u_T_69, L, _GEN_77) @[Microcode.scala 68:15 91:17]
    node _GEN_84 = mux(_u_T_69, A, _GEN_78) @[Microcode.scala 61:15 91:17]
    node _GEN_85 = mux(_u_T_68, mcBus_memReadData, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_86 = mux(_u_T_68, C, _GEN_79) @[Microcode.scala 64:15 91:17]
    node _GEN_87 = mux(_u_T_68, D, _GEN_80) @[Microcode.scala 65:15 91:17]
    node _GEN_88 = mux(_u_T_68, E, _GEN_81) @[Microcode.scala 66:15 91:17]
    node _GEN_89 = mux(_u_T_68, H, _GEN_82) @[Microcode.scala 67:15 91:17]
    node _GEN_90 = mux(_u_T_68, L, _GEN_83) @[Microcode.scala 68:15 91:17]
    node _GEN_91 = mux(_u_T_68, A, _GEN_84) @[Microcode.scala 61:15 91:17]
    node _u_T_75 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 181:22]
    node _GEN_92 = mux(_u_T_75, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 181:22 193:20 76:21]
    node _GEN_93 = mux(_u_T_67, _GEN_85, B) @[Microcode.scala 181:22 63:15]
    node _GEN_94 = mux(_u_T_67, _GEN_86, C) @[Microcode.scala 181:22 64:15]
    node _GEN_95 = mux(_u_T_67, _GEN_87, D) @[Microcode.scala 181:22 65:15]
    node _GEN_96 = mux(_u_T_67, _GEN_88, E) @[Microcode.scala 181:22 66:15]
    node _GEN_97 = mux(_u_T_67, _GEN_89, H) @[Microcode.scala 181:22 67:15]
    node _GEN_98 = mux(_u_T_67, _GEN_90, L) @[Microcode.scala 181:22 68:15]
    node _GEN_99 = mux(_u_T_67, _GEN_91, A) @[Microcode.scala 181:22 61:15]
    node _GEN_100 = mux(_u_T_67, UInt<1>("h0"), _GEN_92) @[Microcode.scala 181:22 76:21]
    node _GEN_101 = mux(_u_T_66, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 181:22 187:22 79:21]
    node _GEN_102 = mux(_u_T_66, B, _GEN_93) @[Microcode.scala 181:22 63:15]
    node _GEN_103 = mux(_u_T_66, C, _GEN_94) @[Microcode.scala 181:22 64:15]
    node _GEN_104 = mux(_u_T_66, D, _GEN_95) @[Microcode.scala 181:22 65:15]
    node _GEN_105 = mux(_u_T_66, E, _GEN_96) @[Microcode.scala 181:22 66:15]
    node _GEN_106 = mux(_u_T_66, H, _GEN_97) @[Microcode.scala 181:22 67:15]
    node _GEN_107 = mux(_u_T_66, L, _GEN_98) @[Microcode.scala 181:22 68:15]
    node _GEN_108 = mux(_u_T_66, A, _GEN_99) @[Microcode.scala 181:22 61:15]
    node _GEN_109 = mux(_u_T_66, UInt<1>("h0"), _GEN_100) @[Microcode.scala 181:22 76:21]
    node _GEN_110 = mux(_u_T_65, u_HL, UInt<1>("h0")) @[Microcode.scala 181:22 183:22 78:21]
    node _GEN_111 = mux(_u_T_65, UInt<1>("h1"), _GEN_101) @[Microcode.scala 181:22 184:22]
    node _GEN_112 = mux(_u_T_65, B, _GEN_102) @[Microcode.scala 181:22 63:15]
    node _GEN_113 = mux(_u_T_65, C, _GEN_103) @[Microcode.scala 181:22 64:15]
    node _GEN_114 = mux(_u_T_65, D, _GEN_104) @[Microcode.scala 181:22 65:15]
    node _GEN_115 = mux(_u_T_65, E, _GEN_105) @[Microcode.scala 181:22 66:15]
    node _GEN_116 = mux(_u_T_65, H, _GEN_106) @[Microcode.scala 181:22 67:15]
    node _GEN_117 = mux(_u_T_65, L, _GEN_107) @[Microcode.scala 181:22 68:15]
    node _GEN_118 = mux(_u_T_65, A, _GEN_108) @[Microcode.scala 181:22 61:15]
    node _GEN_119 = mux(_u_T_65, UInt<1>("h0"), _GEN_109) @[Microcode.scala 181:22 76:21]
    node _u_T_76 = and(IR, UInt<8>("hc7")) @[Microcode.scala 201:20]
    node _u_T_77 = eq(_u_T_76, UInt<3>("h4")) @[Microcode.scala 201:31]
    node _u_T_78 = shr(IR, 3) @[Microcode.scala 201:51]
    node _u_T_79 = and(_u_T_78, UInt<3>("h7")) @[Microcode.scala 201:57]
    node _u_T_80 = neq(_u_T_79, UInt<3>("h6")) @[Microcode.scala 201:64]
    node _u_T_81 = and(_u_T_77, _u_T_80) @[Microcode.scala 201:43]
    node _u_dst_T_3 = shr(IR, 3) @[Microcode.scala 202:21]
    node u_dst_3 = and(_u_dst_T_3, UInt<3>("h7")) @[Microcode.scala 202:27]
    node _u_oldVal_T = eq(UInt<1>("h0"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_1 = mux(_u_oldVal_T, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_oldVal_T_2 = eq(UInt<1>("h1"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_3 = mux(_u_oldVal_T_2, C, _u_oldVal_T_1) @[Mux.scala 81:58]
    node _u_oldVal_T_4 = eq(UInt<2>("h2"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_5 = mux(_u_oldVal_T_4, D, _u_oldVal_T_3) @[Mux.scala 81:58]
    node _u_oldVal_T_6 = eq(UInt<2>("h3"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_7 = mux(_u_oldVal_T_6, E, _u_oldVal_T_5) @[Mux.scala 81:58]
    node _u_oldVal_T_8 = eq(UInt<3>("h4"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_9 = mux(_u_oldVal_T_8, H, _u_oldVal_T_7) @[Mux.scala 81:58]
    node _u_oldVal_T_10 = eq(UInt<3>("h5"), u_dst_3) @[Mux.scala 81:61]
    node _u_oldVal_T_11 = mux(_u_oldVal_T_10, L, _u_oldVal_T_9) @[Mux.scala 81:58]
    node _u_oldVal_T_12 = eq(UInt<3>("h7"), u_dst_3) @[Mux.scala 81:61]
    node u_oldVal = mux(_u_oldVal_T_12, A, _u_oldVal_T_11) @[Mux.scala 81:58]
    node _u_T_82 = eq(UInt<1>("h0"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_83 = eq(UInt<1>("h1"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_84 = eq(UInt<2>("h2"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_85 = eq(UInt<2>("h3"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_86 = eq(UInt<3>("h4"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_87 = eq(UInt<3>("h5"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_88 = eq(UInt<3>("h7"), u_dst_3) @[Microcode.scala 91:17]
    node _GEN_120 = mux(_u_T_88, u_alu.io_out, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_121 = mux(_u_T_87, u_alu.io_out, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_122 = mux(_u_T_87, A, _GEN_120) @[Microcode.scala 61:15 91:17]
    node _GEN_123 = mux(_u_T_86, u_alu.io_out, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_124 = mux(_u_T_86, L, _GEN_121) @[Microcode.scala 68:15 91:17]
    node _GEN_125 = mux(_u_T_86, A, _GEN_122) @[Microcode.scala 61:15 91:17]
    node _GEN_126 = mux(_u_T_85, u_alu.io_out, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_127 = mux(_u_T_85, H, _GEN_123) @[Microcode.scala 67:15 91:17]
    node _GEN_128 = mux(_u_T_85, L, _GEN_124) @[Microcode.scala 68:15 91:17]
    node _GEN_129 = mux(_u_T_85, A, _GEN_125) @[Microcode.scala 61:15 91:17]
    node _GEN_130 = mux(_u_T_84, u_alu.io_out, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_131 = mux(_u_T_84, E, _GEN_126) @[Microcode.scala 66:15 91:17]
    node _GEN_132 = mux(_u_T_84, H, _GEN_127) @[Microcode.scala 67:15 91:17]
    node _GEN_133 = mux(_u_T_84, L, _GEN_128) @[Microcode.scala 68:15 91:17]
    node _GEN_134 = mux(_u_T_84, A, _GEN_129) @[Microcode.scala 61:15 91:17]
    node _GEN_135 = mux(_u_T_83, u_alu.io_out, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_136 = mux(_u_T_83, D, _GEN_130) @[Microcode.scala 65:15 91:17]
    node _GEN_137 = mux(_u_T_83, E, _GEN_131) @[Microcode.scala 66:15 91:17]
    node _GEN_138 = mux(_u_T_83, H, _GEN_132) @[Microcode.scala 67:15 91:17]
    node _GEN_139 = mux(_u_T_83, L, _GEN_133) @[Microcode.scala 68:15 91:17]
    node _GEN_140 = mux(_u_T_83, A, _GEN_134) @[Microcode.scala 61:15 91:17]
    node _GEN_141 = mux(_u_T_82, u_alu.io_out, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_142 = mux(_u_T_82, C, _GEN_135) @[Microcode.scala 64:15 91:17]
    node _GEN_143 = mux(_u_T_82, D, _GEN_136) @[Microcode.scala 65:15 91:17]
    node _GEN_144 = mux(_u_T_82, E, _GEN_137) @[Microcode.scala 66:15 91:17]
    node _GEN_145 = mux(_u_T_82, H, _GEN_138) @[Microcode.scala 67:15 91:17]
    node _GEN_146 = mux(_u_T_82, L, _GEN_139) @[Microcode.scala 68:15 91:17]
    node _GEN_147 = mux(_u_T_82, A, _GEN_140) @[Microcode.scala 61:15 91:17]
    node _u_T_89 = bits(F, 4, 4) @[Microcode.scala 211:62]
    node u_out_F_lo = cat(_u_T_89, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi = cat(u_out_F_hi_hi, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T = cat(u_out_F_hi, u_out_F_lo) @[Cat.scala 33:92]
    node _u_T_90 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 213:19]
    node _GEN_148 = mux(_u_T_90, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 213:28 214:18 76:21]
    node _u_T_91 = and(IR, UInt<8>("hc7")) @[Microcode.scala 221:20]
    node _u_T_92 = eq(_u_T_91, UInt<3>("h5")) @[Microcode.scala 221:31]
    node _u_T_93 = shr(IR, 3) @[Microcode.scala 221:51]
    node _u_T_94 = and(_u_T_93, UInt<3>("h7")) @[Microcode.scala 221:57]
    node _u_T_95 = neq(_u_T_94, UInt<3>("h6")) @[Microcode.scala 221:64]
    node _u_T_96 = and(_u_T_92, _u_T_95) @[Microcode.scala 221:43]
    node _u_dst_T_4 = shr(IR, 3) @[Microcode.scala 222:21]
    node u_dst_4 = and(_u_dst_T_4, UInt<3>("h7")) @[Microcode.scala 222:27]
    node _u_oldVal_T_13 = eq(UInt<1>("h0"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_14 = mux(_u_oldVal_T_13, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_oldVal_T_15 = eq(UInt<1>("h1"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_16 = mux(_u_oldVal_T_15, C, _u_oldVal_T_14) @[Mux.scala 81:58]
    node _u_oldVal_T_17 = eq(UInt<2>("h2"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_18 = mux(_u_oldVal_T_17, D, _u_oldVal_T_16) @[Mux.scala 81:58]
    node _u_oldVal_T_19 = eq(UInt<2>("h3"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_20 = mux(_u_oldVal_T_19, E, _u_oldVal_T_18) @[Mux.scala 81:58]
    node _u_oldVal_T_21 = eq(UInt<3>("h4"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_22 = mux(_u_oldVal_T_21, H, _u_oldVal_T_20) @[Mux.scala 81:58]
    node _u_oldVal_T_23 = eq(UInt<3>("h5"), u_dst_4) @[Mux.scala 81:61]
    node _u_oldVal_T_24 = mux(_u_oldVal_T_23, L, _u_oldVal_T_22) @[Mux.scala 81:58]
    node _u_oldVal_T_25 = eq(UInt<3>("h7"), u_dst_4) @[Mux.scala 81:61]
    node u_oldVal_1 = mux(_u_oldVal_T_25, A, _u_oldVal_T_24) @[Mux.scala 81:58]
    node _u_T_97 = eq(UInt<1>("h0"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_98 = eq(UInt<1>("h1"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_99 = eq(UInt<2>("h2"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_100 = eq(UInt<2>("h3"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_101 = eq(UInt<3>("h4"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_102 = eq(UInt<3>("h5"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_103 = eq(UInt<3>("h7"), u_dst_4) @[Microcode.scala 91:17]
    node _GEN_149 = mux(_u_T_103, u_alu.io_out, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_150 = mux(_u_T_102, u_alu.io_out, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_151 = mux(_u_T_102, A, _GEN_149) @[Microcode.scala 61:15 91:17]
    node _GEN_152 = mux(_u_T_101, u_alu.io_out, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_153 = mux(_u_T_101, L, _GEN_150) @[Microcode.scala 68:15 91:17]
    node _GEN_154 = mux(_u_T_101, A, _GEN_151) @[Microcode.scala 61:15 91:17]
    node _GEN_155 = mux(_u_T_100, u_alu.io_out, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_156 = mux(_u_T_100, H, _GEN_152) @[Microcode.scala 67:15 91:17]
    node _GEN_157 = mux(_u_T_100, L, _GEN_153) @[Microcode.scala 68:15 91:17]
    node _GEN_158 = mux(_u_T_100, A, _GEN_154) @[Microcode.scala 61:15 91:17]
    node _GEN_159 = mux(_u_T_99, u_alu.io_out, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_160 = mux(_u_T_99, E, _GEN_155) @[Microcode.scala 66:15 91:17]
    node _GEN_161 = mux(_u_T_99, H, _GEN_156) @[Microcode.scala 67:15 91:17]
    node _GEN_162 = mux(_u_T_99, L, _GEN_157) @[Microcode.scala 68:15 91:17]
    node _GEN_163 = mux(_u_T_99, A, _GEN_158) @[Microcode.scala 61:15 91:17]
    node _GEN_164 = mux(_u_T_98, u_alu.io_out, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_165 = mux(_u_T_98, D, _GEN_159) @[Microcode.scala 65:15 91:17]
    node _GEN_166 = mux(_u_T_98, E, _GEN_160) @[Microcode.scala 66:15 91:17]
    node _GEN_167 = mux(_u_T_98, H, _GEN_161) @[Microcode.scala 67:15 91:17]
    node _GEN_168 = mux(_u_T_98, L, _GEN_162) @[Microcode.scala 68:15 91:17]
    node _GEN_169 = mux(_u_T_98, A, _GEN_163) @[Microcode.scala 61:15 91:17]
    node _GEN_170 = mux(_u_T_97, u_alu.io_out, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_171 = mux(_u_T_97, C, _GEN_164) @[Microcode.scala 64:15 91:17]
    node _GEN_172 = mux(_u_T_97, D, _GEN_165) @[Microcode.scala 65:15 91:17]
    node _GEN_173 = mux(_u_T_97, E, _GEN_166) @[Microcode.scala 66:15 91:17]
    node _GEN_174 = mux(_u_T_97, H, _GEN_167) @[Microcode.scala 67:15 91:17]
    node _GEN_175 = mux(_u_T_97, L, _GEN_168) @[Microcode.scala 68:15 91:17]
    node _GEN_176 = mux(_u_T_97, A, _GEN_169) @[Microcode.scala 61:15 91:17]
    node _u_T_104 = bits(F, 4, 4) @[Microcode.scala 231:62]
    node u_out_F_lo_1 = cat(_u_T_104, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_1 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_1 = cat(u_out_F_hi_hi_1, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_1 = cat(u_out_F_hi_1, u_out_F_lo_1) @[Cat.scala 33:92]
    node _u_T_105 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 233:19]
    node _GEN_177 = mux(_u_T_105, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 233:28 234:18 76:21]
    node _u_T_106 = eq(IR, UInt<6>("h34")) @[Microcode.scala 241:19]
    node _u_T_107 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 242:22]
    node _u_T_108 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 247:23]
    node _GEN_178 = mux(_u_T_108, mcBus_memReadData, imm8) @[Microcode.scala 247:32 248:22 69:15]
    node _u_T_109 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 250:23]
    node _GEN_179 = mux(_u_T_109, UInt<1>("h1"), mcycle) @[Microcode.scala 250:32 251:29 75:21]
    node _u_T_110 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 242:22]
    node _u_T_111 = bits(F, 4, 4) @[Microcode.scala 259:66]
    node u_out_F_lo_2 = cat(_u_T_111, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_2 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_2 = cat(u_out_F_hi_hi_2, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_2 = cat(u_out_F_hi_2, u_out_F_lo_2) @[Cat.scala 33:92]
    node _u_T_112 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 261:23]
    node _GEN_180 = mux(_u_T_112, u_alu.io_out, imm8) @[Microcode.scala 261:32 262:22 69:15]
    node _u_T_113 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 264:23]
    node _GEN_181 = mux(_u_T_113, UInt<2>("h2"), mcycle) @[Microcode.scala 264:32 265:29 75:21]
    node _u_T_114 = eq(UInt<2>("h2"), mcycle) @[Microcode.scala 242:22]
    node _u_T_115 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 273:23]
    node _GEN_182 = mux(_u_T_115, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 273:32 274:22 76:21]
    node _GEN_183 = mux(_u_T_114, u_HL, UInt<1>("h0")) @[Microcode.scala 242:22 269:27 78:21]
    node _GEN_184 = mux(_u_T_114, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 242:22 270:27 80:21]
    node _GEN_185 = mux(_u_T_114, imm8, UInt<1>("h0")) @[Microcode.scala 242:22 271:27 81:21]
    node _GEN_186 = mux(_u_T_114, _GEN_182, UInt<1>("h0")) @[Microcode.scala 242:22 76:21]
    node _GEN_187 = mux(_u_T_110, UInt<4>("h8"), UInt<1>("h0")) @[Microcode.scala 108:21 242:22 255:21]
    node _GEN_188 = mux(_u_T_110, imm8, UInt<1>("h0")) @[Microcode.scala 106:21 242:22 256:21]
    node _GEN_189 = mux(_u_T_110, UInt<1>("h0"), UInt<1>("h0")) @[Microcode.scala 107:21 242:22 257:21]
    node _GEN_190 = mux(_u_T_110, _u_out_F_T_2, F) @[Microcode.scala 103:13 242:22 62:15]
    node _GEN_191 = mux(_u_T_110, _GEN_180, imm8) @[Microcode.scala 242:22 69:15]
    node _GEN_192 = mux(_u_T_110, _GEN_181, mcycle) @[Microcode.scala 242:22 75:21]
    node _GEN_193 = mux(_u_T_110, UInt<1>("h0"), _GEN_183) @[Microcode.scala 242:22 78:21]
    node _GEN_194 = mux(_u_T_110, UInt<1>("h0"), _GEN_184) @[Microcode.scala 242:22 80:21]
    node _GEN_195 = mux(_u_T_110, UInt<1>("h0"), _GEN_185) @[Microcode.scala 242:22 81:21]
    node _GEN_196 = mux(_u_T_110, UInt<1>("h0"), _GEN_186) @[Microcode.scala 242:22 76:21]
    node _GEN_197 = mux(_u_T_107, u_HL, _GEN_193) @[Microcode.scala 242:22 244:22]
    node _GEN_198 = mux(_u_T_107, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 242:22 245:22 79:21]
    node _GEN_199 = mux(_u_T_107, _GEN_178, _GEN_191) @[Microcode.scala 242:22]
    node _GEN_200 = mux(_u_T_107, _GEN_179, _GEN_192) @[Microcode.scala 242:22]
    node _GEN_201 = mux(_u_T_107, UInt<1>("h0"), _GEN_187) @[Microcode.scala 108:21 242:22]
    node _GEN_202 = mux(_u_T_107, UInt<1>("h0"), _GEN_188) @[Microcode.scala 106:21 242:22]
    node _GEN_203 = mux(_u_T_107, UInt<1>("h0"), _GEN_189) @[Microcode.scala 107:21 242:22]
    node _GEN_204 = mux(_u_T_107, F, _GEN_190) @[Microcode.scala 242:22 62:15]
    node _GEN_205 = mux(_u_T_107, UInt<1>("h0"), _GEN_194) @[Microcode.scala 242:22 80:21]
    node _GEN_206 = mux(_u_T_107, UInt<1>("h0"), _GEN_195) @[Microcode.scala 242:22 81:21]
    node _GEN_207 = mux(_u_T_107, UInt<1>("h0"), _GEN_196) @[Microcode.scala 242:22 76:21]
    node _u_T_116 = eq(IR, UInt<6>("h35")) @[Microcode.scala 282:19]
    node _u_T_117 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 283:22]
    node _u_T_118 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 288:23]
    node _GEN_208 = mux(_u_T_118, mcBus_memReadData, imm8) @[Microcode.scala 288:32 289:22 69:15]
    node _u_T_119 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 291:23]
    node _GEN_209 = mux(_u_T_119, UInt<1>("h1"), mcycle) @[Microcode.scala 291:32 292:29 75:21]
    node _u_T_120 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 283:22]
    node _u_T_121 = bits(F, 4, 4) @[Microcode.scala 300:66]
    node u_out_F_lo_3 = cat(_u_T_121, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_3 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_3 = cat(u_out_F_hi_hi_3, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_3 = cat(u_out_F_hi_3, u_out_F_lo_3) @[Cat.scala 33:92]
    node _u_T_122 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 302:23]
    node _GEN_210 = mux(_u_T_122, u_alu.io_out, imm8) @[Microcode.scala 302:32 303:22 69:15]
    node _u_T_123 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 305:23]
    node _GEN_211 = mux(_u_T_123, UInt<2>("h2"), mcycle) @[Microcode.scala 305:32 306:29 75:21]
    node _u_T_124 = eq(UInt<2>("h2"), mcycle) @[Microcode.scala 283:22]
    node _u_T_125 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 314:23]
    node _GEN_212 = mux(_u_T_125, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 314:32 315:22 76:21]
    node _GEN_213 = mux(_u_T_124, u_HL, UInt<1>("h0")) @[Microcode.scala 283:22 310:27 78:21]
    node _GEN_214 = mux(_u_T_124, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 283:22 311:27 80:21]
    node _GEN_215 = mux(_u_T_124, imm8, UInt<1>("h0")) @[Microcode.scala 283:22 312:27 81:21]
    node _GEN_216 = mux(_u_T_124, _GEN_212, UInt<1>("h0")) @[Microcode.scala 283:22 76:21]
    node _GEN_217 = mux(_u_T_120, UInt<4>("h9"), UInt<1>("h0")) @[Microcode.scala 108:21 283:22 296:21]
    node _GEN_218 = mux(_u_T_120, imm8, UInt<1>("h0")) @[Microcode.scala 106:21 283:22 297:21]
    node _GEN_219 = mux(_u_T_120, UInt<1>("h0"), UInt<1>("h0")) @[Microcode.scala 107:21 283:22 298:21]
    node _GEN_220 = mux(_u_T_120, _u_out_F_T_3, F) @[Microcode.scala 103:13 283:22 62:15]
    node _GEN_221 = mux(_u_T_120, _GEN_210, imm8) @[Microcode.scala 283:22 69:15]
    node _GEN_222 = mux(_u_T_120, _GEN_211, mcycle) @[Microcode.scala 283:22 75:21]
    node _GEN_223 = mux(_u_T_120, UInt<1>("h0"), _GEN_213) @[Microcode.scala 283:22 78:21]
    node _GEN_224 = mux(_u_T_120, UInt<1>("h0"), _GEN_214) @[Microcode.scala 283:22 80:21]
    node _GEN_225 = mux(_u_T_120, UInt<1>("h0"), _GEN_215) @[Microcode.scala 283:22 81:21]
    node _GEN_226 = mux(_u_T_120, UInt<1>("h0"), _GEN_216) @[Microcode.scala 283:22 76:21]
    node _GEN_227 = mux(_u_T_117, u_HL, _GEN_223) @[Microcode.scala 283:22 285:22]
    node _GEN_228 = mux(_u_T_117, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 283:22 286:22 79:21]
    node _GEN_229 = mux(_u_T_117, _GEN_208, _GEN_221) @[Microcode.scala 283:22]
    node _GEN_230 = mux(_u_T_117, _GEN_209, _GEN_222) @[Microcode.scala 283:22]
    node _GEN_231 = mux(_u_T_117, UInt<1>("h0"), _GEN_217) @[Microcode.scala 108:21 283:22]
    node _GEN_232 = mux(_u_T_117, UInt<1>("h0"), _GEN_218) @[Microcode.scala 106:21 283:22]
    node _GEN_233 = mux(_u_T_117, UInt<1>("h0"), _GEN_219) @[Microcode.scala 107:21 283:22]
    node _GEN_234 = mux(_u_T_117, F, _GEN_220) @[Microcode.scala 283:22 62:15]
    node _GEN_235 = mux(_u_T_117, UInt<1>("h0"), _GEN_224) @[Microcode.scala 283:22 80:21]
    node _GEN_236 = mux(_u_T_117, UInt<1>("h0"), _GEN_225) @[Microcode.scala 283:22 81:21]
    node _GEN_237 = mux(_u_T_117, UInt<1>("h0"), _GEN_226) @[Microcode.scala 283:22 76:21]
    node _u_T_126 = geq(IR, UInt<8>("ha0")) @[Microcode.scala 322:19]
    node _u_T_127 = leq(IR, UInt<8>("ha7")) @[Microcode.scala 322:36]
    node _u_T_128 = and(_u_T_126, _u_T_127) @[Microcode.scala 322:30]
    node _u_src_T = and(IR, UInt<3>("h7")) @[Microcode.scala 323:28]
    node _u_src_T_1 = eq(UInt<1>("h0"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_2 = mux(_u_src_T_1, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_3 = eq(UInt<1>("h1"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_4 = mux(_u_src_T_3, C, _u_src_T_2) @[Mux.scala 81:58]
    node _u_src_T_5 = eq(UInt<2>("h2"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_6 = mux(_u_src_T_5, D, _u_src_T_4) @[Mux.scala 81:58]
    node _u_src_T_7 = eq(UInt<2>("h3"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_8 = mux(_u_src_T_7, E, _u_src_T_6) @[Mux.scala 81:58]
    node _u_src_T_9 = eq(UInt<3>("h4"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_10 = mux(_u_src_T_9, H, _u_src_T_8) @[Mux.scala 81:58]
    node _u_src_T_11 = eq(UInt<3>("h5"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_12 = mux(_u_src_T_11, L, _u_src_T_10) @[Mux.scala 81:58]
    node _u_src_T_13 = eq(UInt<3>("h7"), _u_src_T) @[Mux.scala 81:61]
    node u_src_2 = mux(_u_src_T_13, A, _u_src_T_12) @[Mux.scala 81:58]
    node u_out_F_lo_4 = cat(UInt<1>("h0"), UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_4 = cat(u_alu.io_flagZ, UInt<1>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_4 = cat(u_out_F_hi_hi_4, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_4 = cat(u_out_F_hi_4, u_out_F_lo_4) @[Cat.scala 33:92]
    node _u_T_129 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 332:19]
    node _GEN_238 = mux(_u_T_129, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 332:28 333:18 76:21]
    node _u_T_130 = geq(IR, UInt<8>("h80")) @[Microcode.scala 341:19]
    node _u_T_131 = leq(IR, UInt<8>("h87")) @[Microcode.scala 341:36]
    node _u_T_132 = and(_u_T_130, _u_T_131) @[Microcode.scala 341:30]
    node _u_src_T_14 = and(IR, UInt<3>("h7")) @[Microcode.scala 342:28]
    node _u_src_T_15 = eq(UInt<1>("h0"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_16 = mux(_u_src_T_15, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_17 = eq(UInt<1>("h1"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_18 = mux(_u_src_T_17, C, _u_src_T_16) @[Mux.scala 81:58]
    node _u_src_T_19 = eq(UInt<2>("h2"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_20 = mux(_u_src_T_19, D, _u_src_T_18) @[Mux.scala 81:58]
    node _u_src_T_21 = eq(UInt<2>("h3"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_22 = mux(_u_src_T_21, E, _u_src_T_20) @[Mux.scala 81:58]
    node _u_src_T_23 = eq(UInt<3>("h4"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_24 = mux(_u_src_T_23, H, _u_src_T_22) @[Mux.scala 81:58]
    node _u_src_T_25 = eq(UInt<3>("h5"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_26 = mux(_u_src_T_25, L, _u_src_T_24) @[Mux.scala 81:58]
    node _u_src_T_27 = eq(UInt<3>("h7"), _u_src_T_14) @[Mux.scala 81:61]
    node u_src_3 = mux(_u_src_T_27, A, _u_src_T_26) @[Mux.scala 81:58]
    node u_out_F_lo_5 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_5 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_5 = cat(u_out_F_hi_hi_5, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_5 = cat(u_out_F_hi_5, u_out_F_lo_5) @[Cat.scala 33:92]
    node _u_T_133 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 350:19]
    node _GEN_239 = mux(_u_T_133, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 350:28 351:18 76:21]
    node _u_T_134 = eq(IR, UInt<8>("hc6")) @[Microcode.scala 359:19]
    node u_out_F_lo_6 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_6 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_6 = cat(u_out_F_hi_hi_6, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_6 = cat(u_out_F_hi_6, u_out_F_lo_6) @[Cat.scala 33:92]
    node _u_T_135 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 366:19]
    node _GEN_240 = mux(_u_T_135, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 366:28 367:18 76:21]
    node _u_T_136 = eq(IR, UInt<8>("hd6")) @[Microcode.scala 373:19]
    node u_out_F_lo_7 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_7 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_7 = cat(u_out_F_hi_hi_7, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_7 = cat(u_out_F_hi_7, u_out_F_lo_7) @[Cat.scala 33:92]
    node _u_T_137 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 380:19]
    node _GEN_241 = mux(_u_T_137, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 380:28 381:18 76:21]
    node _u_T_138 = eq(IR, UInt<8>("he6")) @[Microcode.scala 387:19]
    node u_out_F_lo_8 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_8 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_8 = cat(u_out_F_hi_hi_8, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_8 = cat(u_out_F_hi_8, u_out_F_lo_8) @[Cat.scala 33:92]
    node _u_T_139 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 394:19]
    node _GEN_242 = mux(_u_T_139, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 394:28 395:18 76:21]
    node _u_T_140 = eq(IR, UInt<8>("hee")) @[Microcode.scala 401:19]
    node u_out_F_lo_9 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_9 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_9 = cat(u_out_F_hi_hi_9, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_9 = cat(u_out_F_hi_9, u_out_F_lo_9) @[Cat.scala 33:92]
    node _u_T_141 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 408:19]
    node _GEN_243 = mux(_u_T_141, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 408:28 409:18 76:21]
    node _u_T_142 = eq(IR, UInt<8>("hf6")) @[Microcode.scala 415:19]
    node u_out_F_lo_10 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_10 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_10 = cat(u_out_F_hi_hi_10, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_10 = cat(u_out_F_hi_10, u_out_F_lo_10) @[Cat.scala 33:92]
    node _u_T_143 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 422:19]
    node _GEN_244 = mux(_u_T_143, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 422:28 423:18 76:21]
    node _u_T_144 = eq(IR, UInt<8>("hfe")) @[Microcode.scala 429:19]
    node u_out_F_lo_11 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_11 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_11 = cat(u_out_F_hi_hi_11, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_11 = cat(u_out_F_hi_11, u_out_F_lo_11) @[Cat.scala 33:92]
    node _u_T_145 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 436:19]
    node _GEN_245 = mux(_u_T_145, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 436:28 437:18 76:21]
    node _u_T_146 = eq(IR, UInt<5>("h18")) @[Microcode.scala 445:19]
    node _u_off_T = bits(imm8, 7, 7) @[Microcode.scala 446:28]
    node _u_off_T_1 = cat(_u_off_T, imm8) @[Cat.scala 33:92]
    node u_off = asSInt(_u_off_T_1) @[Microcode.scala 446:42]
    node _u_out_PC_T = asSInt(PC) @[Microcode.scala 447:25]
    node _u_out_PC_T_1 = add(_u_out_PC_T, u_off) @[Microcode.scala 447:32]
    node _u_out_PC_T_2 = tail(_u_out_PC_T_1, 1) @[Microcode.scala 447:32]
    node _u_out_PC_T_3 = asSInt(_u_out_PC_T_2) @[Microcode.scala 447:32]
    node _u_out_PC_T_4 = asUInt(_u_out_PC_T_3) @[Microcode.scala 447:39]
    node _u_T_147 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 449:19]
    node _GEN_246 = mux(_u_T_147, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 449:28 450:18 76:21]
    node _u_T_148 = eq(IR, UInt<5>("h10")) @[Microcode.scala 456:19]
    node _u_T_149 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 457:19]
    node _GEN_247 = mux(_u_T_149, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 457:{28,39} 76:21]
    node _u_T_150 = eq(IR, UInt<8>("hc3")) @[Microcode.scala 464:19]
    node _u_T_151 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 467:19]
    node _GEN_248 = mux(_u_T_151, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 467:28 468:18 76:21]
    node _u_T_152 = geq(IR, UInt<8>("ha8")) @[Microcode.scala 474:19]
    node _u_T_153 = leq(IR, UInt<8>("haf")) @[Microcode.scala 474:36]
    node _u_T_154 = and(_u_T_152, _u_T_153) @[Microcode.scala 474:30]
    node _u_src_T_28 = and(IR, UInt<3>("h7")) @[Microcode.scala 475:28]
    node _u_src_T_29 = eq(UInt<1>("h0"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_30 = mux(_u_src_T_29, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_31 = eq(UInt<1>("h1"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_32 = mux(_u_src_T_31, C, _u_src_T_30) @[Mux.scala 81:58]
    node _u_src_T_33 = eq(UInt<2>("h2"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_34 = mux(_u_src_T_33, D, _u_src_T_32) @[Mux.scala 81:58]
    node _u_src_T_35 = eq(UInt<2>("h3"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_36 = mux(_u_src_T_35, E, _u_src_T_34) @[Mux.scala 81:58]
    node _u_src_T_37 = eq(UInt<3>("h4"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_38 = mux(_u_src_T_37, H, _u_src_T_36) @[Mux.scala 81:58]
    node _u_src_T_39 = eq(UInt<3>("h5"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_40 = mux(_u_src_T_39, L, _u_src_T_38) @[Mux.scala 81:58]
    node _u_src_T_41 = eq(UInt<3>("h7"), _u_src_T_28) @[Mux.scala 81:61]
    node u_src_4 = mux(_u_src_T_41, A, _u_src_T_40) @[Mux.scala 81:58]
    node u_out_F_lo_12 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_12 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_12 = cat(u_out_F_hi_hi_12, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_12 = cat(u_out_F_hi_12, u_out_F_lo_12) @[Cat.scala 33:92]
    node _u_T_155 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 484:19]
    node _GEN_249 = mux(_u_T_155, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 484:{28,39} 76:21]
    node _u_T_156 = geq(IR, UInt<8>("hb0")) @[Microcode.scala 489:19]
    node _u_T_157 = leq(IR, UInt<8>("hb7")) @[Microcode.scala 489:36]
    node _u_T_158 = and(_u_T_156, _u_T_157) @[Microcode.scala 489:30]
    node _u_src_T_42 = and(IR, UInt<3>("h7")) @[Microcode.scala 490:28]
    node _u_src_T_43 = eq(UInt<1>("h0"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_44 = mux(_u_src_T_43, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_45 = eq(UInt<1>("h1"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_46 = mux(_u_src_T_45, C, _u_src_T_44) @[Mux.scala 81:58]
    node _u_src_T_47 = eq(UInt<2>("h2"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_48 = mux(_u_src_T_47, D, _u_src_T_46) @[Mux.scala 81:58]
    node _u_src_T_49 = eq(UInt<2>("h3"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_50 = mux(_u_src_T_49, E, _u_src_T_48) @[Mux.scala 81:58]
    node _u_src_T_51 = eq(UInt<3>("h4"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_52 = mux(_u_src_T_51, H, _u_src_T_50) @[Mux.scala 81:58]
    node _u_src_T_53 = eq(UInt<3>("h5"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_54 = mux(_u_src_T_53, L, _u_src_T_52) @[Mux.scala 81:58]
    node _u_src_T_55 = eq(UInt<3>("h7"), _u_src_T_42) @[Mux.scala 81:61]
    node u_src_5 = mux(_u_src_T_55, A, _u_src_T_54) @[Mux.scala 81:58]
    node u_out_F_lo_13 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_13 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_13 = cat(u_out_F_hi_hi_13, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_13 = cat(u_out_F_hi_13, u_out_F_lo_13) @[Cat.scala 33:92]
    node _u_T_159 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 499:19]
    node _GEN_250 = mux(_u_T_159, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 499:{28,39} 76:21]
    node _u_T_160 = geq(IR, UInt<8>("hb8")) @[Microcode.scala 504:19]
    node _u_T_161 = leq(IR, UInt<8>("hbf")) @[Microcode.scala 504:36]
    node _u_T_162 = and(_u_T_160, _u_T_161) @[Microcode.scala 504:30]
    node _u_src_T_56 = and(IR, UInt<3>("h7")) @[Microcode.scala 505:28]
    node _u_src_T_57 = eq(UInt<1>("h0"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_58 = mux(_u_src_T_57, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_59 = eq(UInt<1>("h1"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_60 = mux(_u_src_T_59, C, _u_src_T_58) @[Mux.scala 81:58]
    node _u_src_T_61 = eq(UInt<2>("h2"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_62 = mux(_u_src_T_61, D, _u_src_T_60) @[Mux.scala 81:58]
    node _u_src_T_63 = eq(UInt<2>("h3"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_64 = mux(_u_src_T_63, E, _u_src_T_62) @[Mux.scala 81:58]
    node _u_src_T_65 = eq(UInt<3>("h4"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_66 = mux(_u_src_T_65, H, _u_src_T_64) @[Mux.scala 81:58]
    node _u_src_T_67 = eq(UInt<3>("h5"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_68 = mux(_u_src_T_67, L, _u_src_T_66) @[Mux.scala 81:58]
    node _u_src_T_69 = eq(UInt<3>("h7"), _u_src_T_56) @[Mux.scala 81:61]
    node u_src_6 = mux(_u_src_T_69, A, _u_src_T_68) @[Mux.scala 81:58]
    node u_out_F_lo_14 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_14 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_14 = cat(u_out_F_hi_hi_14, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_14 = cat(u_out_F_hi_14, u_out_F_lo_14) @[Cat.scala 33:92]
    node _u_T_163 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 514:19]
    node _GEN_251 = mux(_u_T_163, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 514:{28,39} 76:21]
    node _u_T_164 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 521:19]
    node _GEN_252 = mux(_u_T_164, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 521:28 522:18 76:21]
    node _GEN_253 = mux(_u_T_162, UInt<4>("h2"), UInt<1>("h0")) @[Microcode.scala 504:48 507:17 108:21]
    node _GEN_254 = mux(_u_T_162, A, UInt<1>("h0")) @[Microcode.scala 504:48 508:17 106:21]
    node _GEN_255 = mux(_u_T_162, u_src_6, UInt<1>("h0")) @[Microcode.scala 504:48 509:17 107:21]
    node _GEN_256 = mux(_u_T_162, _u_out_F_T_14, F) @[Microcode.scala 103:13 504:48 62:15]
    node _GEN_257 = mux(_u_T_162, _GEN_251, _GEN_252) @[Microcode.scala 504:48]
    node _GEN_258 = mux(_u_T_158, UInt<4>("h5"), _GEN_253) @[Microcode.scala 489:48 492:17]
    node _GEN_259 = mux(_u_T_158, A, _GEN_254) @[Microcode.scala 489:48 493:17]
    node _GEN_260 = mux(_u_T_158, u_src_5, _GEN_255) @[Microcode.scala 489:48 494:17]
    node _GEN_261 = mux(_u_T_158, u_alu.io_out, A) @[Microcode.scala 489:48 496:13 61:15]
    node _GEN_262 = mux(_u_T_158, _u_out_F_T_13, _GEN_256) @[Microcode.scala 103:13 489:48]
    node _GEN_263 = mux(_u_T_158, _GEN_250, _GEN_257) @[Microcode.scala 489:48]
    node _GEN_264 = mux(_u_T_154, UInt<4>("h6"), _GEN_258) @[Microcode.scala 474:48 477:17]
    node _GEN_265 = mux(_u_T_154, A, _GEN_259) @[Microcode.scala 474:48 478:17]
    node _GEN_266 = mux(_u_T_154, u_src_4, _GEN_260) @[Microcode.scala 474:48 479:17]
    node _GEN_267 = mux(_u_T_154, u_alu.io_out, _GEN_261) @[Microcode.scala 474:48 481:13]
    node _GEN_268 = mux(_u_T_154, _u_out_F_T_12, _GEN_262) @[Microcode.scala 103:13 474:48]
    node _GEN_269 = mux(_u_T_154, _GEN_249, _GEN_263) @[Microcode.scala 474:48]
    node _GEN_270 = mux(_u_T_150, imm16, PC) @[Microcode.scala 464:32 465:14 59:15]
    node _GEN_271 = mux(_u_T_150, _GEN_248, _GEN_269) @[Microcode.scala 464:32]
    node _GEN_272 = mux(_u_T_150, UInt<1>("h0"), _GEN_264) @[Microcode.scala 108:21 464:32]
    node _GEN_273 = mux(_u_T_150, UInt<1>("h0"), _GEN_265) @[Microcode.scala 106:21 464:32]
    node _GEN_274 = mux(_u_T_150, UInt<1>("h0"), _GEN_266) @[Microcode.scala 107:21 464:32]
    node _GEN_275 = mux(_u_T_150, A, _GEN_267) @[Microcode.scala 464:32 61:15]
    node _GEN_276 = mux(_u_T_150, F, _GEN_268) @[Microcode.scala 464:32 62:15]
    node _GEN_277 = mux(_u_T_148, _GEN_247, _GEN_271) @[Microcode.scala 456:32]
    node _GEN_278 = mux(_u_T_148, PC, _GEN_270) @[Microcode.scala 456:32 59:15]
    node _GEN_279 = mux(_u_T_148, UInt<1>("h0"), _GEN_272) @[Microcode.scala 108:21 456:32]
    node _GEN_280 = mux(_u_T_148, UInt<1>("h0"), _GEN_273) @[Microcode.scala 106:21 456:32]
    node _GEN_281 = mux(_u_T_148, UInt<1>("h0"), _GEN_274) @[Microcode.scala 107:21 456:32]
    node _GEN_282 = mux(_u_T_148, A, _GEN_275) @[Microcode.scala 456:32 61:15]
    node _GEN_283 = mux(_u_T_148, F, _GEN_276) @[Microcode.scala 456:32 62:15]
    node _GEN_284 = mux(_u_T_146, _u_out_PC_T_4, _GEN_278) @[Microcode.scala 445:32 447:15]
    node _GEN_285 = mux(_u_T_146, _GEN_246, _GEN_277) @[Microcode.scala 445:32]
    node _GEN_286 = mux(_u_T_146, UInt<1>("h0"), _GEN_279) @[Microcode.scala 108:21 445:32]
    node _GEN_287 = mux(_u_T_146, UInt<1>("h0"), _GEN_280) @[Microcode.scala 106:21 445:32]
    node _GEN_288 = mux(_u_T_146, UInt<1>("h0"), _GEN_281) @[Microcode.scala 107:21 445:32]
    node _GEN_289 = mux(_u_T_146, A, _GEN_282) @[Microcode.scala 445:32 61:15]
    node _GEN_290 = mux(_u_T_146, F, _GEN_283) @[Microcode.scala 445:32 62:15]
    node _GEN_291 = mux(_u_T_144, UInt<4>("h2"), _GEN_286) @[Microcode.scala 429:32 430:17]
    node _GEN_292 = mux(_u_T_144, A, _GEN_287) @[Microcode.scala 429:32 431:17]
    node _GEN_293 = mux(_u_T_144, imm8, _GEN_288) @[Microcode.scala 429:32 432:17]
    node _GEN_294 = mux(_u_T_144, _u_out_F_T_11, _GEN_290) @[Microcode.scala 103:13 429:32]
    node _GEN_295 = mux(_u_T_144, _GEN_245, _GEN_285) @[Microcode.scala 429:32]
    node _GEN_296 = mux(_u_T_144, PC, _GEN_284) @[Microcode.scala 429:32 59:15]
    node _GEN_297 = mux(_u_T_144, A, _GEN_289) @[Microcode.scala 429:32 61:15]
    node _GEN_298 = mux(_u_T_142, UInt<4>("h5"), _GEN_291) @[Microcode.scala 415:32 416:17]
    node _GEN_299 = mux(_u_T_142, A, _GEN_292) @[Microcode.scala 415:32 417:17]
    node _GEN_300 = mux(_u_T_142, imm8, _GEN_293) @[Microcode.scala 415:32 418:17]
    node _GEN_301 = mux(_u_T_142, u_alu.io_out, _GEN_297) @[Microcode.scala 415:32 419:17]
    node _GEN_302 = mux(_u_T_142, _u_out_F_T_10, _GEN_294) @[Microcode.scala 103:13 415:32]
    node _GEN_303 = mux(_u_T_142, _GEN_244, _GEN_295) @[Microcode.scala 415:32]
    node _GEN_304 = mux(_u_T_142, PC, _GEN_296) @[Microcode.scala 415:32 59:15]
    node _GEN_305 = mux(_u_T_140, UInt<4>("h6"), _GEN_298) @[Microcode.scala 401:32 402:17]
    node _GEN_306 = mux(_u_T_140, A, _GEN_299) @[Microcode.scala 401:32 403:17]
    node _GEN_307 = mux(_u_T_140, imm8, _GEN_300) @[Microcode.scala 401:32 404:17]
    node _GEN_308 = mux(_u_T_140, u_alu.io_out, _GEN_301) @[Microcode.scala 401:32 405:17]
    node _GEN_309 = mux(_u_T_140, _u_out_F_T_9, _GEN_302) @[Microcode.scala 103:13 401:32]
    node _GEN_310 = mux(_u_T_140, _GEN_243, _GEN_303) @[Microcode.scala 401:32]
    node _GEN_311 = mux(_u_T_140, PC, _GEN_304) @[Microcode.scala 401:32 59:15]
    node _GEN_312 = mux(_u_T_138, UInt<4>("h4"), _GEN_305) @[Microcode.scala 387:32 388:17]
    node _GEN_313 = mux(_u_T_138, A, _GEN_306) @[Microcode.scala 387:32 389:17]
    node _GEN_314 = mux(_u_T_138, imm8, _GEN_307) @[Microcode.scala 387:32 390:17]
    node _GEN_315 = mux(_u_T_138, u_alu.io_out, _GEN_308) @[Microcode.scala 387:32 391:17]
    node _GEN_316 = mux(_u_T_138, _u_out_F_T_8, _GEN_309) @[Microcode.scala 103:13 387:32]
    node _GEN_317 = mux(_u_T_138, _GEN_242, _GEN_310) @[Microcode.scala 387:32]
    node _GEN_318 = mux(_u_T_138, PC, _GEN_311) @[Microcode.scala 387:32 59:15]
    node _GEN_319 = mux(_u_T_136, UInt<4>("h2"), _GEN_312) @[Microcode.scala 373:32 374:17]
    node _GEN_320 = mux(_u_T_136, A, _GEN_313) @[Microcode.scala 373:32 375:17]
    node _GEN_321 = mux(_u_T_136, imm8, _GEN_314) @[Microcode.scala 373:32 376:17]
    node _GEN_322 = mux(_u_T_136, u_alu.io_out, _GEN_315) @[Microcode.scala 373:32 377:17]
    node _GEN_323 = mux(_u_T_136, _u_out_F_T_7, _GEN_316) @[Microcode.scala 103:13 373:32]
    node _GEN_324 = mux(_u_T_136, _GEN_241, _GEN_317) @[Microcode.scala 373:32]
    node _GEN_325 = mux(_u_T_136, PC, _GEN_318) @[Microcode.scala 373:32 59:15]
    node _GEN_326 = mux(_u_T_134, UInt<4>("h0"), _GEN_319) @[Microcode.scala 359:32 360:17]
    node _GEN_327 = mux(_u_T_134, A, _GEN_320) @[Microcode.scala 359:32 361:17]
    node _GEN_328 = mux(_u_T_134, imm8, _GEN_321) @[Microcode.scala 359:32 362:17]
    node _GEN_329 = mux(_u_T_134, u_alu.io_out, _GEN_322) @[Microcode.scala 359:32 363:17]
    node _GEN_330 = mux(_u_T_134, _u_out_F_T_6, _GEN_323) @[Microcode.scala 103:13 359:32]
    node _GEN_331 = mux(_u_T_134, _GEN_240, _GEN_324) @[Microcode.scala 359:32]
    node _GEN_332 = mux(_u_T_134, PC, _GEN_325) @[Microcode.scala 359:32 59:15]
    node _GEN_333 = mux(_u_T_132, UInt<4>("h0"), _GEN_326) @[Microcode.scala 341:48 344:17]
    node _GEN_334 = mux(_u_T_132, A, _GEN_327) @[Microcode.scala 341:48 345:17]
    node _GEN_335 = mux(_u_T_132, u_src_3, _GEN_328) @[Microcode.scala 341:48 346:17]
    node _GEN_336 = mux(_u_T_132, u_alu.io_out, _GEN_329) @[Microcode.scala 341:48 347:17]
    node _GEN_337 = mux(_u_T_132, _u_out_F_T_5, _GEN_330) @[Microcode.scala 103:13 341:48]
    node _GEN_338 = mux(_u_T_132, _GEN_239, _GEN_331) @[Microcode.scala 341:48]
    node _GEN_339 = mux(_u_T_132, PC, _GEN_332) @[Microcode.scala 341:48 59:15]
    node _GEN_340 = mux(_u_T_128, UInt<4>("h4"), _GEN_333) @[Microcode.scala 322:48 325:17]
    node _GEN_341 = mux(_u_T_128, A, _GEN_334) @[Microcode.scala 322:48 326:17]
    node _GEN_342 = mux(_u_T_128, u_src_2, _GEN_335) @[Microcode.scala 322:48 327:17]
    node _GEN_343 = mux(_u_T_128, u_alu.io_out, _GEN_336) @[Microcode.scala 322:48 329:13]
    node _GEN_344 = mux(_u_T_128, _u_out_F_T_4, _GEN_337) @[Microcode.scala 103:13 322:48]
    node _GEN_345 = mux(_u_T_128, _GEN_238, _GEN_338) @[Microcode.scala 322:48]
    node _GEN_346 = mux(_u_T_128, PC, _GEN_339) @[Microcode.scala 322:48 59:15]
    node _GEN_347 = mux(_u_T_116, _GEN_227, UInt<1>("h0")) @[Microcode.scala 282:32 78:21]
    node _GEN_348 = mux(_u_T_116, _GEN_228, UInt<1>("h0")) @[Microcode.scala 282:32 79:21]
    node _GEN_349 = mux(_u_T_116, _GEN_229, imm8) @[Microcode.scala 282:32 69:15]
    node _GEN_350 = mux(_u_T_116, _GEN_230, mcycle) @[Microcode.scala 282:32 75:21]
    node _GEN_351 = mux(_u_T_116, _GEN_231, _GEN_340) @[Microcode.scala 282:32]
    node _GEN_352 = mux(_u_T_116, _GEN_232, _GEN_341) @[Microcode.scala 282:32]
    node _GEN_353 = mux(_u_T_116, _GEN_233, _GEN_342) @[Microcode.scala 282:32]
    node _GEN_354 = mux(_u_T_116, _GEN_234, _GEN_344) @[Microcode.scala 282:32]
    node _GEN_355 = mux(_u_T_116, _GEN_235, UInt<1>("h0")) @[Microcode.scala 282:32 80:21]
    node _GEN_356 = mux(_u_T_116, _GEN_236, UInt<1>("h0")) @[Microcode.scala 282:32 81:21]
    node _GEN_357 = mux(_u_T_116, _GEN_237, _GEN_345) @[Microcode.scala 282:32]
    node _GEN_358 = mux(_u_T_116, A, _GEN_343) @[Microcode.scala 282:32 61:15]
    node _GEN_359 = mux(_u_T_116, PC, _GEN_346) @[Microcode.scala 282:32 59:15]
    node _GEN_360 = mux(_u_T_106, _GEN_197, _GEN_347) @[Microcode.scala 241:32]
    node _GEN_361 = mux(_u_T_106, _GEN_198, _GEN_348) @[Microcode.scala 241:32]
    node _GEN_362 = mux(_u_T_106, _GEN_199, _GEN_349) @[Microcode.scala 241:32]
    node _GEN_363 = mux(_u_T_106, _GEN_200, _GEN_350) @[Microcode.scala 241:32]
    node _GEN_364 = mux(_u_T_106, _GEN_201, _GEN_351) @[Microcode.scala 241:32]
    node _GEN_365 = mux(_u_T_106, _GEN_202, _GEN_352) @[Microcode.scala 241:32]
    node _GEN_366 = mux(_u_T_106, _GEN_203, _GEN_353) @[Microcode.scala 241:32]
    node _GEN_367 = mux(_u_T_106, _GEN_204, _GEN_354) @[Microcode.scala 241:32]
    node _GEN_368 = mux(_u_T_106, _GEN_205, _GEN_355) @[Microcode.scala 241:32]
    node _GEN_369 = mux(_u_T_106, _GEN_206, _GEN_356) @[Microcode.scala 241:32]
    node _GEN_370 = mux(_u_T_106, _GEN_207, _GEN_357) @[Microcode.scala 241:32]
    node _GEN_371 = mux(_u_T_106, A, _GEN_358) @[Microcode.scala 241:32 61:15]
    node _GEN_372 = mux(_u_T_106, PC, _GEN_359) @[Microcode.scala 241:32 59:15]
    node _GEN_373 = mux(_u_T_96, UInt<4>("h9"), _GEN_364) @[Microcode.scala 221:73 225:17]
    node _GEN_374 = mux(_u_T_96, u_oldVal_1, _GEN_365) @[Microcode.scala 221:73 226:17]
    node _GEN_375 = mux(_u_T_96, UInt<1>("h0"), _GEN_366) @[Microcode.scala 221:73 227:17]
    node _GEN_376 = mux(_u_T_96, _GEN_170, B) @[Microcode.scala 221:73 63:15]
    node _GEN_377 = mux(_u_T_96, _GEN_171, C) @[Microcode.scala 221:73 64:15]
    node _GEN_378 = mux(_u_T_96, _GEN_172, D) @[Microcode.scala 221:73 65:15]
    node _GEN_379 = mux(_u_T_96, _GEN_173, E) @[Microcode.scala 221:73 66:15]
    node _GEN_380 = mux(_u_T_96, _GEN_174, H) @[Microcode.scala 221:73 67:15]
    node _GEN_381 = mux(_u_T_96, _GEN_175, L) @[Microcode.scala 221:73 68:15]
    node _GEN_382 = mux(_u_T_96, _GEN_176, _GEN_371) @[Microcode.scala 221:73]
    node _GEN_383 = mux(_u_T_96, _u_out_F_T_1, _GEN_367) @[Microcode.scala 103:13 221:73]
    node _GEN_384 = mux(_u_T_96, _GEN_177, _GEN_370) @[Microcode.scala 221:73]
    node _GEN_385 = mux(_u_T_96, UInt<1>("h0"), _GEN_360) @[Microcode.scala 221:73 78:21]
    node _GEN_386 = mux(_u_T_96, UInt<1>("h0"), _GEN_361) @[Microcode.scala 221:73 79:21]
    node _GEN_387 = mux(_u_T_96, imm8, _GEN_362) @[Microcode.scala 221:73 69:15]
    node _GEN_388 = mux(_u_T_96, mcycle, _GEN_363) @[Microcode.scala 221:73 75:21]
    node _GEN_389 = mux(_u_T_96, UInt<1>("h0"), _GEN_368) @[Microcode.scala 221:73 80:21]
    node _GEN_390 = mux(_u_T_96, UInt<1>("h0"), _GEN_369) @[Microcode.scala 221:73 81:21]
    node _GEN_391 = mux(_u_T_96, PC, _GEN_372) @[Microcode.scala 221:73 59:15]
    node _GEN_392 = mux(_u_T_81, UInt<4>("h8"), _GEN_373) @[Microcode.scala 201:73 205:17]
    node _GEN_393 = mux(_u_T_81, u_oldVal, _GEN_374) @[Microcode.scala 201:73 206:17]
    node _GEN_394 = mux(_u_T_81, UInt<1>("h0"), _GEN_375) @[Microcode.scala 201:73 207:17]
    node _GEN_395 = mux(_u_T_81, _GEN_141, _GEN_376) @[Microcode.scala 201:73]
    node _GEN_396 = mux(_u_T_81, _GEN_142, _GEN_377) @[Microcode.scala 201:73]
    node _GEN_397 = mux(_u_T_81, _GEN_143, _GEN_378) @[Microcode.scala 201:73]
    node _GEN_398 = mux(_u_T_81, _GEN_144, _GEN_379) @[Microcode.scala 201:73]
    node _GEN_399 = mux(_u_T_81, _GEN_145, _GEN_380) @[Microcode.scala 201:73]
    node _GEN_400 = mux(_u_T_81, _GEN_146, _GEN_381) @[Microcode.scala 201:73]
    node _GEN_401 = mux(_u_T_81, _GEN_147, _GEN_382) @[Microcode.scala 201:73]
    node _GEN_402 = mux(_u_T_81, _u_out_F_T, _GEN_383) @[Microcode.scala 103:13 201:73]
    node _GEN_403 = mux(_u_T_81, _GEN_148, _GEN_384) @[Microcode.scala 201:73]
    node _GEN_404 = mux(_u_T_81, UInt<1>("h0"), _GEN_385) @[Microcode.scala 201:73 78:21]
    node _GEN_405 = mux(_u_T_81, UInt<1>("h0"), _GEN_386) @[Microcode.scala 201:73 79:21]
    node _GEN_406 = mux(_u_T_81, imm8, _GEN_387) @[Microcode.scala 201:73 69:15]
    node _GEN_407 = mux(_u_T_81, mcycle, _GEN_388) @[Microcode.scala 201:73 75:21]
    node _GEN_408 = mux(_u_T_81, UInt<1>("h0"), _GEN_389) @[Microcode.scala 201:73 80:21]
    node _GEN_409 = mux(_u_T_81, UInt<1>("h0"), _GEN_390) @[Microcode.scala 201:73 81:21]
    node _GEN_410 = mux(_u_T_81, PC, _GEN_391) @[Microcode.scala 201:73 59:15]
    node _GEN_411 = mux(_u_T_64, _GEN_110, _GEN_404) @[Microcode.scala 178:23]
    node _GEN_412 = mux(_u_T_64, _GEN_111, _GEN_405) @[Microcode.scala 178:23]
    node _GEN_413 = mux(_u_T_64, _GEN_112, _GEN_395) @[Microcode.scala 178:23]
    node _GEN_414 = mux(_u_T_64, _GEN_113, _GEN_396) @[Microcode.scala 178:23]
    node _GEN_415 = mux(_u_T_64, _GEN_114, _GEN_397) @[Microcode.scala 178:23]
    node _GEN_416 = mux(_u_T_64, _GEN_115, _GEN_398) @[Microcode.scala 178:23]
    node _GEN_417 = mux(_u_T_64, _GEN_116, _GEN_399) @[Microcode.scala 178:23]
    node _GEN_418 = mux(_u_T_64, _GEN_117, _GEN_400) @[Microcode.scala 178:23]
    node _GEN_419 = mux(_u_T_64, _GEN_118, _GEN_401) @[Microcode.scala 178:23]
    node _GEN_420 = mux(_u_T_64, _GEN_119, _GEN_403) @[Microcode.scala 178:23]
    node _GEN_421 = mux(_u_T_64, UInt<1>("h0"), _GEN_392) @[Microcode.scala 108:21 178:23]
    node _GEN_422 = mux(_u_T_64, UInt<1>("h0"), _GEN_393) @[Microcode.scala 106:21 178:23]
    node _GEN_423 = mux(_u_T_64, UInt<1>("h0"), _GEN_394) @[Microcode.scala 107:21 178:23]
    node _GEN_424 = mux(_u_T_64, F, _GEN_402) @[Microcode.scala 178:23 62:15]
    node _GEN_425 = mux(_u_T_64, imm8, _GEN_406) @[Microcode.scala 178:23 69:15]
    node _GEN_426 = mux(_u_T_64, mcycle, _GEN_407) @[Microcode.scala 178:23 75:21]
    node _GEN_427 = mux(_u_T_64, UInt<1>("h0"), _GEN_408) @[Microcode.scala 178:23 80:21]
    node _GEN_428 = mux(_u_T_64, UInt<1>("h0"), _GEN_409) @[Microcode.scala 178:23 81:21]
    node _GEN_429 = mux(_u_T_64, PC, _GEN_410) @[Microcode.scala 178:23 59:15]
    node _GEN_430 = mux(_u_T_49, _GEN_60, _GEN_411) @[Microcode.scala 160:68]
    node _GEN_431 = mux(_u_T_49, _GEN_61, _GEN_427) @[Microcode.scala 160:68]
    node _GEN_432 = mux(_u_T_49, _GEN_62, _GEN_428) @[Microcode.scala 160:68]
    node _GEN_433 = mux(_u_T_49, _GEN_63, _GEN_420) @[Microcode.scala 160:68]
    node _GEN_434 = mux(_u_T_49, UInt<1>("h0"), _GEN_412) @[Microcode.scala 160:68 79:21]
    node _GEN_435 = mux(_u_T_49, B, _GEN_413) @[Microcode.scala 160:68 63:15]
    node _GEN_436 = mux(_u_T_49, C, _GEN_414) @[Microcode.scala 160:68 64:15]
    node _GEN_437 = mux(_u_T_49, D, _GEN_415) @[Microcode.scala 160:68 65:15]
    node _GEN_438 = mux(_u_T_49, E, _GEN_416) @[Microcode.scala 160:68 66:15]
    node _GEN_439 = mux(_u_T_49, H, _GEN_417) @[Microcode.scala 160:68 67:15]
    node _GEN_440 = mux(_u_T_49, L, _GEN_418) @[Microcode.scala 160:68 68:15]
    node _GEN_441 = mux(_u_T_49, A, _GEN_419) @[Microcode.scala 160:68 61:15]
    node _GEN_442 = mux(_u_T_49, UInt<1>("h0"), _GEN_421) @[Microcode.scala 108:21 160:68]
    node _GEN_443 = mux(_u_T_49, UInt<1>("h0"), _GEN_422) @[Microcode.scala 106:21 160:68]
    node _GEN_444 = mux(_u_T_49, UInt<1>("h0"), _GEN_423) @[Microcode.scala 107:21 160:68]
    node _GEN_445 = mux(_u_T_49, F, _GEN_424) @[Microcode.scala 160:68 62:15]
    node _GEN_446 = mux(_u_T_49, imm8, _GEN_425) @[Microcode.scala 160:68 69:15]
    node _GEN_447 = mux(_u_T_49, mcycle, _GEN_426) @[Microcode.scala 160:68 75:21]
    node _GEN_448 = mux(_u_T_49, PC, _GEN_429) @[Microcode.scala 160:68 59:15]
    node _GEN_449 = mux(_u_T_36, _GEN_52, _GEN_435) @[Microcode.scala 147:73]
    node _GEN_450 = mux(_u_T_36, _GEN_53, _GEN_436) @[Microcode.scala 147:73]
    node _GEN_451 = mux(_u_T_36, _GEN_54, _GEN_437) @[Microcode.scala 147:73]
    node _GEN_452 = mux(_u_T_36, _GEN_55, _GEN_438) @[Microcode.scala 147:73]
    node _GEN_453 = mux(_u_T_36, _GEN_56, _GEN_439) @[Microcode.scala 147:73]
    node _GEN_454 = mux(_u_T_36, _GEN_57, _GEN_440) @[Microcode.scala 147:73]
    node _GEN_455 = mux(_u_T_36, _GEN_58, _GEN_441) @[Microcode.scala 147:73]
    node _GEN_456 = mux(_u_T_36, _GEN_59, _GEN_433) @[Microcode.scala 147:73]
    node _GEN_457 = mux(_u_T_36, UInt<1>("h0"), _GEN_430) @[Microcode.scala 147:73 78:21]
    node _GEN_458 = mux(_u_T_36, UInt<1>("h0"), _GEN_431) @[Microcode.scala 147:73 80:21]
    node _GEN_459 = mux(_u_T_36, UInt<1>("h0"), _GEN_432) @[Microcode.scala 147:73 81:21]
    node _GEN_460 = mux(_u_T_36, UInt<1>("h0"), _GEN_434) @[Microcode.scala 147:73 79:21]
    node _GEN_461 = mux(_u_T_36, UInt<1>("h0"), _GEN_442) @[Microcode.scala 108:21 147:73]
    node _GEN_462 = mux(_u_T_36, UInt<1>("h0"), _GEN_443) @[Microcode.scala 106:21 147:73]
    node _GEN_463 = mux(_u_T_36, UInt<1>("h0"), _GEN_444) @[Microcode.scala 107:21 147:73]
    node _GEN_464 = mux(_u_T_36, F, _GEN_445) @[Microcode.scala 147:73 62:15]
    node _GEN_465 = mux(_u_T_36, imm8, _GEN_446) @[Microcode.scala 147:73 69:15]
    node _GEN_466 = mux(_u_T_36, mcycle, _GEN_447) @[Microcode.scala 147:73 75:21]
    node _GEN_467 = mux(_u_T_36, PC, _GEN_448) @[Microcode.scala 147:73 59:15]
    node _GEN_468 = mux(_u_T_8, _GEN_23, _GEN_449) @[Microcode.scala 132:70]
    node _GEN_469 = mux(_u_T_8, _GEN_24, _GEN_450) @[Microcode.scala 132:70]
    node _GEN_470 = mux(_u_T_8, _GEN_25, _GEN_451) @[Microcode.scala 132:70]
    node _GEN_471 = mux(_u_T_8, _GEN_26, _GEN_452) @[Microcode.scala 132:70]
    node _GEN_472 = mux(_u_T_8, _GEN_27, _GEN_453) @[Microcode.scala 132:70]
    node _GEN_473 = mux(_u_T_8, _GEN_28, _GEN_454) @[Microcode.scala 132:70]
    node _GEN_474 = mux(_u_T_8, _GEN_29, _GEN_455) @[Microcode.scala 132:70]
    node _GEN_475 = mux(_u_T_8, _GEN_30, _GEN_456) @[Microcode.scala 132:70]
    node _GEN_476 = mux(_u_T_8, UInt<1>("h0"), _GEN_457) @[Microcode.scala 132:70 78:21]
    node _GEN_477 = mux(_u_T_8, UInt<1>("h0"), _GEN_458) @[Microcode.scala 132:70 80:21]
    node _GEN_478 = mux(_u_T_8, UInt<1>("h0"), _GEN_459) @[Microcode.scala 132:70 81:21]
    node _GEN_479 = mux(_u_T_8, UInt<1>("h0"), _GEN_460) @[Microcode.scala 132:70 79:21]
    node _GEN_480 = mux(_u_T_8, UInt<1>("h0"), _GEN_461) @[Microcode.scala 108:21 132:70]
    node _GEN_481 = mux(_u_T_8, UInt<1>("h0"), _GEN_462) @[Microcode.scala 106:21 132:70]
    node _GEN_482 = mux(_u_T_8, UInt<1>("h0"), _GEN_463) @[Microcode.scala 107:21 132:70]
    node _GEN_483 = mux(_u_T_8, F, _GEN_464) @[Microcode.scala 132:70 62:15]
    node _GEN_484 = mux(_u_T_8, imm8, _GEN_465) @[Microcode.scala 132:70 69:15]
    node _GEN_485 = mux(_u_T_8, mcycle, _GEN_466) @[Microcode.scala 132:70 75:21]
    node _GEN_486 = mux(_u_T_8, PC, _GEN_467) @[Microcode.scala 132:70 59:15]
    node _GEN_487 = mux(_u_T_2, _GEN_1, _GEN_475) @[Microcode.scala 125:32]
    node _GEN_488 = mux(_u_T_2, B, _GEN_468) @[Microcode.scala 125:32 63:15]
    node _GEN_489 = mux(_u_T_2, C, _GEN_469) @[Microcode.scala 125:32 64:15]
    node _GEN_490 = mux(_u_T_2, D, _GEN_470) @[Microcode.scala 125:32 65:15]
    node _GEN_491 = mux(_u_T_2, E, _GEN_471) @[Microcode.scala 125:32 66:15]
    node _GEN_492 = mux(_u_T_2, H, _GEN_472) @[Microcode.scala 125:32 67:15]
    node _GEN_493 = mux(_u_T_2, L, _GEN_473) @[Microcode.scala 125:32 68:15]
    node _GEN_494 = mux(_u_T_2, A, _GEN_474) @[Microcode.scala 125:32 61:15]
    node _GEN_495 = mux(_u_T_2, UInt<1>("h0"), _GEN_476) @[Microcode.scala 125:32 78:21]
    node _GEN_496 = mux(_u_T_2, UInt<1>("h0"), _GEN_477) @[Microcode.scala 125:32 80:21]
    node _GEN_497 = mux(_u_T_2, UInt<1>("h0"), _GEN_478) @[Microcode.scala 125:32 81:21]
    node _GEN_498 = mux(_u_T_2, UInt<1>("h0"), _GEN_479) @[Microcode.scala 125:32 79:21]
    node _GEN_499 = mux(_u_T_2, UInt<1>("h0"), _GEN_480) @[Microcode.scala 108:21 125:32]
    node _GEN_500 = mux(_u_T_2, UInt<1>("h0"), _GEN_481) @[Microcode.scala 106:21 125:32]
    node _GEN_501 = mux(_u_T_2, UInt<1>("h0"), _GEN_482) @[Microcode.scala 107:21 125:32]
    node _GEN_502 = mux(_u_T_2, F, _GEN_483) @[Microcode.scala 125:32 62:15]
    node _GEN_503 = mux(_u_T_2, imm8, _GEN_484) @[Microcode.scala 125:32 69:15]
    node _GEN_504 = mux(_u_T_2, mcycle, _GEN_485) @[Microcode.scala 125:32 75:21]
    node _GEN_505 = mux(_u_T_2, PC, _GEN_486) @[Microcode.scala 125:32 59:15]
    node _GEN_506 = mux(_u_T, _GEN_0, _GEN_487) @[Microcode.scala 118:26]
    node _GEN_507 = mux(_u_T, B, _GEN_488) @[Microcode.scala 118:26 63:15]
    node _GEN_508 = mux(_u_T, C, _GEN_489) @[Microcode.scala 118:26 64:15]
    node _GEN_509 = mux(_u_T, D, _GEN_490) @[Microcode.scala 118:26 65:15]
    node _GEN_510 = mux(_u_T, E, _GEN_491) @[Microcode.scala 118:26 66:15]
    node _GEN_511 = mux(_u_T, H, _GEN_492) @[Microcode.scala 118:26 67:15]
    node _GEN_512 = mux(_u_T, L, _GEN_493) @[Microcode.scala 118:26 68:15]
    node _GEN_513 = mux(_u_T, A, _GEN_494) @[Microcode.scala 118:26 61:15]
    node _GEN_514 = mux(_u_T, UInt<1>("h0"), _GEN_495) @[Microcode.scala 118:26 78:21]
    node _GEN_515 = mux(_u_T, UInt<1>("h0"), _GEN_496) @[Microcode.scala 118:26 80:21]
    node _GEN_516 = mux(_u_T, UInt<1>("h0"), _GEN_497) @[Microcode.scala 118:26 81:21]
    node _GEN_517 = mux(_u_T, UInt<1>("h0"), _GEN_498) @[Microcode.scala 118:26 79:21]
    node _GEN_518 = mux(_u_T, UInt<1>("h0"), _GEN_499) @[Microcode.scala 108:21 118:26]
    node _GEN_519 = mux(_u_T, UInt<1>("h0"), _GEN_500) @[Microcode.scala 106:21 118:26]
    node _GEN_520 = mux(_u_T, UInt<1>("h0"), _GEN_501) @[Microcode.scala 107:21 118:26]
    node _GEN_521 = mux(_u_T, F, _GEN_502) @[Microcode.scala 118:26 62:15]
    node _GEN_522 = mux(_u_T, imm8, _GEN_503) @[Microcode.scala 118:26 69:15]
    node _GEN_523 = mux(_u_T, mcycle, _GEN_504) @[Microcode.scala 118:26 75:21]
    node _GEN_524 = mux(_u_T, PC, _GEN_505) @[Microcode.scala 118:26 59:15]
    node _T = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 122:15]
    node _tcycle_T = add(tcycle, UInt<1>("h1")) @[LR35902_Core.scala 125:22]
    node _tcycle_T_1 = tail(_tcycle_T, 1) @[LR35902_Core.scala 125:22]
    node _GEN_525 = mux(_T, UInt<1>("h0"), _tcycle_T_1) @[LR35902_Core.scala 122:24 123:12 125:12]
    node _isLDrImm_T = and(IR, UInt<8>("hc7")) @[LR35902_Core.scala 131:23]
    node isLDrImm = eq(_isLDrImm_T, UInt<3>("h6")) @[LR35902_Core.scala 131:34]
    node _needsImm8_T = eq(IR, UInt<5>("h18")) @[LR35902_Core.scala 135:11]
    node _needsImm8_T_1 = or(isLDrImm, _needsImm8_T) @[LR35902_Core.scala 134:14]
    node _needsImm8_T_2 = eq(IR, UInt<8>("hc6")) @[LR35902_Core.scala 136:11]
    node _needsImm8_T_3 = or(_needsImm8_T_1, _needsImm8_T_2) @[LR35902_Core.scala 135:24]
    node _needsImm8_T_4 = eq(IR, UInt<8>("hd6")) @[LR35902_Core.scala 137:11]
    node _needsImm8_T_5 = or(_needsImm8_T_3, _needsImm8_T_4) @[LR35902_Core.scala 136:24]
    node _needsImm8_T_6 = eq(IR, UInt<8>("he6")) @[LR35902_Core.scala 138:11]
    node _needsImm8_T_7 = or(_needsImm8_T_5, _needsImm8_T_6) @[LR35902_Core.scala 137:24]
    node _needsImm8_T_8 = eq(IR, UInt<8>("hf6")) @[LR35902_Core.scala 139:11]
    node _needsImm8_T_9 = or(_needsImm8_T_7, _needsImm8_T_8) @[LR35902_Core.scala 138:24]
    node _needsImm8_T_10 = eq(IR, UInt<8>("hee")) @[LR35902_Core.scala 140:11]
    node _needsImm8_T_11 = or(_needsImm8_T_9, _needsImm8_T_10) @[LR35902_Core.scala 139:24]
    node _needsImm8_T_12 = eq(IR, UInt<8>("hfe")) @[LR35902_Core.scala 141:11]
    node needsImm8 = or(_needsImm8_T_11, _needsImm8_T_12) @[LR35902_Core.scala 140:24]
    node _needsImm16_T = eq(IR, UInt<8>("hc3")) @[LR35902_Core.scala 144:9]
    node _needsImm16_T_1 = eq(IR, UInt<8>("hcd")) @[LR35902_Core.scala 145:11]
    node _needsImm16_T_2 = or(_needsImm16_T, _needsImm16_T_1) @[LR35902_Core.scala 144:22]
    node _needsImm16_T_3 = eq(IR, UInt<1>("h1")) @[LR35902_Core.scala 146:11]
    node _needsImm16_T_4 = or(_needsImm16_T_2, _needsImm16_T_3) @[LR35902_Core.scala 145:24]
    node _needsImm16_T_5 = eq(IR, UInt<5>("h11")) @[LR35902_Core.scala 147:11]
    node _needsImm16_T_6 = or(_needsImm16_T_4, _needsImm16_T_5) @[LR35902_Core.scala 146:24]
    node _needsImm16_T_7 = eq(IR, UInt<6>("h21")) @[LR35902_Core.scala 148:11]
    node _needsImm16_T_8 = or(_needsImm16_T_6, _needsImm16_T_7) @[LR35902_Core.scala 147:24]
    node _needsImm16_T_9 = eq(IR, UInt<6>("h31")) @[LR35902_Core.scala 149:11]
    node needsImm16 = or(_needsImm16_T_8, _needsImm16_T_9) @[LR35902_Core.scala 148:24]
    node _T_1 = eq(UInt<3>("h0"), state) @[LR35902_Core.scala 154:17]
    node _T_2 = eq(tcycle, UInt<2>("h2")) @[LR35902_Core.scala 163:19]
    node _GEN_526 = mux(_T_2, io_memReadData, IR) @[LR35902_Core.scala 163:28 164:12 57:22]
    node _T_3 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 167:19]
    node _PC_T = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 168:22]
    node _PC_T_1 = tail(_PC_T, 1) @[LR35902_Core.scala 168:22]
    node _GEN_527 = mux(needsImm16, UInt<3>("h2"), UInt<3>("h4")) @[LR35902_Core.scala 172:{33,41} 173:41]
    node _GEN_528 = mux(needsImm8, UInt<3>("h1"), _GEN_527) @[LR35902_Core.scala 171:{31,39}]
    node _GEN_529 = mux(_T_3, _PC_T_1, PC) @[LR35902_Core.scala 167:28 168:16 54:19]
    node _GEN_530 = mux(_T_3, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 167:28 169:16 72:23]
    node _GEN_531 = mux(_T_3, _GEN_528, state) @[LR35902_Core.scala 167:28 70:23]
    node _GEN_532 = mux(_T_3, UInt<1>("h0"), _GEN_525) @[LR35902_Core.scala 167:28 175:16]
    node _T_4 = eq(UInt<3>("h1"), state) @[LR35902_Core.scala 154:17]
    node _T_5 = eq(tcycle, UInt<2>("h2")) @[LR35902_Core.scala 186:19]
    node _GEN_533 = mux(_T_5, io_memReadData, imm8) @[LR35902_Core.scala 186:28 187:14 58:22]
    node _T_6 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 190:19]
    node _PC_T_2 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 191:22]
    node _PC_T_3 = tail(_PC_T_2, 1) @[LR35902_Core.scala 191:22]
    node _GEN_534 = mux(_T_6, _PC_T_3, PC) @[LR35902_Core.scala 190:28 191:16 54:19]
    node _GEN_535 = mux(_T_6, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 190:28 192:16 72:23]
    node _GEN_536 = mux(_T_6, UInt<3>("h4"), state) @[LR35902_Core.scala 190:28 193:16 70:23]
    node _GEN_537 = mux(_T_6, UInt<1>("h0"), _GEN_525) @[LR35902_Core.scala 190:28 194:16]
    node _T_7 = eq(UInt<3>("h2"), state) @[LR35902_Core.scala 154:17]
    node _T_8 = eq(tcycle, UInt<2>("h2")) @[LR35902_Core.scala 205:19]
    node _GEN_538 = mux(_T_8, io_memReadData, imm16) @[LR35902_Core.scala 205:28 206:15 59:22]
    node _T_9 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 209:19]
    node _PC_T_4 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 210:22]
    node _PC_T_5 = tail(_PC_T_4, 1) @[LR35902_Core.scala 210:22]
    node _GEN_539 = mux(_T_9, _PC_T_5, PC) @[LR35902_Core.scala 209:28 210:16 54:19]
    node _GEN_540 = mux(_T_9, UInt<3>("h3"), state) @[LR35902_Core.scala 209:28 211:16 70:23]
    node _GEN_541 = mux(_T_9, UInt<1>("h0"), _GEN_525) @[LR35902_Core.scala 209:28 212:16]
    node _T_10 = eq(UInt<3>("h3"), state) @[LR35902_Core.scala 154:17]
    node _T_11 = eq(tcycle, UInt<2>("h2")) @[LR35902_Core.scala 223:19]
    node _imm16_T = bits(imm16, 7, 0) @[LR35902_Core.scala 224:43]
    node _imm16_T_1 = cat(io_memReadData, _imm16_T) @[Cat.scala 33:92]
    node _GEN_542 = mux(_T_11, _imm16_T_1, imm16) @[LR35902_Core.scala 223:28 224:15 59:22]
    node _T_12 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 227:19]
    node _PC_T_6 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 228:22]
    node _PC_T_7 = tail(_PC_T_6, 1) @[LR35902_Core.scala 228:22]
    node _GEN_543 = mux(_T_12, _PC_T_7, PC) @[LR35902_Core.scala 227:28 228:16 54:19]
    node _GEN_544 = mux(_T_12, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 227:28 229:16 72:23]
    node _GEN_545 = mux(_T_12, UInt<3>("h4"), state) @[LR35902_Core.scala 227:28 230:16 70:23]
    node _GEN_546 = mux(_T_12, UInt<1>("h0"), _GEN_525) @[LR35902_Core.scala 227:28 231:16]
    node _T_13 = eq(UInt<3>("h4"), state) @[LR35902_Core.scala 154:17]
    node _T_14 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 244:19]
    node u_done = _GEN_506 @[Microcode.scala 54:19]
    node u_next_mcycle = _GEN_523 @[Microcode.scala 54:19]
    node _GEN_547 = mux(u_done, UInt<1>("h0"), u_next_mcycle) @[LR35902_Core.scala 263:22 264:18 268:18]
    node _GEN_548 = mux(u_done, UInt<3>("h0"), state) @[LR35902_Core.scala 263:22 265:18 70:23]
    node _GEN_549 = mux(u_done, UInt<1>("h0"), UInt<1>("h0")) @[LR35902_Core.scala 263:22 266:18 269:18]
    node u_PC = _GEN_524 @[Microcode.scala 54:19]
    node _GEN_550 = mux(_T_14, u_PC, PC) @[LR35902_Core.scala 244:28 247:12 54:19]
    node u_SP = SP @[Microcode.scala 54:19 60:15]
    node _GEN_551 = mux(_T_14, u_SP, SP) @[LR35902_Core.scala 244:28 248:12 55:19]
    node u_A = _GEN_513 @[Microcode.scala 54:19]
    node _GEN_552 = mux(_T_14, u_A, A) @[LR35902_Core.scala 244:28 249:12 45:18]
    node u_F = _GEN_521 @[Microcode.scala 54:19]
    node _GEN_553 = mux(_T_14, u_F, F) @[LR35902_Core.scala 244:28 250:12 46:18]
    node u_B = _GEN_507 @[Microcode.scala 54:19]
    node _GEN_554 = mux(_T_14, u_B, B) @[LR35902_Core.scala 244:28 251:12 47:18]
    node u_C = _GEN_508 @[Microcode.scala 54:19]
    node _GEN_555 = mux(_T_14, u_C, C) @[LR35902_Core.scala 244:28 252:12 48:18]
    node u_D = _GEN_509 @[Microcode.scala 54:19]
    node _GEN_556 = mux(_T_14, u_D, D) @[LR35902_Core.scala 244:28 253:12 49:18]
    node u_E = _GEN_510 @[Microcode.scala 54:19]
    node _GEN_557 = mux(_T_14, u_E, E) @[LR35902_Core.scala 244:28 254:12 50:18]
    node u_H = _GEN_511 @[Microcode.scala 54:19]
    node _GEN_558 = mux(_T_14, u_H, H) @[LR35902_Core.scala 244:28 255:12 51:18]
    node u_L = _GEN_512 @[Microcode.scala 54:19]
    node _GEN_559 = mux(_T_14, u_L, L) @[LR35902_Core.scala 244:28 256:12 52:18]
    node u_imm8 = _GEN_522 @[Microcode.scala 54:19]
    node _GEN_560 = mux(_T_14, u_imm8, imm8) @[LR35902_Core.scala 244:28 258:21 58:22]
    node u_imm16 = imm16 @[Microcode.scala 54:19 70:15]
    node _GEN_561 = mux(_T_14, u_imm16, imm16) @[LR35902_Core.scala 244:28 259:21 59:22]
    node u_IME = IME @[Microcode.scala 54:19 72:21]
    node _GEN_562 = mux(_T_14, u_IME, IME) @[LR35902_Core.scala 244:28 260:21 61:28]
    node u_IME_pending = IME_pending @[Microcode.scala 54:19 73:21]
    node _GEN_563 = mux(_T_14, u_IME_pending, IME_pending) @[LR35902_Core.scala 244:28 261:21 62:28]
    node _GEN_564 = mux(_T_14, _GEN_547, mcycle) @[LR35902_Core.scala 244:28 72:23]
    node _GEN_565 = mux(_T_14, _GEN_548, state) @[LR35902_Core.scala 244:28 70:23]
    node _GEN_566 = mux(_T_14, _GEN_549, _GEN_525) @[LR35902_Core.scala 244:28]
    node _T_15 = eq(UInt<3>("h5"), state) @[LR35902_Core.scala 154:17]
    node _GEN_567 = mux(_T_15, UInt<1>("h1"), halted) @[LR35902_Core.scala 154:17 278:14 73:23]
    node mcBus_memAddr = _GEN_514 @[LR35902_Core.scala 88:19]
    node _GEN_568 = mux(_T_13, mcBus_memAddr, UInt<16>("h0")) @[LR35902_Core.scala 154:17 239:20 114:33]
    node mcBus_memRead = _GEN_517 @[LR35902_Core.scala 88:19]
    node _GEN_569 = mux(_T_13, mcBus_memRead, UInt<1>("h0")) @[LR35902_Core.scala 154:17 240:20 115:33]
    node mcBus_memWrite = _GEN_515 @[LR35902_Core.scala 88:19]
    node _GEN_570 = mux(_T_13, mcBus_memWrite, UInt<1>("h0")) @[LR35902_Core.scala 154:17 241:20 116:33]
    node mcBus_memWriteData = _GEN_516 @[LR35902_Core.scala 88:19]
    node _GEN_571 = mux(_T_13, mcBus_memWriteData, UInt<8>("h0")) @[LR35902_Core.scala 154:17 242:20 117:33]
    node _GEN_572 = mux(_T_13, _GEN_550, PC) @[LR35902_Core.scala 154:17 54:19]
    node _GEN_573 = mux(_T_13, _GEN_551, SP) @[LR35902_Core.scala 154:17 55:19]
    node _GEN_574 = mux(_T_13, _GEN_552, A) @[LR35902_Core.scala 154:17 45:18]
    node _GEN_575 = mux(_T_13, _GEN_553, F) @[LR35902_Core.scala 154:17 46:18]
    node _GEN_576 = mux(_T_13, _GEN_554, B) @[LR35902_Core.scala 154:17 47:18]
    node _GEN_577 = mux(_T_13, _GEN_555, C) @[LR35902_Core.scala 154:17 48:18]
    node _GEN_578 = mux(_T_13, _GEN_556, D) @[LR35902_Core.scala 154:17 49:18]
    node _GEN_579 = mux(_T_13, _GEN_557, E) @[LR35902_Core.scala 154:17 50:18]
    node _GEN_580 = mux(_T_13, _GEN_558, H) @[LR35902_Core.scala 154:17 51:18]
    node _GEN_581 = mux(_T_13, _GEN_559, L) @[LR35902_Core.scala 154:17 52:18]
    node _GEN_582 = mux(_T_13, _GEN_560, imm8) @[LR35902_Core.scala 154:17 58:22]
    node _GEN_583 = mux(_T_13, _GEN_561, imm16) @[LR35902_Core.scala 154:17 59:22]
    node _GEN_584 = mux(_T_13, _GEN_562, IME) @[LR35902_Core.scala 154:17 61:28]
    node _GEN_585 = mux(_T_13, _GEN_563, IME_pending) @[LR35902_Core.scala 154:17 62:28]
    node _GEN_586 = mux(_T_13, _GEN_564, mcycle) @[LR35902_Core.scala 154:17 72:23]
    node _GEN_587 = mux(_T_13, _GEN_565, state) @[LR35902_Core.scala 154:17 70:23]
    node _GEN_588 = mux(_T_13, _GEN_566, _GEN_525) @[LR35902_Core.scala 154:17]
    node _GEN_589 = mux(_T_13, halted, _GEN_567) @[LR35902_Core.scala 154:17 73:23]
    node _GEN_590 = mux(_T_10, PC, _GEN_568) @[LR35902_Core.scala 154:17 220:15]
    node _GEN_591 = mux(_T_10, UInt<1>("h1"), _GEN_569) @[LR35902_Core.scala 154:17 221:15]
    node _GEN_592 = mux(_T_10, _GEN_542, _GEN_583) @[LR35902_Core.scala 154:17]
    node _GEN_593 = mux(_T_10, _GEN_543, _GEN_572) @[LR35902_Core.scala 154:17]
    node _GEN_594 = mux(_T_10, _GEN_544, _GEN_586) @[LR35902_Core.scala 154:17]
    node _GEN_595 = mux(_T_10, _GEN_545, _GEN_587) @[LR35902_Core.scala 154:17]
    node _GEN_596 = mux(_T_10, _GEN_546, _GEN_588) @[LR35902_Core.scala 154:17]
    node _GEN_597 = mux(_T_10, UInt<1>("h0"), _GEN_570) @[LR35902_Core.scala 154:17 116:33]
    node _GEN_598 = mux(_T_10, UInt<8>("h0"), _GEN_571) @[LR35902_Core.scala 154:17 117:33]
    node _GEN_599 = mux(_T_10, SP, _GEN_573) @[LR35902_Core.scala 154:17 55:19]
    node _GEN_600 = mux(_T_10, A, _GEN_574) @[LR35902_Core.scala 154:17 45:18]
    node _GEN_601 = mux(_T_10, F, _GEN_575) @[LR35902_Core.scala 154:17 46:18]
    node _GEN_602 = mux(_T_10, B, _GEN_576) @[LR35902_Core.scala 154:17 47:18]
    node _GEN_603 = mux(_T_10, C, _GEN_577) @[LR35902_Core.scala 154:17 48:18]
    node _GEN_604 = mux(_T_10, D, _GEN_578) @[LR35902_Core.scala 154:17 49:18]
    node _GEN_605 = mux(_T_10, E, _GEN_579) @[LR35902_Core.scala 154:17 50:18]
    node _GEN_606 = mux(_T_10, H, _GEN_580) @[LR35902_Core.scala 154:17 51:18]
    node _GEN_607 = mux(_T_10, L, _GEN_581) @[LR35902_Core.scala 154:17 52:18]
    node _GEN_608 = mux(_T_10, imm8, _GEN_582) @[LR35902_Core.scala 154:17 58:22]
    node _GEN_609 = mux(_T_10, IME, _GEN_584) @[LR35902_Core.scala 154:17 61:28]
    node _GEN_610 = mux(_T_10, IME_pending, _GEN_585) @[LR35902_Core.scala 154:17 62:28]
    node _GEN_611 = mux(_T_10, halted, _GEN_589) @[LR35902_Core.scala 154:17 73:23]
    node _GEN_612 = mux(_T_7, PC, _GEN_590) @[LR35902_Core.scala 154:17 202:15]
    node _GEN_613 = mux(_T_7, UInt<1>("h1"), _GEN_591) @[LR35902_Core.scala 154:17 203:15]
    node _GEN_614 = mux(_T_7, _GEN_538, _GEN_592) @[LR35902_Core.scala 154:17]
    node _GEN_615 = mux(_T_7, _GEN_539, _GEN_593) @[LR35902_Core.scala 154:17]
    node _GEN_616 = mux(_T_7, _GEN_540, _GEN_595) @[LR35902_Core.scala 154:17]
    node _GEN_617 = mux(_T_7, _GEN_541, _GEN_596) @[LR35902_Core.scala 154:17]
    node _GEN_618 = mux(_T_7, mcycle, _GEN_594) @[LR35902_Core.scala 154:17 72:23]
    node _GEN_619 = mux(_T_7, UInt<1>("h0"), _GEN_597) @[LR35902_Core.scala 154:17 116:33]
    node _GEN_620 = mux(_T_7, UInt<8>("h0"), _GEN_598) @[LR35902_Core.scala 154:17 117:33]
    node _GEN_621 = mux(_T_7, SP, _GEN_599) @[LR35902_Core.scala 154:17 55:19]
    node _GEN_622 = mux(_T_7, A, _GEN_600) @[LR35902_Core.scala 154:17 45:18]
    node _GEN_623 = mux(_T_7, F, _GEN_601) @[LR35902_Core.scala 154:17 46:18]
    node _GEN_624 = mux(_T_7, B, _GEN_602) @[LR35902_Core.scala 154:17 47:18]
    node _GEN_625 = mux(_T_7, C, _GEN_603) @[LR35902_Core.scala 154:17 48:18]
    node _GEN_626 = mux(_T_7, D, _GEN_604) @[LR35902_Core.scala 154:17 49:18]
    node _GEN_627 = mux(_T_7, E, _GEN_605) @[LR35902_Core.scala 154:17 50:18]
    node _GEN_628 = mux(_T_7, H, _GEN_606) @[LR35902_Core.scala 154:17 51:18]
    node _GEN_629 = mux(_T_7, L, _GEN_607) @[LR35902_Core.scala 154:17 52:18]
    node _GEN_630 = mux(_T_7, imm8, _GEN_608) @[LR35902_Core.scala 154:17 58:22]
    node _GEN_631 = mux(_T_7, IME, _GEN_609) @[LR35902_Core.scala 154:17 61:28]
    node _GEN_632 = mux(_T_7, IME_pending, _GEN_610) @[LR35902_Core.scala 154:17 62:28]
    node _GEN_633 = mux(_T_7, halted, _GEN_611) @[LR35902_Core.scala 154:17 73:23]
    node _GEN_634 = mux(_T_4, PC, _GEN_612) @[LR35902_Core.scala 154:17 183:15]
    node _GEN_635 = mux(_T_4, UInt<1>("h1"), _GEN_613) @[LR35902_Core.scala 154:17 184:15]
    node _GEN_636 = mux(_T_4, _GEN_533, _GEN_630) @[LR35902_Core.scala 154:17]
    node _GEN_637 = mux(_T_4, _GEN_534, _GEN_615) @[LR35902_Core.scala 154:17]
    node _GEN_638 = mux(_T_4, _GEN_535, _GEN_618) @[LR35902_Core.scala 154:17]
    node _GEN_639 = mux(_T_4, _GEN_536, _GEN_616) @[LR35902_Core.scala 154:17]
    node _GEN_640 = mux(_T_4, _GEN_537, _GEN_617) @[LR35902_Core.scala 154:17]
    node _GEN_641 = mux(_T_4, imm16, _GEN_614) @[LR35902_Core.scala 154:17 59:22]
    node _GEN_642 = mux(_T_4, UInt<1>("h0"), _GEN_619) @[LR35902_Core.scala 154:17 116:33]
    node _GEN_643 = mux(_T_4, UInt<8>("h0"), _GEN_620) @[LR35902_Core.scala 154:17 117:33]
    node _GEN_644 = mux(_T_4, SP, _GEN_621) @[LR35902_Core.scala 154:17 55:19]
    node _GEN_645 = mux(_T_4, A, _GEN_622) @[LR35902_Core.scala 154:17 45:18]
    node _GEN_646 = mux(_T_4, F, _GEN_623) @[LR35902_Core.scala 154:17 46:18]
    node _GEN_647 = mux(_T_4, B, _GEN_624) @[LR35902_Core.scala 154:17 47:18]
    node _GEN_648 = mux(_T_4, C, _GEN_625) @[LR35902_Core.scala 154:17 48:18]
    node _GEN_649 = mux(_T_4, D, _GEN_626) @[LR35902_Core.scala 154:17 49:18]
    node _GEN_650 = mux(_T_4, E, _GEN_627) @[LR35902_Core.scala 154:17 50:18]
    node _GEN_651 = mux(_T_4, H, _GEN_628) @[LR35902_Core.scala 154:17 51:18]
    node _GEN_652 = mux(_T_4, L, _GEN_629) @[LR35902_Core.scala 154:17 52:18]
    node _GEN_653 = mux(_T_4, IME, _GEN_631) @[LR35902_Core.scala 154:17 61:28]
    node _GEN_654 = mux(_T_4, IME_pending, _GEN_632) @[LR35902_Core.scala 154:17 62:28]
    node _GEN_655 = mux(_T_4, halted, _GEN_633) @[LR35902_Core.scala 154:17 73:23]
    node _GEN_656 = mux(_T_1, PC, _GEN_634) @[LR35902_Core.scala 154:17 160:15]
    node _GEN_657 = mux(_T_1, UInt<1>("h1"), _GEN_635) @[LR35902_Core.scala 154:17 161:15]
    node _GEN_658 = mux(_T_1, _GEN_526, IR) @[LR35902_Core.scala 154:17 57:22]
    node _GEN_659 = mux(_T_1, _GEN_529, _GEN_637) @[LR35902_Core.scala 154:17]
    node _GEN_660 = mux(_T_1, _GEN_530, _GEN_638) @[LR35902_Core.scala 154:17]
    node _GEN_661 = mux(_T_1, _GEN_531, _GEN_639) @[LR35902_Core.scala 154:17]
    node _GEN_662 = mux(_T_1, _GEN_532, _GEN_640) @[LR35902_Core.scala 154:17]
    node _GEN_663 = mux(_T_1, imm8, _GEN_636) @[LR35902_Core.scala 154:17 58:22]
    node _GEN_664 = mux(_T_1, imm16, _GEN_641) @[LR35902_Core.scala 154:17 59:22]
    node _GEN_665 = mux(_T_1, UInt<1>("h0"), _GEN_642) @[LR35902_Core.scala 154:17 116:33]
    node _GEN_666 = mux(_T_1, UInt<8>("h0"), _GEN_643) @[LR35902_Core.scala 154:17 117:33]
    node _GEN_667 = mux(_T_1, SP, _GEN_644) @[LR35902_Core.scala 154:17 55:19]
    node _GEN_668 = mux(_T_1, A, _GEN_645) @[LR35902_Core.scala 154:17 45:18]
    node _GEN_669 = mux(_T_1, F, _GEN_646) @[LR35902_Core.scala 154:17 46:18]
    node _GEN_670 = mux(_T_1, B, _GEN_647) @[LR35902_Core.scala 154:17 47:18]
    node _GEN_671 = mux(_T_1, C, _GEN_648) @[LR35902_Core.scala 154:17 48:18]
    node _GEN_672 = mux(_T_1, D, _GEN_649) @[LR35902_Core.scala 154:17 49:18]
    node _GEN_673 = mux(_T_1, E, _GEN_650) @[LR35902_Core.scala 154:17 50:18]
    node _GEN_674 = mux(_T_1, H, _GEN_651) @[LR35902_Core.scala 154:17 51:18]
    node _GEN_675 = mux(_T_1, L, _GEN_652) @[LR35902_Core.scala 154:17 52:18]
    node _GEN_676 = mux(_T_1, IME, _GEN_653) @[LR35902_Core.scala 154:17 61:28]
    node _GEN_677 = mux(_T_1, IME_pending, _GEN_654) @[LR35902_Core.scala 154:17 62:28]
    node _GEN_678 = mux(_T_1, halted, _GEN_655) @[LR35902_Core.scala 154:17 73:23]
    node busAddr = _GEN_656 @[LR35902_Core.scala 114:33]
    node busRead = _GEN_657 @[LR35902_Core.scala 115:33]
    node busWrite = _GEN_665 @[LR35902_Core.scala 116:33]
    node busWriteData = _GEN_666 @[LR35902_Core.scala 117:33]
    io_memAddr <= busAddr @[LR35902_Core.scala 285:19]
    io_memRead <= busRead @[LR35902_Core.scala 286:19]
    io_memWrite <= busWrite @[LR35902_Core.scala 287:19]
    io_memWriteData <= busWriteData @[LR35902_Core.scala 288:19]
    io_dbg_pc <= PC @[LR35902_Core.scala 290:17]
    io_dbg_opcode <= IR @[LR35902_Core.scala 291:17]
    io_dbg_a <= A @[LR35902_Core.scala 293:12]
    io_dbg_f <= F @[LR35902_Core.scala 294:12]
    io_dbg_b <= B @[LR35902_Core.scala 295:12]
    io_dbg_c <= C @[LR35902_Core.scala 296:12]
    io_dbg_d <= D @[LR35902_Core.scala 297:12]
    io_dbg_e <= E @[LR35902_Core.scala 298:12]
    io_dbg_h <= H @[LR35902_Core.scala 299:12]
    io_dbg_l <= L @[LR35902_Core.scala 300:12]
    io_dbg_state <= pad(state, 8) @[LR35902_Core.scala 302:17]
    io_dbg_tcycle <= pad(tcycle, 8) @[LR35902_Core.scala 303:17]
    io_dbg_mcycle <= pad(mcycle, 8) @[LR35902_Core.scala 304:17]
    io_dbg_IR <= IR @[LR35902_Core.scala 305:17]
    A <= mux(reset, UInt<8>("h0"), _GEN_668) @[LR35902_Core.scala 45:{18,18}]
    F <= mux(reset, UInt<8>("h0"), _GEN_669) @[LR35902_Core.scala 46:{18,18}]
    B <= mux(reset, UInt<8>("h0"), _GEN_670) @[LR35902_Core.scala 47:{18,18}]
    C <= mux(reset, UInt<8>("h0"), _GEN_671) @[LR35902_Core.scala 48:{18,18}]
    D <= mux(reset, UInt<8>("h0"), _GEN_672) @[LR35902_Core.scala 49:{18,18}]
    E <= mux(reset, UInt<8>("h0"), _GEN_673) @[LR35902_Core.scala 50:{18,18}]
    H <= mux(reset, UInt<8>("h0"), _GEN_674) @[LR35902_Core.scala 51:{18,18}]
    L <= mux(reset, UInt<8>("h0"), _GEN_675) @[LR35902_Core.scala 52:{18,18}]
    PC <= mux(reset, UInt<16>("h0"), _GEN_659) @[LR35902_Core.scala 54:{19,19}]
    SP <= mux(reset, UInt<16>("h0"), _GEN_667) @[LR35902_Core.scala 55:{19,19}]
    IR <= mux(reset, UInt<8>("h0"), _GEN_658) @[LR35902_Core.scala 57:{22,22}]
    imm8 <= mux(reset, UInt<8>("h0"), _GEN_663) @[LR35902_Core.scala 58:{22,22}]
    imm16 <= mux(reset, UInt<16>("h0"), _GEN_664) @[LR35902_Core.scala 59:{22,22}]
    IME <= mux(reset, UInt<1>("h0"), _GEN_676) @[LR35902_Core.scala 61:{28,28}]
    IME_pending <= mux(reset, UInt<1>("h0"), _GEN_677) @[LR35902_Core.scala 62:{28,28}]
    state <= mux(reset, UInt<3>("h0"), _GEN_661) @[LR35902_Core.scala 70:{23,23}]
    tcycle <= mux(reset, UInt<2>("h0"), _GEN_662) @[LR35902_Core.scala 71:{23,23}]
    mcycle <= mux(reset, UInt<3>("h0"), _GEN_660) @[LR35902_Core.scala 72:{23,23}]
    halted <= mux(reset, UInt<1>("h0"), _GEN_678) @[LR35902_Core.scala 73:{23,23}]
    intr.clock <= clock
    intr.reset <= reset
    intr.io_IE <= io_ieReg @[LR35902_Core.scala 79:18]
    intr.io_IF <= io_ifReg @[LR35902_Core.scala 80:18]
    intr.io_IME <= IME @[LR35902_Core.scala 81:18]
    intr.io_pc <= PC @[LR35902_Core.scala 82:18]
    intr.io_halted <= halted @[LR35902_Core.scala 83:18]
    u_alu.clock <= clock
    u_alu.reset <= reset
    u_alu.io_op <= _GEN_518
    u_alu.io_a <= _GEN_519
    u_alu.io_b <= _GEN_520
    u_alu.io_carryIn <= _u_alu_io_carryIn_T @[Microcode.scala 109:21]

  module Bus :
    input clock : Clock
    input reset : UInt<1>
    input io_cpuAddress : UInt<16>
    input io_cpuRead : UInt<1>
    input io_cpuWrite : UInt<1>
    input io_cpuWriteData : UInt<8>
    output io_cpuReadData : UInt<8>
    output io_ieReg : UInt<8>
    output io_ifReg : UInt<8>

    mem rom : @[Bus.scala 24:16]
      data-type => UInt<8>
      depth => 32768
      read-latency => 0
      write-latency => 1
      reader => rdata_MPORT
      read-under-write => undefined
    mem wram : @[Bus.scala 30:25]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => wramOut
      writer => MPORT
      read-under-write => undefined
    reg hram_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_0) @[Bus.scala 31:21]
    reg hram_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_1) @[Bus.scala 31:21]
    reg hram_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_2) @[Bus.scala 31:21]
    reg hram_3 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_3) @[Bus.scala 31:21]
    reg hram_4 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_4) @[Bus.scala 31:21]
    reg hram_5 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_5) @[Bus.scala 31:21]
    reg hram_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_6) @[Bus.scala 31:21]
    reg hram_7 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_7) @[Bus.scala 31:21]
    reg hram_8 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_8) @[Bus.scala 31:21]
    reg hram_9 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_9) @[Bus.scala 31:21]
    reg hram_10 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_10) @[Bus.scala 31:21]
    reg hram_11 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_11) @[Bus.scala 31:21]
    reg hram_12 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_12) @[Bus.scala 31:21]
    reg hram_13 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_13) @[Bus.scala 31:21]
    reg hram_14 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_14) @[Bus.scala 31:21]
    reg hram_15 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_15) @[Bus.scala 31:21]
    reg hram_16 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_16) @[Bus.scala 31:21]
    reg hram_17 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_17) @[Bus.scala 31:21]
    reg hram_18 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_18) @[Bus.scala 31:21]
    reg hram_19 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_19) @[Bus.scala 31:21]
    reg hram_20 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_20) @[Bus.scala 31:21]
    reg hram_21 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_21) @[Bus.scala 31:21]
    reg hram_22 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_22) @[Bus.scala 31:21]
    reg hram_23 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_23) @[Bus.scala 31:21]
    reg hram_24 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_24) @[Bus.scala 31:21]
    reg hram_25 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_25) @[Bus.scala 31:21]
    reg hram_26 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_26) @[Bus.scala 31:21]
    reg hram_27 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_27) @[Bus.scala 31:21]
    reg hram_28 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_28) @[Bus.scala 31:21]
    reg hram_29 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_29) @[Bus.scala 31:21]
    reg hram_30 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_30) @[Bus.scala 31:21]
    reg hram_31 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_31) @[Bus.scala 31:21]
    reg hram_32 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_32) @[Bus.scala 31:21]
    reg hram_33 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_33) @[Bus.scala 31:21]
    reg hram_34 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_34) @[Bus.scala 31:21]
    reg hram_35 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_35) @[Bus.scala 31:21]
    reg hram_36 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_36) @[Bus.scala 31:21]
    reg hram_37 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_37) @[Bus.scala 31:21]
    reg hram_38 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_38) @[Bus.scala 31:21]
    reg hram_39 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_39) @[Bus.scala 31:21]
    reg hram_40 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_40) @[Bus.scala 31:21]
    reg hram_41 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_41) @[Bus.scala 31:21]
    reg hram_42 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_42) @[Bus.scala 31:21]
    reg hram_43 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_43) @[Bus.scala 31:21]
    reg hram_44 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_44) @[Bus.scala 31:21]
    reg hram_45 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_45) @[Bus.scala 31:21]
    reg hram_46 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_46) @[Bus.scala 31:21]
    reg hram_47 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_47) @[Bus.scala 31:21]
    reg hram_48 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_48) @[Bus.scala 31:21]
    reg hram_49 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_49) @[Bus.scala 31:21]
    reg hram_50 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_50) @[Bus.scala 31:21]
    reg hram_51 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_51) @[Bus.scala 31:21]
    reg hram_52 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_52) @[Bus.scala 31:21]
    reg hram_53 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_53) @[Bus.scala 31:21]
    reg hram_54 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_54) @[Bus.scala 31:21]
    reg hram_55 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_55) @[Bus.scala 31:21]
    reg hram_56 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_56) @[Bus.scala 31:21]
    reg hram_57 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_57) @[Bus.scala 31:21]
    reg hram_58 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_58) @[Bus.scala 31:21]
    reg hram_59 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_59) @[Bus.scala 31:21]
    reg hram_60 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_60) @[Bus.scala 31:21]
    reg hram_61 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_61) @[Bus.scala 31:21]
    reg hram_62 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_62) @[Bus.scala 31:21]
    reg hram_63 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_63) @[Bus.scala 31:21]
    reg hram_64 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_64) @[Bus.scala 31:21]
    reg hram_65 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_65) @[Bus.scala 31:21]
    reg hram_66 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_66) @[Bus.scala 31:21]
    reg hram_67 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_67) @[Bus.scala 31:21]
    reg hram_68 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_68) @[Bus.scala 31:21]
    reg hram_69 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_69) @[Bus.scala 31:21]
    reg hram_70 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_70) @[Bus.scala 31:21]
    reg hram_71 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_71) @[Bus.scala 31:21]
    reg hram_72 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_72) @[Bus.scala 31:21]
    reg hram_73 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_73) @[Bus.scala 31:21]
    reg hram_74 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_74) @[Bus.scala 31:21]
    reg hram_75 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_75) @[Bus.scala 31:21]
    reg hram_76 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_76) @[Bus.scala 31:21]
    reg hram_77 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_77) @[Bus.scala 31:21]
    reg hram_78 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_78) @[Bus.scala 31:21]
    reg hram_79 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_79) @[Bus.scala 31:21]
    reg hram_80 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_80) @[Bus.scala 31:21]
    reg hram_81 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_81) @[Bus.scala 31:21]
    reg hram_82 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_82) @[Bus.scala 31:21]
    reg hram_83 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_83) @[Bus.scala 31:21]
    reg hram_84 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_84) @[Bus.scala 31:21]
    reg hram_85 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_85) @[Bus.scala 31:21]
    reg hram_86 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_86) @[Bus.scala 31:21]
    reg hram_87 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_87) @[Bus.scala 31:21]
    reg hram_88 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_88) @[Bus.scala 31:21]
    reg hram_89 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_89) @[Bus.scala 31:21]
    reg hram_90 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_90) @[Bus.scala 31:21]
    reg hram_91 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_91) @[Bus.scala 31:21]
    reg hram_92 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_92) @[Bus.scala 31:21]
    reg hram_93 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_93) @[Bus.scala 31:21]
    reg hram_94 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_94) @[Bus.scala 31:21]
    reg hram_95 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_95) @[Bus.scala 31:21]
    reg hram_96 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_96) @[Bus.scala 31:21]
    reg hram_97 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_97) @[Bus.scala 31:21]
    reg hram_98 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_98) @[Bus.scala 31:21]
    reg hram_99 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_99) @[Bus.scala 31:21]
    reg hram_100 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_100) @[Bus.scala 31:21]
    reg hram_101 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_101) @[Bus.scala 31:21]
    reg hram_102 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_102) @[Bus.scala 31:21]
    reg hram_103 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_103) @[Bus.scala 31:21]
    reg hram_104 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_104) @[Bus.scala 31:21]
    reg hram_105 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_105) @[Bus.scala 31:21]
    reg hram_106 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_106) @[Bus.scala 31:21]
    reg hram_107 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_107) @[Bus.scala 31:21]
    reg hram_108 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_108) @[Bus.scala 31:21]
    reg hram_109 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_109) @[Bus.scala 31:21]
    reg hram_110 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_110) @[Bus.scala 31:21]
    reg hram_111 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_111) @[Bus.scala 31:21]
    reg hram_112 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_112) @[Bus.scala 31:21]
    reg hram_113 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_113) @[Bus.scala 31:21]
    reg hram_114 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_114) @[Bus.scala 31:21]
    reg hram_115 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_115) @[Bus.scala 31:21]
    reg hram_116 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_116) @[Bus.scala 31:21]
    reg hram_117 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_117) @[Bus.scala 31:21]
    reg hram_118 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_118) @[Bus.scala 31:21]
    reg hram_119 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_119) @[Bus.scala 31:21]
    reg hram_120 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_120) @[Bus.scala 31:21]
    reg hram_121 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_121) @[Bus.scala 31:21]
    reg hram_122 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_122) @[Bus.scala 31:21]
    reg hram_123 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_123) @[Bus.scala 31:21]
    reg hram_124 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_124) @[Bus.scala 31:21]
    reg hram_125 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_125) @[Bus.scala 31:21]
    reg hram_126 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), hram_126) @[Bus.scala 31:21]
    reg regIE : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regIE) @[Bus.scala 36:22]
    reg regIF : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regIF) @[Bus.scala 37:22]
    reg wramReadEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wramReadEn) @[Bus.scala 42:28]
    reg wramReadAddr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), wramReadAddr) @[Bus.scala 43:25]
    node _T = geq(io_cpuAddress, UInt<16>("hc000")) @[Bus.scala 48:19]
    node _T_1 = and(io_cpuRead, _T) @[Bus.scala 47:19]
    node _T_2 = leq(io_cpuAddress, UInt<16>("hdfff")) @[Bus.scala 49:19]
    node _T_3 = and(_T_1, _T_2) @[Bus.scala 48:32]
    node _wramReadAddr_T = sub(io_cpuAddress, UInt<16>("hc000")) @[Bus.scala 52:35]
    node _wramReadAddr_T_1 = tail(_wramReadAddr_T, 1) @[Bus.scala 52:35]
    node _GEN_0 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[Bus.scala 45:14 49:33 51:18]
    node _GEN_1 = mux(_T_3, _wramReadAddr_T_1, wramReadAddr) @[Bus.scala 49:33 52:18 43:25]
    node _GEN_2 = validif(wramReadEn, wramReadAddr) @[Bus.scala 55:{26,26}]
    node _wramOut_WIRE = _GEN_2 @[Bus.scala 55:26]
    node _wramOut_T = or(_wramOut_WIRE, UInt<13>("h0")) @[Bus.scala 55:26]
    node _wramOut_T_1 = bits(_wramOut_T, 12, 0) @[Bus.scala 55:26]
    node _GEN_3 = mux(wramReadEn, UInt<1>("h1"), UInt<1>("h0")) @[Bus.scala 30:25 55:{26,26}]
    node _GEN_4 = validif(wramReadEn, _wramOut_T_1) @[Bus.scala 55:{26,26}]
    node _GEN_5 = validif(wramReadEn, clock) @[Bus.scala 55:{26,26}]
    node _T_4 = lt(io_cpuAddress, UInt<16>("h8000")) @[Bus.scala 65:24]
    node _rdata_T = bits(io_cpuAddress, 14, 0) @[Bus.scala 66:19]
    node _T_5 = geq(io_cpuAddress, UInt<16>("hc000")) @[Bus.scala 69:30]
    node _T_6 = leq(io_cpuAddress, UInt<16>("hdfff")) @[Bus.scala 69:60]
    node _T_7 = and(_T_5, _T_6) @[Bus.scala 69:43]
    node _T_8 = geq(io_cpuAddress, UInt<16>("hff80")) @[Bus.scala 73:30]
    node _T_9 = leq(io_cpuAddress, UInt<16>("hfffe")) @[Bus.scala 73:60]
    node _T_10 = and(_T_8, _T_9) @[Bus.scala 73:43]
    node _rdata_T_1 = sub(io_cpuAddress, UInt<16>("hff80")) @[Bus.scala 74:35]
    node _rdata_T_2 = tail(_rdata_T_1, 1) @[Bus.scala 74:35]
    node _rdata_T_3 = bits(_rdata_T_2, 6, 0)
    node _GEN_6 = validif(eq(UInt<1>("h0"), _rdata_T_3), hram_0) @[Bus.scala 74:{13,13}]
    node _GEN_7 = mux(eq(UInt<1>("h1"), _rdata_T_3), hram_1, _GEN_6) @[Bus.scala 74:{13,13}]
    node _GEN_8 = mux(eq(UInt<2>("h2"), _rdata_T_3), hram_2, _GEN_7) @[Bus.scala 74:{13,13}]
    node _GEN_9 = mux(eq(UInt<2>("h3"), _rdata_T_3), hram_3, _GEN_8) @[Bus.scala 74:{13,13}]
    node _GEN_10 = mux(eq(UInt<3>("h4"), _rdata_T_3), hram_4, _GEN_9) @[Bus.scala 74:{13,13}]
    node _GEN_11 = mux(eq(UInt<3>("h5"), _rdata_T_3), hram_5, _GEN_10) @[Bus.scala 74:{13,13}]
    node _GEN_12 = mux(eq(UInt<3>("h6"), _rdata_T_3), hram_6, _GEN_11) @[Bus.scala 74:{13,13}]
    node _GEN_13 = mux(eq(UInt<3>("h7"), _rdata_T_3), hram_7, _GEN_12) @[Bus.scala 74:{13,13}]
    node _GEN_14 = mux(eq(UInt<4>("h8"), _rdata_T_3), hram_8, _GEN_13) @[Bus.scala 74:{13,13}]
    node _GEN_15 = mux(eq(UInt<4>("h9"), _rdata_T_3), hram_9, _GEN_14) @[Bus.scala 74:{13,13}]
    node _GEN_16 = mux(eq(UInt<4>("ha"), _rdata_T_3), hram_10, _GEN_15) @[Bus.scala 74:{13,13}]
    node _GEN_17 = mux(eq(UInt<4>("hb"), _rdata_T_3), hram_11, _GEN_16) @[Bus.scala 74:{13,13}]
    node _GEN_18 = mux(eq(UInt<4>("hc"), _rdata_T_3), hram_12, _GEN_17) @[Bus.scala 74:{13,13}]
    node _GEN_19 = mux(eq(UInt<4>("hd"), _rdata_T_3), hram_13, _GEN_18) @[Bus.scala 74:{13,13}]
    node _GEN_20 = mux(eq(UInt<4>("he"), _rdata_T_3), hram_14, _GEN_19) @[Bus.scala 74:{13,13}]
    node _GEN_21 = mux(eq(UInt<4>("hf"), _rdata_T_3), hram_15, _GEN_20) @[Bus.scala 74:{13,13}]
    node _GEN_22 = mux(eq(UInt<5>("h10"), _rdata_T_3), hram_16, _GEN_21) @[Bus.scala 74:{13,13}]
    node _GEN_23 = mux(eq(UInt<5>("h11"), _rdata_T_3), hram_17, _GEN_22) @[Bus.scala 74:{13,13}]
    node _GEN_24 = mux(eq(UInt<5>("h12"), _rdata_T_3), hram_18, _GEN_23) @[Bus.scala 74:{13,13}]
    node _GEN_25 = mux(eq(UInt<5>("h13"), _rdata_T_3), hram_19, _GEN_24) @[Bus.scala 74:{13,13}]
    node _GEN_26 = mux(eq(UInt<5>("h14"), _rdata_T_3), hram_20, _GEN_25) @[Bus.scala 74:{13,13}]
    node _GEN_27 = mux(eq(UInt<5>("h15"), _rdata_T_3), hram_21, _GEN_26) @[Bus.scala 74:{13,13}]
    node _GEN_28 = mux(eq(UInt<5>("h16"), _rdata_T_3), hram_22, _GEN_27) @[Bus.scala 74:{13,13}]
    node _GEN_29 = mux(eq(UInt<5>("h17"), _rdata_T_3), hram_23, _GEN_28) @[Bus.scala 74:{13,13}]
    node _GEN_30 = mux(eq(UInt<5>("h18"), _rdata_T_3), hram_24, _GEN_29) @[Bus.scala 74:{13,13}]
    node _GEN_31 = mux(eq(UInt<5>("h19"), _rdata_T_3), hram_25, _GEN_30) @[Bus.scala 74:{13,13}]
    node _GEN_32 = mux(eq(UInt<5>("h1a"), _rdata_T_3), hram_26, _GEN_31) @[Bus.scala 74:{13,13}]
    node _GEN_33 = mux(eq(UInt<5>("h1b"), _rdata_T_3), hram_27, _GEN_32) @[Bus.scala 74:{13,13}]
    node _GEN_34 = mux(eq(UInt<5>("h1c"), _rdata_T_3), hram_28, _GEN_33) @[Bus.scala 74:{13,13}]
    node _GEN_35 = mux(eq(UInt<5>("h1d"), _rdata_T_3), hram_29, _GEN_34) @[Bus.scala 74:{13,13}]
    node _GEN_36 = mux(eq(UInt<5>("h1e"), _rdata_T_3), hram_30, _GEN_35) @[Bus.scala 74:{13,13}]
    node _GEN_37 = mux(eq(UInt<5>("h1f"), _rdata_T_3), hram_31, _GEN_36) @[Bus.scala 74:{13,13}]
    node _GEN_38 = mux(eq(UInt<6>("h20"), _rdata_T_3), hram_32, _GEN_37) @[Bus.scala 74:{13,13}]
    node _GEN_39 = mux(eq(UInt<6>("h21"), _rdata_T_3), hram_33, _GEN_38) @[Bus.scala 74:{13,13}]
    node _GEN_40 = mux(eq(UInt<6>("h22"), _rdata_T_3), hram_34, _GEN_39) @[Bus.scala 74:{13,13}]
    node _GEN_41 = mux(eq(UInt<6>("h23"), _rdata_T_3), hram_35, _GEN_40) @[Bus.scala 74:{13,13}]
    node _GEN_42 = mux(eq(UInt<6>("h24"), _rdata_T_3), hram_36, _GEN_41) @[Bus.scala 74:{13,13}]
    node _GEN_43 = mux(eq(UInt<6>("h25"), _rdata_T_3), hram_37, _GEN_42) @[Bus.scala 74:{13,13}]
    node _GEN_44 = mux(eq(UInt<6>("h26"), _rdata_T_3), hram_38, _GEN_43) @[Bus.scala 74:{13,13}]
    node _GEN_45 = mux(eq(UInt<6>("h27"), _rdata_T_3), hram_39, _GEN_44) @[Bus.scala 74:{13,13}]
    node _GEN_46 = mux(eq(UInt<6>("h28"), _rdata_T_3), hram_40, _GEN_45) @[Bus.scala 74:{13,13}]
    node _GEN_47 = mux(eq(UInt<6>("h29"), _rdata_T_3), hram_41, _GEN_46) @[Bus.scala 74:{13,13}]
    node _GEN_48 = mux(eq(UInt<6>("h2a"), _rdata_T_3), hram_42, _GEN_47) @[Bus.scala 74:{13,13}]
    node _GEN_49 = mux(eq(UInt<6>("h2b"), _rdata_T_3), hram_43, _GEN_48) @[Bus.scala 74:{13,13}]
    node _GEN_50 = mux(eq(UInt<6>("h2c"), _rdata_T_3), hram_44, _GEN_49) @[Bus.scala 74:{13,13}]
    node _GEN_51 = mux(eq(UInt<6>("h2d"), _rdata_T_3), hram_45, _GEN_50) @[Bus.scala 74:{13,13}]
    node _GEN_52 = mux(eq(UInt<6>("h2e"), _rdata_T_3), hram_46, _GEN_51) @[Bus.scala 74:{13,13}]
    node _GEN_53 = mux(eq(UInt<6>("h2f"), _rdata_T_3), hram_47, _GEN_52) @[Bus.scala 74:{13,13}]
    node _GEN_54 = mux(eq(UInt<6>("h30"), _rdata_T_3), hram_48, _GEN_53) @[Bus.scala 74:{13,13}]
    node _GEN_55 = mux(eq(UInt<6>("h31"), _rdata_T_3), hram_49, _GEN_54) @[Bus.scala 74:{13,13}]
    node _GEN_56 = mux(eq(UInt<6>("h32"), _rdata_T_3), hram_50, _GEN_55) @[Bus.scala 74:{13,13}]
    node _GEN_57 = mux(eq(UInt<6>("h33"), _rdata_T_3), hram_51, _GEN_56) @[Bus.scala 74:{13,13}]
    node _GEN_58 = mux(eq(UInt<6>("h34"), _rdata_T_3), hram_52, _GEN_57) @[Bus.scala 74:{13,13}]
    node _GEN_59 = mux(eq(UInt<6>("h35"), _rdata_T_3), hram_53, _GEN_58) @[Bus.scala 74:{13,13}]
    node _GEN_60 = mux(eq(UInt<6>("h36"), _rdata_T_3), hram_54, _GEN_59) @[Bus.scala 74:{13,13}]
    node _GEN_61 = mux(eq(UInt<6>("h37"), _rdata_T_3), hram_55, _GEN_60) @[Bus.scala 74:{13,13}]
    node _GEN_62 = mux(eq(UInt<6>("h38"), _rdata_T_3), hram_56, _GEN_61) @[Bus.scala 74:{13,13}]
    node _GEN_63 = mux(eq(UInt<6>("h39"), _rdata_T_3), hram_57, _GEN_62) @[Bus.scala 74:{13,13}]
    node _GEN_64 = mux(eq(UInt<6>("h3a"), _rdata_T_3), hram_58, _GEN_63) @[Bus.scala 74:{13,13}]
    node _GEN_65 = mux(eq(UInt<6>("h3b"), _rdata_T_3), hram_59, _GEN_64) @[Bus.scala 74:{13,13}]
    node _GEN_66 = mux(eq(UInt<6>("h3c"), _rdata_T_3), hram_60, _GEN_65) @[Bus.scala 74:{13,13}]
    node _GEN_67 = mux(eq(UInt<6>("h3d"), _rdata_T_3), hram_61, _GEN_66) @[Bus.scala 74:{13,13}]
    node _GEN_68 = mux(eq(UInt<6>("h3e"), _rdata_T_3), hram_62, _GEN_67) @[Bus.scala 74:{13,13}]
    node _GEN_69 = mux(eq(UInt<6>("h3f"), _rdata_T_3), hram_63, _GEN_68) @[Bus.scala 74:{13,13}]
    node _GEN_70 = mux(eq(UInt<7>("h40"), _rdata_T_3), hram_64, _GEN_69) @[Bus.scala 74:{13,13}]
    node _GEN_71 = mux(eq(UInt<7>("h41"), _rdata_T_3), hram_65, _GEN_70) @[Bus.scala 74:{13,13}]
    node _GEN_72 = mux(eq(UInt<7>("h42"), _rdata_T_3), hram_66, _GEN_71) @[Bus.scala 74:{13,13}]
    node _GEN_73 = mux(eq(UInt<7>("h43"), _rdata_T_3), hram_67, _GEN_72) @[Bus.scala 74:{13,13}]
    node _GEN_74 = mux(eq(UInt<7>("h44"), _rdata_T_3), hram_68, _GEN_73) @[Bus.scala 74:{13,13}]
    node _GEN_75 = mux(eq(UInt<7>("h45"), _rdata_T_3), hram_69, _GEN_74) @[Bus.scala 74:{13,13}]
    node _GEN_76 = mux(eq(UInt<7>("h46"), _rdata_T_3), hram_70, _GEN_75) @[Bus.scala 74:{13,13}]
    node _GEN_77 = mux(eq(UInt<7>("h47"), _rdata_T_3), hram_71, _GEN_76) @[Bus.scala 74:{13,13}]
    node _GEN_78 = mux(eq(UInt<7>("h48"), _rdata_T_3), hram_72, _GEN_77) @[Bus.scala 74:{13,13}]
    node _GEN_79 = mux(eq(UInt<7>("h49"), _rdata_T_3), hram_73, _GEN_78) @[Bus.scala 74:{13,13}]
    node _GEN_80 = mux(eq(UInt<7>("h4a"), _rdata_T_3), hram_74, _GEN_79) @[Bus.scala 74:{13,13}]
    node _GEN_81 = mux(eq(UInt<7>("h4b"), _rdata_T_3), hram_75, _GEN_80) @[Bus.scala 74:{13,13}]
    node _GEN_82 = mux(eq(UInt<7>("h4c"), _rdata_T_3), hram_76, _GEN_81) @[Bus.scala 74:{13,13}]
    node _GEN_83 = mux(eq(UInt<7>("h4d"), _rdata_T_3), hram_77, _GEN_82) @[Bus.scala 74:{13,13}]
    node _GEN_84 = mux(eq(UInt<7>("h4e"), _rdata_T_3), hram_78, _GEN_83) @[Bus.scala 74:{13,13}]
    node _GEN_85 = mux(eq(UInt<7>("h4f"), _rdata_T_3), hram_79, _GEN_84) @[Bus.scala 74:{13,13}]
    node _GEN_86 = mux(eq(UInt<7>("h50"), _rdata_T_3), hram_80, _GEN_85) @[Bus.scala 74:{13,13}]
    node _GEN_87 = mux(eq(UInt<7>("h51"), _rdata_T_3), hram_81, _GEN_86) @[Bus.scala 74:{13,13}]
    node _GEN_88 = mux(eq(UInt<7>("h52"), _rdata_T_3), hram_82, _GEN_87) @[Bus.scala 74:{13,13}]
    node _GEN_89 = mux(eq(UInt<7>("h53"), _rdata_T_3), hram_83, _GEN_88) @[Bus.scala 74:{13,13}]
    node _GEN_90 = mux(eq(UInt<7>("h54"), _rdata_T_3), hram_84, _GEN_89) @[Bus.scala 74:{13,13}]
    node _GEN_91 = mux(eq(UInt<7>("h55"), _rdata_T_3), hram_85, _GEN_90) @[Bus.scala 74:{13,13}]
    node _GEN_92 = mux(eq(UInt<7>("h56"), _rdata_T_3), hram_86, _GEN_91) @[Bus.scala 74:{13,13}]
    node _GEN_93 = mux(eq(UInt<7>("h57"), _rdata_T_3), hram_87, _GEN_92) @[Bus.scala 74:{13,13}]
    node _GEN_94 = mux(eq(UInt<7>("h58"), _rdata_T_3), hram_88, _GEN_93) @[Bus.scala 74:{13,13}]
    node _GEN_95 = mux(eq(UInt<7>("h59"), _rdata_T_3), hram_89, _GEN_94) @[Bus.scala 74:{13,13}]
    node _GEN_96 = mux(eq(UInt<7>("h5a"), _rdata_T_3), hram_90, _GEN_95) @[Bus.scala 74:{13,13}]
    node _GEN_97 = mux(eq(UInt<7>("h5b"), _rdata_T_3), hram_91, _GEN_96) @[Bus.scala 74:{13,13}]
    node _GEN_98 = mux(eq(UInt<7>("h5c"), _rdata_T_3), hram_92, _GEN_97) @[Bus.scala 74:{13,13}]
    node _GEN_99 = mux(eq(UInt<7>("h5d"), _rdata_T_3), hram_93, _GEN_98) @[Bus.scala 74:{13,13}]
    node _GEN_100 = mux(eq(UInt<7>("h5e"), _rdata_T_3), hram_94, _GEN_99) @[Bus.scala 74:{13,13}]
    node _GEN_101 = mux(eq(UInt<7>("h5f"), _rdata_T_3), hram_95, _GEN_100) @[Bus.scala 74:{13,13}]
    node _GEN_102 = mux(eq(UInt<7>("h60"), _rdata_T_3), hram_96, _GEN_101) @[Bus.scala 74:{13,13}]
    node _GEN_103 = mux(eq(UInt<7>("h61"), _rdata_T_3), hram_97, _GEN_102) @[Bus.scala 74:{13,13}]
    node _GEN_104 = mux(eq(UInt<7>("h62"), _rdata_T_3), hram_98, _GEN_103) @[Bus.scala 74:{13,13}]
    node _GEN_105 = mux(eq(UInt<7>("h63"), _rdata_T_3), hram_99, _GEN_104) @[Bus.scala 74:{13,13}]
    node _GEN_106 = mux(eq(UInt<7>("h64"), _rdata_T_3), hram_100, _GEN_105) @[Bus.scala 74:{13,13}]
    node _GEN_107 = mux(eq(UInt<7>("h65"), _rdata_T_3), hram_101, _GEN_106) @[Bus.scala 74:{13,13}]
    node _GEN_108 = mux(eq(UInt<7>("h66"), _rdata_T_3), hram_102, _GEN_107) @[Bus.scala 74:{13,13}]
    node _GEN_109 = mux(eq(UInt<7>("h67"), _rdata_T_3), hram_103, _GEN_108) @[Bus.scala 74:{13,13}]
    node _GEN_110 = mux(eq(UInt<7>("h68"), _rdata_T_3), hram_104, _GEN_109) @[Bus.scala 74:{13,13}]
    node _GEN_111 = mux(eq(UInt<7>("h69"), _rdata_T_3), hram_105, _GEN_110) @[Bus.scala 74:{13,13}]
    node _GEN_112 = mux(eq(UInt<7>("h6a"), _rdata_T_3), hram_106, _GEN_111) @[Bus.scala 74:{13,13}]
    node _GEN_113 = mux(eq(UInt<7>("h6b"), _rdata_T_3), hram_107, _GEN_112) @[Bus.scala 74:{13,13}]
    node _GEN_114 = mux(eq(UInt<7>("h6c"), _rdata_T_3), hram_108, _GEN_113) @[Bus.scala 74:{13,13}]
    node _GEN_115 = mux(eq(UInt<7>("h6d"), _rdata_T_3), hram_109, _GEN_114) @[Bus.scala 74:{13,13}]
    node _GEN_116 = mux(eq(UInt<7>("h6e"), _rdata_T_3), hram_110, _GEN_115) @[Bus.scala 74:{13,13}]
    node _GEN_117 = mux(eq(UInt<7>("h6f"), _rdata_T_3), hram_111, _GEN_116) @[Bus.scala 74:{13,13}]
    node _GEN_118 = mux(eq(UInt<7>("h70"), _rdata_T_3), hram_112, _GEN_117) @[Bus.scala 74:{13,13}]
    node _GEN_119 = mux(eq(UInt<7>("h71"), _rdata_T_3), hram_113, _GEN_118) @[Bus.scala 74:{13,13}]
    node _GEN_120 = mux(eq(UInt<7>("h72"), _rdata_T_3), hram_114, _GEN_119) @[Bus.scala 74:{13,13}]
    node _GEN_121 = mux(eq(UInt<7>("h73"), _rdata_T_3), hram_115, _GEN_120) @[Bus.scala 74:{13,13}]
    node _GEN_122 = mux(eq(UInt<7>("h74"), _rdata_T_3), hram_116, _GEN_121) @[Bus.scala 74:{13,13}]
    node _GEN_123 = mux(eq(UInt<7>("h75"), _rdata_T_3), hram_117, _GEN_122) @[Bus.scala 74:{13,13}]
    node _GEN_124 = mux(eq(UInt<7>("h76"), _rdata_T_3), hram_118, _GEN_123) @[Bus.scala 74:{13,13}]
    node _GEN_125 = mux(eq(UInt<7>("h77"), _rdata_T_3), hram_119, _GEN_124) @[Bus.scala 74:{13,13}]
    node _GEN_126 = mux(eq(UInt<7>("h78"), _rdata_T_3), hram_120, _GEN_125) @[Bus.scala 74:{13,13}]
    node _GEN_127 = mux(eq(UInt<7>("h79"), _rdata_T_3), hram_121, _GEN_126) @[Bus.scala 74:{13,13}]
    node _GEN_128 = mux(eq(UInt<7>("h7a"), _rdata_T_3), hram_122, _GEN_127) @[Bus.scala 74:{13,13}]
    node _GEN_129 = mux(eq(UInt<7>("h7b"), _rdata_T_3), hram_123, _GEN_128) @[Bus.scala 74:{13,13}]
    node _GEN_130 = mux(eq(UInt<7>("h7c"), _rdata_T_3), hram_124, _GEN_129) @[Bus.scala 74:{13,13}]
    node _GEN_131 = mux(eq(UInt<7>("h7d"), _rdata_T_3), hram_125, _GEN_130) @[Bus.scala 74:{13,13}]
    node _GEN_132 = mux(eq(UInt<7>("h7e"), _rdata_T_3), hram_126, _GEN_131) @[Bus.scala 74:{13,13}]
    node _T_11 = eq(io_cpuAddress, UInt<16>("hffff")) @[Bus.scala 77:30]
    node _T_12 = eq(io_cpuAddress, UInt<16>("hff0f")) @[Bus.scala 79:30]
    node _GEN_133 = mux(_T_12, regIF, UInt<8>("h0")) @[Bus.scala 79:45 80:13 60:26]
    node _GEN_134 = mux(_T_11, regIE, _GEN_133) @[Bus.scala 77:45 78:13]
    node _hram_rdata_T_3 = _GEN_132 @[Bus.scala 74:13]
    node _GEN_135 = mux(_T_10, _hram_rdata_T_3, _GEN_134) @[Bus.scala 73:74 74:13]
    node _GEN_136 = mux(_T_7, wram.wramOut.data, _GEN_135) @[Bus.scala 69:74 70:13]
    node _GEN_137 = validif(_T_4, _rdata_T) @[Bus.scala 65:37 66:19]
    node _GEN_138 = validif(_T_4, clock) @[Bus.scala 65:37 66:19]
    node _GEN_139 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[Bus.scala 24:16 65:37 66:19]
    node _GEN_140 = mux(_T_4, rom.rdata_MPORT.data, _GEN_136) @[Bus.scala 65:37 66:13]
    node _GEN_141 = validif(io_cpuRead, _GEN_137) @[Bus.scala 62:20]
    node _GEN_142 = validif(io_cpuRead, _GEN_138) @[Bus.scala 62:20]
    node _GEN_143 = mux(io_cpuRead, _GEN_139, UInt<1>("h0")) @[Bus.scala 24:16 62:20]
    node _GEN_144 = mux(io_cpuRead, _GEN_140, UInt<8>("h0")) @[Bus.scala 62:20 60:26]
    node _T_13 = geq(io_cpuAddress, UInt<16>("hc000")) @[Bus.scala 91:24]
    node _T_14 = leq(io_cpuAddress, UInt<16>("hdfff")) @[Bus.scala 91:54]
    node _T_15 = and(_T_13, _T_14) @[Bus.scala 91:37]
    node _T_16 = sub(io_cpuAddress, UInt<16>("hc000")) @[Bus.scala 92:32]
    node _T_17 = tail(_T_16, 1) @[Bus.scala 92:32]
    node _T_18 = bits(_T_17, 12, 0)
    node _T_19 = geq(io_cpuAddress, UInt<16>("hff80")) @[Bus.scala 94:30]
    node _T_20 = leq(io_cpuAddress, UInt<16>("hfffe")) @[Bus.scala 94:60]
    node _T_21 = and(_T_19, _T_20) @[Bus.scala 94:43]
    node _T_22 = sub(io_cpuAddress, UInt<16>("hff80")) @[Bus.scala 95:26]
    node _T_23 = tail(_T_22, 1) @[Bus.scala 95:26]
    node _T_24 = bits(_T_23, 6, 0)
    node _hram_T_24 = io_cpuWriteData @[Bus.scala 95:{39,39}]
    node _GEN_145 = mux(eq(UInt<1>("h0"), _T_24), _hram_T_24, hram_0) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_146 = mux(eq(UInt<1>("h1"), _T_24), _hram_T_24, hram_1) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_147 = mux(eq(UInt<2>("h2"), _T_24), _hram_T_24, hram_2) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_148 = mux(eq(UInt<2>("h3"), _T_24), _hram_T_24, hram_3) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_149 = mux(eq(UInt<3>("h4"), _T_24), _hram_T_24, hram_4) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_150 = mux(eq(UInt<3>("h5"), _T_24), _hram_T_24, hram_5) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_151 = mux(eq(UInt<3>("h6"), _T_24), _hram_T_24, hram_6) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_152 = mux(eq(UInt<3>("h7"), _T_24), _hram_T_24, hram_7) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_153 = mux(eq(UInt<4>("h8"), _T_24), _hram_T_24, hram_8) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_154 = mux(eq(UInt<4>("h9"), _T_24), _hram_T_24, hram_9) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_155 = mux(eq(UInt<4>("ha"), _T_24), _hram_T_24, hram_10) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_156 = mux(eq(UInt<4>("hb"), _T_24), _hram_T_24, hram_11) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_157 = mux(eq(UInt<4>("hc"), _T_24), _hram_T_24, hram_12) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_158 = mux(eq(UInt<4>("hd"), _T_24), _hram_T_24, hram_13) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_159 = mux(eq(UInt<4>("he"), _T_24), _hram_T_24, hram_14) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_160 = mux(eq(UInt<4>("hf"), _T_24), _hram_T_24, hram_15) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_161 = mux(eq(UInt<5>("h10"), _T_24), _hram_T_24, hram_16) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_162 = mux(eq(UInt<5>("h11"), _T_24), _hram_T_24, hram_17) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_163 = mux(eq(UInt<5>("h12"), _T_24), _hram_T_24, hram_18) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_164 = mux(eq(UInt<5>("h13"), _T_24), _hram_T_24, hram_19) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_165 = mux(eq(UInt<5>("h14"), _T_24), _hram_T_24, hram_20) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_166 = mux(eq(UInt<5>("h15"), _T_24), _hram_T_24, hram_21) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_167 = mux(eq(UInt<5>("h16"), _T_24), _hram_T_24, hram_22) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_168 = mux(eq(UInt<5>("h17"), _T_24), _hram_T_24, hram_23) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_169 = mux(eq(UInt<5>("h18"), _T_24), _hram_T_24, hram_24) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_170 = mux(eq(UInt<5>("h19"), _T_24), _hram_T_24, hram_25) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_171 = mux(eq(UInt<5>("h1a"), _T_24), _hram_T_24, hram_26) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_172 = mux(eq(UInt<5>("h1b"), _T_24), _hram_T_24, hram_27) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_173 = mux(eq(UInt<5>("h1c"), _T_24), _hram_T_24, hram_28) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_174 = mux(eq(UInt<5>("h1d"), _T_24), _hram_T_24, hram_29) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_175 = mux(eq(UInt<5>("h1e"), _T_24), _hram_T_24, hram_30) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_176 = mux(eq(UInt<5>("h1f"), _T_24), _hram_T_24, hram_31) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_177 = mux(eq(UInt<6>("h20"), _T_24), _hram_T_24, hram_32) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_178 = mux(eq(UInt<6>("h21"), _T_24), _hram_T_24, hram_33) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_179 = mux(eq(UInt<6>("h22"), _T_24), _hram_T_24, hram_34) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_180 = mux(eq(UInt<6>("h23"), _T_24), _hram_T_24, hram_35) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_181 = mux(eq(UInt<6>("h24"), _T_24), _hram_T_24, hram_36) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_182 = mux(eq(UInt<6>("h25"), _T_24), _hram_T_24, hram_37) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_183 = mux(eq(UInt<6>("h26"), _T_24), _hram_T_24, hram_38) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_184 = mux(eq(UInt<6>("h27"), _T_24), _hram_T_24, hram_39) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_185 = mux(eq(UInt<6>("h28"), _T_24), _hram_T_24, hram_40) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_186 = mux(eq(UInt<6>("h29"), _T_24), _hram_T_24, hram_41) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_187 = mux(eq(UInt<6>("h2a"), _T_24), _hram_T_24, hram_42) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_188 = mux(eq(UInt<6>("h2b"), _T_24), _hram_T_24, hram_43) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_189 = mux(eq(UInt<6>("h2c"), _T_24), _hram_T_24, hram_44) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_190 = mux(eq(UInt<6>("h2d"), _T_24), _hram_T_24, hram_45) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_191 = mux(eq(UInt<6>("h2e"), _T_24), _hram_T_24, hram_46) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_192 = mux(eq(UInt<6>("h2f"), _T_24), _hram_T_24, hram_47) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_193 = mux(eq(UInt<6>("h30"), _T_24), _hram_T_24, hram_48) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_194 = mux(eq(UInt<6>("h31"), _T_24), _hram_T_24, hram_49) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_195 = mux(eq(UInt<6>("h32"), _T_24), _hram_T_24, hram_50) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_196 = mux(eq(UInt<6>("h33"), _T_24), _hram_T_24, hram_51) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_197 = mux(eq(UInt<6>("h34"), _T_24), _hram_T_24, hram_52) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_198 = mux(eq(UInt<6>("h35"), _T_24), _hram_T_24, hram_53) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_199 = mux(eq(UInt<6>("h36"), _T_24), _hram_T_24, hram_54) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_200 = mux(eq(UInt<6>("h37"), _T_24), _hram_T_24, hram_55) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_201 = mux(eq(UInt<6>("h38"), _T_24), _hram_T_24, hram_56) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_202 = mux(eq(UInt<6>("h39"), _T_24), _hram_T_24, hram_57) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_203 = mux(eq(UInt<6>("h3a"), _T_24), _hram_T_24, hram_58) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_204 = mux(eq(UInt<6>("h3b"), _T_24), _hram_T_24, hram_59) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_205 = mux(eq(UInt<6>("h3c"), _T_24), _hram_T_24, hram_60) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_206 = mux(eq(UInt<6>("h3d"), _T_24), _hram_T_24, hram_61) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_207 = mux(eq(UInt<6>("h3e"), _T_24), _hram_T_24, hram_62) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_208 = mux(eq(UInt<6>("h3f"), _T_24), _hram_T_24, hram_63) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_209 = mux(eq(UInt<7>("h40"), _T_24), _hram_T_24, hram_64) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_210 = mux(eq(UInt<7>("h41"), _T_24), _hram_T_24, hram_65) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_211 = mux(eq(UInt<7>("h42"), _T_24), _hram_T_24, hram_66) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_212 = mux(eq(UInt<7>("h43"), _T_24), _hram_T_24, hram_67) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_213 = mux(eq(UInt<7>("h44"), _T_24), _hram_T_24, hram_68) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_214 = mux(eq(UInt<7>("h45"), _T_24), _hram_T_24, hram_69) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_215 = mux(eq(UInt<7>("h46"), _T_24), _hram_T_24, hram_70) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_216 = mux(eq(UInt<7>("h47"), _T_24), _hram_T_24, hram_71) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_217 = mux(eq(UInt<7>("h48"), _T_24), _hram_T_24, hram_72) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_218 = mux(eq(UInt<7>("h49"), _T_24), _hram_T_24, hram_73) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_219 = mux(eq(UInt<7>("h4a"), _T_24), _hram_T_24, hram_74) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_220 = mux(eq(UInt<7>("h4b"), _T_24), _hram_T_24, hram_75) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_221 = mux(eq(UInt<7>("h4c"), _T_24), _hram_T_24, hram_76) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_222 = mux(eq(UInt<7>("h4d"), _T_24), _hram_T_24, hram_77) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_223 = mux(eq(UInt<7>("h4e"), _T_24), _hram_T_24, hram_78) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_224 = mux(eq(UInt<7>("h4f"), _T_24), _hram_T_24, hram_79) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_225 = mux(eq(UInt<7>("h50"), _T_24), _hram_T_24, hram_80) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_226 = mux(eq(UInt<7>("h51"), _T_24), _hram_T_24, hram_81) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_227 = mux(eq(UInt<7>("h52"), _T_24), _hram_T_24, hram_82) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_228 = mux(eq(UInt<7>("h53"), _T_24), _hram_T_24, hram_83) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_229 = mux(eq(UInt<7>("h54"), _T_24), _hram_T_24, hram_84) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_230 = mux(eq(UInt<7>("h55"), _T_24), _hram_T_24, hram_85) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_231 = mux(eq(UInt<7>("h56"), _T_24), _hram_T_24, hram_86) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_232 = mux(eq(UInt<7>("h57"), _T_24), _hram_T_24, hram_87) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_233 = mux(eq(UInt<7>("h58"), _T_24), _hram_T_24, hram_88) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_234 = mux(eq(UInt<7>("h59"), _T_24), _hram_T_24, hram_89) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_235 = mux(eq(UInt<7>("h5a"), _T_24), _hram_T_24, hram_90) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_236 = mux(eq(UInt<7>("h5b"), _T_24), _hram_T_24, hram_91) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_237 = mux(eq(UInt<7>("h5c"), _T_24), _hram_T_24, hram_92) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_238 = mux(eq(UInt<7>("h5d"), _T_24), _hram_T_24, hram_93) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_239 = mux(eq(UInt<7>("h5e"), _T_24), _hram_T_24, hram_94) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_240 = mux(eq(UInt<7>("h5f"), _T_24), _hram_T_24, hram_95) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_241 = mux(eq(UInt<7>("h60"), _T_24), _hram_T_24, hram_96) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_242 = mux(eq(UInt<7>("h61"), _T_24), _hram_T_24, hram_97) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_243 = mux(eq(UInt<7>("h62"), _T_24), _hram_T_24, hram_98) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_244 = mux(eq(UInt<7>("h63"), _T_24), _hram_T_24, hram_99) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_245 = mux(eq(UInt<7>("h64"), _T_24), _hram_T_24, hram_100) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_246 = mux(eq(UInt<7>("h65"), _T_24), _hram_T_24, hram_101) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_247 = mux(eq(UInt<7>("h66"), _T_24), _hram_T_24, hram_102) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_248 = mux(eq(UInt<7>("h67"), _T_24), _hram_T_24, hram_103) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_249 = mux(eq(UInt<7>("h68"), _T_24), _hram_T_24, hram_104) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_250 = mux(eq(UInt<7>("h69"), _T_24), _hram_T_24, hram_105) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_251 = mux(eq(UInt<7>("h6a"), _T_24), _hram_T_24, hram_106) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_252 = mux(eq(UInt<7>("h6b"), _T_24), _hram_T_24, hram_107) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_253 = mux(eq(UInt<7>("h6c"), _T_24), _hram_T_24, hram_108) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_254 = mux(eq(UInt<7>("h6d"), _T_24), _hram_T_24, hram_109) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_255 = mux(eq(UInt<7>("h6e"), _T_24), _hram_T_24, hram_110) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_256 = mux(eq(UInt<7>("h6f"), _T_24), _hram_T_24, hram_111) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_257 = mux(eq(UInt<7>("h70"), _T_24), _hram_T_24, hram_112) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_258 = mux(eq(UInt<7>("h71"), _T_24), _hram_T_24, hram_113) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_259 = mux(eq(UInt<7>("h72"), _T_24), _hram_T_24, hram_114) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_260 = mux(eq(UInt<7>("h73"), _T_24), _hram_T_24, hram_115) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_261 = mux(eq(UInt<7>("h74"), _T_24), _hram_T_24, hram_116) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_262 = mux(eq(UInt<7>("h75"), _T_24), _hram_T_24, hram_117) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_263 = mux(eq(UInt<7>("h76"), _T_24), _hram_T_24, hram_118) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_264 = mux(eq(UInt<7>("h77"), _T_24), _hram_T_24, hram_119) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_265 = mux(eq(UInt<7>("h78"), _T_24), _hram_T_24, hram_120) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_266 = mux(eq(UInt<7>("h79"), _T_24), _hram_T_24, hram_121) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_267 = mux(eq(UInt<7>("h7a"), _T_24), _hram_T_24, hram_122) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_268 = mux(eq(UInt<7>("h7b"), _T_24), _hram_T_24, hram_123) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_269 = mux(eq(UInt<7>("h7c"), _T_24), _hram_T_24, hram_124) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_270 = mux(eq(UInt<7>("h7d"), _T_24), _hram_T_24, hram_125) @[Bus.scala 31:21 95:{39,39}]
    node _GEN_271 = mux(eq(UInt<7>("h7e"), _T_24), _hram_T_24, hram_126) @[Bus.scala 31:21 95:{39,39}]
    node _T_25 = eq(io_cpuAddress, UInt<16>("hffff")) @[Bus.scala 97:30]
    node _T_26 = eq(io_cpuAddress, UInt<16>("hff0f")) @[Bus.scala 100:30]
    node _GEN_272 = mux(_T_26, io_cpuWriteData, regIF) @[Bus.scala 100:45 101:13 37:22]
    node _GEN_273 = mux(_T_25, io_cpuWriteData, regIE) @[Bus.scala 97:45 98:13 36:22]
    node _GEN_274 = mux(_T_25, regIF, _GEN_272) @[Bus.scala 37:22 97:45]
    node _GEN_275 = mux(_T_21, _GEN_145, hram_0) @[Bus.scala 31:21 94:74]
    node _GEN_276 = mux(_T_21, _GEN_146, hram_1) @[Bus.scala 31:21 94:74]
    node _GEN_277 = mux(_T_21, _GEN_147, hram_2) @[Bus.scala 31:21 94:74]
    node _GEN_278 = mux(_T_21, _GEN_148, hram_3) @[Bus.scala 31:21 94:74]
    node _GEN_279 = mux(_T_21, _GEN_149, hram_4) @[Bus.scala 31:21 94:74]
    node _GEN_280 = mux(_T_21, _GEN_150, hram_5) @[Bus.scala 31:21 94:74]
    node _GEN_281 = mux(_T_21, _GEN_151, hram_6) @[Bus.scala 31:21 94:74]
    node _GEN_282 = mux(_T_21, _GEN_152, hram_7) @[Bus.scala 31:21 94:74]
    node _GEN_283 = mux(_T_21, _GEN_153, hram_8) @[Bus.scala 31:21 94:74]
    node _GEN_284 = mux(_T_21, _GEN_154, hram_9) @[Bus.scala 31:21 94:74]
    node _GEN_285 = mux(_T_21, _GEN_155, hram_10) @[Bus.scala 31:21 94:74]
    node _GEN_286 = mux(_T_21, _GEN_156, hram_11) @[Bus.scala 31:21 94:74]
    node _GEN_287 = mux(_T_21, _GEN_157, hram_12) @[Bus.scala 31:21 94:74]
    node _GEN_288 = mux(_T_21, _GEN_158, hram_13) @[Bus.scala 31:21 94:74]
    node _GEN_289 = mux(_T_21, _GEN_159, hram_14) @[Bus.scala 31:21 94:74]
    node _GEN_290 = mux(_T_21, _GEN_160, hram_15) @[Bus.scala 31:21 94:74]
    node _GEN_291 = mux(_T_21, _GEN_161, hram_16) @[Bus.scala 31:21 94:74]
    node _GEN_292 = mux(_T_21, _GEN_162, hram_17) @[Bus.scala 31:21 94:74]
    node _GEN_293 = mux(_T_21, _GEN_163, hram_18) @[Bus.scala 31:21 94:74]
    node _GEN_294 = mux(_T_21, _GEN_164, hram_19) @[Bus.scala 31:21 94:74]
    node _GEN_295 = mux(_T_21, _GEN_165, hram_20) @[Bus.scala 31:21 94:74]
    node _GEN_296 = mux(_T_21, _GEN_166, hram_21) @[Bus.scala 31:21 94:74]
    node _GEN_297 = mux(_T_21, _GEN_167, hram_22) @[Bus.scala 31:21 94:74]
    node _GEN_298 = mux(_T_21, _GEN_168, hram_23) @[Bus.scala 31:21 94:74]
    node _GEN_299 = mux(_T_21, _GEN_169, hram_24) @[Bus.scala 31:21 94:74]
    node _GEN_300 = mux(_T_21, _GEN_170, hram_25) @[Bus.scala 31:21 94:74]
    node _GEN_301 = mux(_T_21, _GEN_171, hram_26) @[Bus.scala 31:21 94:74]
    node _GEN_302 = mux(_T_21, _GEN_172, hram_27) @[Bus.scala 31:21 94:74]
    node _GEN_303 = mux(_T_21, _GEN_173, hram_28) @[Bus.scala 31:21 94:74]
    node _GEN_304 = mux(_T_21, _GEN_174, hram_29) @[Bus.scala 31:21 94:74]
    node _GEN_305 = mux(_T_21, _GEN_175, hram_30) @[Bus.scala 31:21 94:74]
    node _GEN_306 = mux(_T_21, _GEN_176, hram_31) @[Bus.scala 31:21 94:74]
    node _GEN_307 = mux(_T_21, _GEN_177, hram_32) @[Bus.scala 31:21 94:74]
    node _GEN_308 = mux(_T_21, _GEN_178, hram_33) @[Bus.scala 31:21 94:74]
    node _GEN_309 = mux(_T_21, _GEN_179, hram_34) @[Bus.scala 31:21 94:74]
    node _GEN_310 = mux(_T_21, _GEN_180, hram_35) @[Bus.scala 31:21 94:74]
    node _GEN_311 = mux(_T_21, _GEN_181, hram_36) @[Bus.scala 31:21 94:74]
    node _GEN_312 = mux(_T_21, _GEN_182, hram_37) @[Bus.scala 31:21 94:74]
    node _GEN_313 = mux(_T_21, _GEN_183, hram_38) @[Bus.scala 31:21 94:74]
    node _GEN_314 = mux(_T_21, _GEN_184, hram_39) @[Bus.scala 31:21 94:74]
    node _GEN_315 = mux(_T_21, _GEN_185, hram_40) @[Bus.scala 31:21 94:74]
    node _GEN_316 = mux(_T_21, _GEN_186, hram_41) @[Bus.scala 31:21 94:74]
    node _GEN_317 = mux(_T_21, _GEN_187, hram_42) @[Bus.scala 31:21 94:74]
    node _GEN_318 = mux(_T_21, _GEN_188, hram_43) @[Bus.scala 31:21 94:74]
    node _GEN_319 = mux(_T_21, _GEN_189, hram_44) @[Bus.scala 31:21 94:74]
    node _GEN_320 = mux(_T_21, _GEN_190, hram_45) @[Bus.scala 31:21 94:74]
    node _GEN_321 = mux(_T_21, _GEN_191, hram_46) @[Bus.scala 31:21 94:74]
    node _GEN_322 = mux(_T_21, _GEN_192, hram_47) @[Bus.scala 31:21 94:74]
    node _GEN_323 = mux(_T_21, _GEN_193, hram_48) @[Bus.scala 31:21 94:74]
    node _GEN_324 = mux(_T_21, _GEN_194, hram_49) @[Bus.scala 31:21 94:74]
    node _GEN_325 = mux(_T_21, _GEN_195, hram_50) @[Bus.scala 31:21 94:74]
    node _GEN_326 = mux(_T_21, _GEN_196, hram_51) @[Bus.scala 31:21 94:74]
    node _GEN_327 = mux(_T_21, _GEN_197, hram_52) @[Bus.scala 31:21 94:74]
    node _GEN_328 = mux(_T_21, _GEN_198, hram_53) @[Bus.scala 31:21 94:74]
    node _GEN_329 = mux(_T_21, _GEN_199, hram_54) @[Bus.scala 31:21 94:74]
    node _GEN_330 = mux(_T_21, _GEN_200, hram_55) @[Bus.scala 31:21 94:74]
    node _GEN_331 = mux(_T_21, _GEN_201, hram_56) @[Bus.scala 31:21 94:74]
    node _GEN_332 = mux(_T_21, _GEN_202, hram_57) @[Bus.scala 31:21 94:74]
    node _GEN_333 = mux(_T_21, _GEN_203, hram_58) @[Bus.scala 31:21 94:74]
    node _GEN_334 = mux(_T_21, _GEN_204, hram_59) @[Bus.scala 31:21 94:74]
    node _GEN_335 = mux(_T_21, _GEN_205, hram_60) @[Bus.scala 31:21 94:74]
    node _GEN_336 = mux(_T_21, _GEN_206, hram_61) @[Bus.scala 31:21 94:74]
    node _GEN_337 = mux(_T_21, _GEN_207, hram_62) @[Bus.scala 31:21 94:74]
    node _GEN_338 = mux(_T_21, _GEN_208, hram_63) @[Bus.scala 31:21 94:74]
    node _GEN_339 = mux(_T_21, _GEN_209, hram_64) @[Bus.scala 31:21 94:74]
    node _GEN_340 = mux(_T_21, _GEN_210, hram_65) @[Bus.scala 31:21 94:74]
    node _GEN_341 = mux(_T_21, _GEN_211, hram_66) @[Bus.scala 31:21 94:74]
    node _GEN_342 = mux(_T_21, _GEN_212, hram_67) @[Bus.scala 31:21 94:74]
    node _GEN_343 = mux(_T_21, _GEN_213, hram_68) @[Bus.scala 31:21 94:74]
    node _GEN_344 = mux(_T_21, _GEN_214, hram_69) @[Bus.scala 31:21 94:74]
    node _GEN_345 = mux(_T_21, _GEN_215, hram_70) @[Bus.scala 31:21 94:74]
    node _GEN_346 = mux(_T_21, _GEN_216, hram_71) @[Bus.scala 31:21 94:74]
    node _GEN_347 = mux(_T_21, _GEN_217, hram_72) @[Bus.scala 31:21 94:74]
    node _GEN_348 = mux(_T_21, _GEN_218, hram_73) @[Bus.scala 31:21 94:74]
    node _GEN_349 = mux(_T_21, _GEN_219, hram_74) @[Bus.scala 31:21 94:74]
    node _GEN_350 = mux(_T_21, _GEN_220, hram_75) @[Bus.scala 31:21 94:74]
    node _GEN_351 = mux(_T_21, _GEN_221, hram_76) @[Bus.scala 31:21 94:74]
    node _GEN_352 = mux(_T_21, _GEN_222, hram_77) @[Bus.scala 31:21 94:74]
    node _GEN_353 = mux(_T_21, _GEN_223, hram_78) @[Bus.scala 31:21 94:74]
    node _GEN_354 = mux(_T_21, _GEN_224, hram_79) @[Bus.scala 31:21 94:74]
    node _GEN_355 = mux(_T_21, _GEN_225, hram_80) @[Bus.scala 31:21 94:74]
    node _GEN_356 = mux(_T_21, _GEN_226, hram_81) @[Bus.scala 31:21 94:74]
    node _GEN_357 = mux(_T_21, _GEN_227, hram_82) @[Bus.scala 31:21 94:74]
    node _GEN_358 = mux(_T_21, _GEN_228, hram_83) @[Bus.scala 31:21 94:74]
    node _GEN_359 = mux(_T_21, _GEN_229, hram_84) @[Bus.scala 31:21 94:74]
    node _GEN_360 = mux(_T_21, _GEN_230, hram_85) @[Bus.scala 31:21 94:74]
    node _GEN_361 = mux(_T_21, _GEN_231, hram_86) @[Bus.scala 31:21 94:74]
    node _GEN_362 = mux(_T_21, _GEN_232, hram_87) @[Bus.scala 31:21 94:74]
    node _GEN_363 = mux(_T_21, _GEN_233, hram_88) @[Bus.scala 31:21 94:74]
    node _GEN_364 = mux(_T_21, _GEN_234, hram_89) @[Bus.scala 31:21 94:74]
    node _GEN_365 = mux(_T_21, _GEN_235, hram_90) @[Bus.scala 31:21 94:74]
    node _GEN_366 = mux(_T_21, _GEN_236, hram_91) @[Bus.scala 31:21 94:74]
    node _GEN_367 = mux(_T_21, _GEN_237, hram_92) @[Bus.scala 31:21 94:74]
    node _GEN_368 = mux(_T_21, _GEN_238, hram_93) @[Bus.scala 31:21 94:74]
    node _GEN_369 = mux(_T_21, _GEN_239, hram_94) @[Bus.scala 31:21 94:74]
    node _GEN_370 = mux(_T_21, _GEN_240, hram_95) @[Bus.scala 31:21 94:74]
    node _GEN_371 = mux(_T_21, _GEN_241, hram_96) @[Bus.scala 31:21 94:74]
    node _GEN_372 = mux(_T_21, _GEN_242, hram_97) @[Bus.scala 31:21 94:74]
    node _GEN_373 = mux(_T_21, _GEN_243, hram_98) @[Bus.scala 31:21 94:74]
    node _GEN_374 = mux(_T_21, _GEN_244, hram_99) @[Bus.scala 31:21 94:74]
    node _GEN_375 = mux(_T_21, _GEN_245, hram_100) @[Bus.scala 31:21 94:74]
    node _GEN_376 = mux(_T_21, _GEN_246, hram_101) @[Bus.scala 31:21 94:74]
    node _GEN_377 = mux(_T_21, _GEN_247, hram_102) @[Bus.scala 31:21 94:74]
    node _GEN_378 = mux(_T_21, _GEN_248, hram_103) @[Bus.scala 31:21 94:74]
    node _GEN_379 = mux(_T_21, _GEN_249, hram_104) @[Bus.scala 31:21 94:74]
    node _GEN_380 = mux(_T_21, _GEN_250, hram_105) @[Bus.scala 31:21 94:74]
    node _GEN_381 = mux(_T_21, _GEN_251, hram_106) @[Bus.scala 31:21 94:74]
    node _GEN_382 = mux(_T_21, _GEN_252, hram_107) @[Bus.scala 31:21 94:74]
    node _GEN_383 = mux(_T_21, _GEN_253, hram_108) @[Bus.scala 31:21 94:74]
    node _GEN_384 = mux(_T_21, _GEN_254, hram_109) @[Bus.scala 31:21 94:74]
    node _GEN_385 = mux(_T_21, _GEN_255, hram_110) @[Bus.scala 31:21 94:74]
    node _GEN_386 = mux(_T_21, _GEN_256, hram_111) @[Bus.scala 31:21 94:74]
    node _GEN_387 = mux(_T_21, _GEN_257, hram_112) @[Bus.scala 31:21 94:74]
    node _GEN_388 = mux(_T_21, _GEN_258, hram_113) @[Bus.scala 31:21 94:74]
    node _GEN_389 = mux(_T_21, _GEN_259, hram_114) @[Bus.scala 31:21 94:74]
    node _GEN_390 = mux(_T_21, _GEN_260, hram_115) @[Bus.scala 31:21 94:74]
    node _GEN_391 = mux(_T_21, _GEN_261, hram_116) @[Bus.scala 31:21 94:74]
    node _GEN_392 = mux(_T_21, _GEN_262, hram_117) @[Bus.scala 31:21 94:74]
    node _GEN_393 = mux(_T_21, _GEN_263, hram_118) @[Bus.scala 31:21 94:74]
    node _GEN_394 = mux(_T_21, _GEN_264, hram_119) @[Bus.scala 31:21 94:74]
    node _GEN_395 = mux(_T_21, _GEN_265, hram_120) @[Bus.scala 31:21 94:74]
    node _GEN_396 = mux(_T_21, _GEN_266, hram_121) @[Bus.scala 31:21 94:74]
    node _GEN_397 = mux(_T_21, _GEN_267, hram_122) @[Bus.scala 31:21 94:74]
    node _GEN_398 = mux(_T_21, _GEN_268, hram_123) @[Bus.scala 31:21 94:74]
    node _GEN_399 = mux(_T_21, _GEN_269, hram_124) @[Bus.scala 31:21 94:74]
    node _GEN_400 = mux(_T_21, _GEN_270, hram_125) @[Bus.scala 31:21 94:74]
    node _GEN_401 = mux(_T_21, _GEN_271, hram_126) @[Bus.scala 31:21 94:74]
    node _GEN_402 = mux(_T_21, regIE, _GEN_273) @[Bus.scala 36:22 94:74]
    node _GEN_403 = mux(_T_21, regIF, _GEN_274) @[Bus.scala 37:22 94:74]
    node _GEN_404 = validif(_T_15, _T_18) @[Bus.scala 91:68]
    node _GEN_405 = validif(_T_15, clock) @[Bus.scala 91:68]
    node _GEN_406 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[Bus.scala 30:25 91:68]
    node _GEN_407 = validif(_T_15, UInt<1>("h1")) @[Bus.scala 91:68]
    node _GEN_408 = validif(_T_15, io_cpuWriteData) @[Bus.scala 91:68]
    node _GEN_409 = mux(_T_15, hram_0, _GEN_275) @[Bus.scala 31:21 91:68]
    node _GEN_410 = mux(_T_15, hram_1, _GEN_276) @[Bus.scala 31:21 91:68]
    node _GEN_411 = mux(_T_15, hram_2, _GEN_277) @[Bus.scala 31:21 91:68]
    node _GEN_412 = mux(_T_15, hram_3, _GEN_278) @[Bus.scala 31:21 91:68]
    node _GEN_413 = mux(_T_15, hram_4, _GEN_279) @[Bus.scala 31:21 91:68]
    node _GEN_414 = mux(_T_15, hram_5, _GEN_280) @[Bus.scala 31:21 91:68]
    node _GEN_415 = mux(_T_15, hram_6, _GEN_281) @[Bus.scala 31:21 91:68]
    node _GEN_416 = mux(_T_15, hram_7, _GEN_282) @[Bus.scala 31:21 91:68]
    node _GEN_417 = mux(_T_15, hram_8, _GEN_283) @[Bus.scala 31:21 91:68]
    node _GEN_418 = mux(_T_15, hram_9, _GEN_284) @[Bus.scala 31:21 91:68]
    node _GEN_419 = mux(_T_15, hram_10, _GEN_285) @[Bus.scala 31:21 91:68]
    node _GEN_420 = mux(_T_15, hram_11, _GEN_286) @[Bus.scala 31:21 91:68]
    node _GEN_421 = mux(_T_15, hram_12, _GEN_287) @[Bus.scala 31:21 91:68]
    node _GEN_422 = mux(_T_15, hram_13, _GEN_288) @[Bus.scala 31:21 91:68]
    node _GEN_423 = mux(_T_15, hram_14, _GEN_289) @[Bus.scala 31:21 91:68]
    node _GEN_424 = mux(_T_15, hram_15, _GEN_290) @[Bus.scala 31:21 91:68]
    node _GEN_425 = mux(_T_15, hram_16, _GEN_291) @[Bus.scala 31:21 91:68]
    node _GEN_426 = mux(_T_15, hram_17, _GEN_292) @[Bus.scala 31:21 91:68]
    node _GEN_427 = mux(_T_15, hram_18, _GEN_293) @[Bus.scala 31:21 91:68]
    node _GEN_428 = mux(_T_15, hram_19, _GEN_294) @[Bus.scala 31:21 91:68]
    node _GEN_429 = mux(_T_15, hram_20, _GEN_295) @[Bus.scala 31:21 91:68]
    node _GEN_430 = mux(_T_15, hram_21, _GEN_296) @[Bus.scala 31:21 91:68]
    node _GEN_431 = mux(_T_15, hram_22, _GEN_297) @[Bus.scala 31:21 91:68]
    node _GEN_432 = mux(_T_15, hram_23, _GEN_298) @[Bus.scala 31:21 91:68]
    node _GEN_433 = mux(_T_15, hram_24, _GEN_299) @[Bus.scala 31:21 91:68]
    node _GEN_434 = mux(_T_15, hram_25, _GEN_300) @[Bus.scala 31:21 91:68]
    node _GEN_435 = mux(_T_15, hram_26, _GEN_301) @[Bus.scala 31:21 91:68]
    node _GEN_436 = mux(_T_15, hram_27, _GEN_302) @[Bus.scala 31:21 91:68]
    node _GEN_437 = mux(_T_15, hram_28, _GEN_303) @[Bus.scala 31:21 91:68]
    node _GEN_438 = mux(_T_15, hram_29, _GEN_304) @[Bus.scala 31:21 91:68]
    node _GEN_439 = mux(_T_15, hram_30, _GEN_305) @[Bus.scala 31:21 91:68]
    node _GEN_440 = mux(_T_15, hram_31, _GEN_306) @[Bus.scala 31:21 91:68]
    node _GEN_441 = mux(_T_15, hram_32, _GEN_307) @[Bus.scala 31:21 91:68]
    node _GEN_442 = mux(_T_15, hram_33, _GEN_308) @[Bus.scala 31:21 91:68]
    node _GEN_443 = mux(_T_15, hram_34, _GEN_309) @[Bus.scala 31:21 91:68]
    node _GEN_444 = mux(_T_15, hram_35, _GEN_310) @[Bus.scala 31:21 91:68]
    node _GEN_445 = mux(_T_15, hram_36, _GEN_311) @[Bus.scala 31:21 91:68]
    node _GEN_446 = mux(_T_15, hram_37, _GEN_312) @[Bus.scala 31:21 91:68]
    node _GEN_447 = mux(_T_15, hram_38, _GEN_313) @[Bus.scala 31:21 91:68]
    node _GEN_448 = mux(_T_15, hram_39, _GEN_314) @[Bus.scala 31:21 91:68]
    node _GEN_449 = mux(_T_15, hram_40, _GEN_315) @[Bus.scala 31:21 91:68]
    node _GEN_450 = mux(_T_15, hram_41, _GEN_316) @[Bus.scala 31:21 91:68]
    node _GEN_451 = mux(_T_15, hram_42, _GEN_317) @[Bus.scala 31:21 91:68]
    node _GEN_452 = mux(_T_15, hram_43, _GEN_318) @[Bus.scala 31:21 91:68]
    node _GEN_453 = mux(_T_15, hram_44, _GEN_319) @[Bus.scala 31:21 91:68]
    node _GEN_454 = mux(_T_15, hram_45, _GEN_320) @[Bus.scala 31:21 91:68]
    node _GEN_455 = mux(_T_15, hram_46, _GEN_321) @[Bus.scala 31:21 91:68]
    node _GEN_456 = mux(_T_15, hram_47, _GEN_322) @[Bus.scala 31:21 91:68]
    node _GEN_457 = mux(_T_15, hram_48, _GEN_323) @[Bus.scala 31:21 91:68]
    node _GEN_458 = mux(_T_15, hram_49, _GEN_324) @[Bus.scala 31:21 91:68]
    node _GEN_459 = mux(_T_15, hram_50, _GEN_325) @[Bus.scala 31:21 91:68]
    node _GEN_460 = mux(_T_15, hram_51, _GEN_326) @[Bus.scala 31:21 91:68]
    node _GEN_461 = mux(_T_15, hram_52, _GEN_327) @[Bus.scala 31:21 91:68]
    node _GEN_462 = mux(_T_15, hram_53, _GEN_328) @[Bus.scala 31:21 91:68]
    node _GEN_463 = mux(_T_15, hram_54, _GEN_329) @[Bus.scala 31:21 91:68]
    node _GEN_464 = mux(_T_15, hram_55, _GEN_330) @[Bus.scala 31:21 91:68]
    node _GEN_465 = mux(_T_15, hram_56, _GEN_331) @[Bus.scala 31:21 91:68]
    node _GEN_466 = mux(_T_15, hram_57, _GEN_332) @[Bus.scala 31:21 91:68]
    node _GEN_467 = mux(_T_15, hram_58, _GEN_333) @[Bus.scala 31:21 91:68]
    node _GEN_468 = mux(_T_15, hram_59, _GEN_334) @[Bus.scala 31:21 91:68]
    node _GEN_469 = mux(_T_15, hram_60, _GEN_335) @[Bus.scala 31:21 91:68]
    node _GEN_470 = mux(_T_15, hram_61, _GEN_336) @[Bus.scala 31:21 91:68]
    node _GEN_471 = mux(_T_15, hram_62, _GEN_337) @[Bus.scala 31:21 91:68]
    node _GEN_472 = mux(_T_15, hram_63, _GEN_338) @[Bus.scala 31:21 91:68]
    node _GEN_473 = mux(_T_15, hram_64, _GEN_339) @[Bus.scala 31:21 91:68]
    node _GEN_474 = mux(_T_15, hram_65, _GEN_340) @[Bus.scala 31:21 91:68]
    node _GEN_475 = mux(_T_15, hram_66, _GEN_341) @[Bus.scala 31:21 91:68]
    node _GEN_476 = mux(_T_15, hram_67, _GEN_342) @[Bus.scala 31:21 91:68]
    node _GEN_477 = mux(_T_15, hram_68, _GEN_343) @[Bus.scala 31:21 91:68]
    node _GEN_478 = mux(_T_15, hram_69, _GEN_344) @[Bus.scala 31:21 91:68]
    node _GEN_479 = mux(_T_15, hram_70, _GEN_345) @[Bus.scala 31:21 91:68]
    node _GEN_480 = mux(_T_15, hram_71, _GEN_346) @[Bus.scala 31:21 91:68]
    node _GEN_481 = mux(_T_15, hram_72, _GEN_347) @[Bus.scala 31:21 91:68]
    node _GEN_482 = mux(_T_15, hram_73, _GEN_348) @[Bus.scala 31:21 91:68]
    node _GEN_483 = mux(_T_15, hram_74, _GEN_349) @[Bus.scala 31:21 91:68]
    node _GEN_484 = mux(_T_15, hram_75, _GEN_350) @[Bus.scala 31:21 91:68]
    node _GEN_485 = mux(_T_15, hram_76, _GEN_351) @[Bus.scala 31:21 91:68]
    node _GEN_486 = mux(_T_15, hram_77, _GEN_352) @[Bus.scala 31:21 91:68]
    node _GEN_487 = mux(_T_15, hram_78, _GEN_353) @[Bus.scala 31:21 91:68]
    node _GEN_488 = mux(_T_15, hram_79, _GEN_354) @[Bus.scala 31:21 91:68]
    node _GEN_489 = mux(_T_15, hram_80, _GEN_355) @[Bus.scala 31:21 91:68]
    node _GEN_490 = mux(_T_15, hram_81, _GEN_356) @[Bus.scala 31:21 91:68]
    node _GEN_491 = mux(_T_15, hram_82, _GEN_357) @[Bus.scala 31:21 91:68]
    node _GEN_492 = mux(_T_15, hram_83, _GEN_358) @[Bus.scala 31:21 91:68]
    node _GEN_493 = mux(_T_15, hram_84, _GEN_359) @[Bus.scala 31:21 91:68]
    node _GEN_494 = mux(_T_15, hram_85, _GEN_360) @[Bus.scala 31:21 91:68]
    node _GEN_495 = mux(_T_15, hram_86, _GEN_361) @[Bus.scala 31:21 91:68]
    node _GEN_496 = mux(_T_15, hram_87, _GEN_362) @[Bus.scala 31:21 91:68]
    node _GEN_497 = mux(_T_15, hram_88, _GEN_363) @[Bus.scala 31:21 91:68]
    node _GEN_498 = mux(_T_15, hram_89, _GEN_364) @[Bus.scala 31:21 91:68]
    node _GEN_499 = mux(_T_15, hram_90, _GEN_365) @[Bus.scala 31:21 91:68]
    node _GEN_500 = mux(_T_15, hram_91, _GEN_366) @[Bus.scala 31:21 91:68]
    node _GEN_501 = mux(_T_15, hram_92, _GEN_367) @[Bus.scala 31:21 91:68]
    node _GEN_502 = mux(_T_15, hram_93, _GEN_368) @[Bus.scala 31:21 91:68]
    node _GEN_503 = mux(_T_15, hram_94, _GEN_369) @[Bus.scala 31:21 91:68]
    node _GEN_504 = mux(_T_15, hram_95, _GEN_370) @[Bus.scala 31:21 91:68]
    node _GEN_505 = mux(_T_15, hram_96, _GEN_371) @[Bus.scala 31:21 91:68]
    node _GEN_506 = mux(_T_15, hram_97, _GEN_372) @[Bus.scala 31:21 91:68]
    node _GEN_507 = mux(_T_15, hram_98, _GEN_373) @[Bus.scala 31:21 91:68]
    node _GEN_508 = mux(_T_15, hram_99, _GEN_374) @[Bus.scala 31:21 91:68]
    node _GEN_509 = mux(_T_15, hram_100, _GEN_375) @[Bus.scala 31:21 91:68]
    node _GEN_510 = mux(_T_15, hram_101, _GEN_376) @[Bus.scala 31:21 91:68]
    node _GEN_511 = mux(_T_15, hram_102, _GEN_377) @[Bus.scala 31:21 91:68]
    node _GEN_512 = mux(_T_15, hram_103, _GEN_378) @[Bus.scala 31:21 91:68]
    node _GEN_513 = mux(_T_15, hram_104, _GEN_379) @[Bus.scala 31:21 91:68]
    node _GEN_514 = mux(_T_15, hram_105, _GEN_380) @[Bus.scala 31:21 91:68]
    node _GEN_515 = mux(_T_15, hram_106, _GEN_381) @[Bus.scala 31:21 91:68]
    node _GEN_516 = mux(_T_15, hram_107, _GEN_382) @[Bus.scala 31:21 91:68]
    node _GEN_517 = mux(_T_15, hram_108, _GEN_383) @[Bus.scala 31:21 91:68]
    node _GEN_518 = mux(_T_15, hram_109, _GEN_384) @[Bus.scala 31:21 91:68]
    node _GEN_519 = mux(_T_15, hram_110, _GEN_385) @[Bus.scala 31:21 91:68]
    node _GEN_520 = mux(_T_15, hram_111, _GEN_386) @[Bus.scala 31:21 91:68]
    node _GEN_521 = mux(_T_15, hram_112, _GEN_387) @[Bus.scala 31:21 91:68]
    node _GEN_522 = mux(_T_15, hram_113, _GEN_388) @[Bus.scala 31:21 91:68]
    node _GEN_523 = mux(_T_15, hram_114, _GEN_389) @[Bus.scala 31:21 91:68]
    node _GEN_524 = mux(_T_15, hram_115, _GEN_390) @[Bus.scala 31:21 91:68]
    node _GEN_525 = mux(_T_15, hram_116, _GEN_391) @[Bus.scala 31:21 91:68]
    node _GEN_526 = mux(_T_15, hram_117, _GEN_392) @[Bus.scala 31:21 91:68]
    node _GEN_527 = mux(_T_15, hram_118, _GEN_393) @[Bus.scala 31:21 91:68]
    node _GEN_528 = mux(_T_15, hram_119, _GEN_394) @[Bus.scala 31:21 91:68]
    node _GEN_529 = mux(_T_15, hram_120, _GEN_395) @[Bus.scala 31:21 91:68]
    node _GEN_530 = mux(_T_15, hram_121, _GEN_396) @[Bus.scala 31:21 91:68]
    node _GEN_531 = mux(_T_15, hram_122, _GEN_397) @[Bus.scala 31:21 91:68]
    node _GEN_532 = mux(_T_15, hram_123, _GEN_398) @[Bus.scala 31:21 91:68]
    node _GEN_533 = mux(_T_15, hram_124, _GEN_399) @[Bus.scala 31:21 91:68]
    node _GEN_534 = mux(_T_15, hram_125, _GEN_400) @[Bus.scala 31:21 91:68]
    node _GEN_535 = mux(_T_15, hram_126, _GEN_401) @[Bus.scala 31:21 91:68]
    node _GEN_536 = mux(_T_15, regIE, _GEN_402) @[Bus.scala 36:22 91:68]
    node _GEN_537 = mux(_T_15, regIF, _GEN_403) @[Bus.scala 37:22 91:68]
    node _GEN_538 = validif(io_cpuWrite, _GEN_404) @[Bus.scala 89:21]
    node _GEN_539 = validif(io_cpuWrite, _GEN_405) @[Bus.scala 89:21]
    node _GEN_540 = mux(io_cpuWrite, _GEN_406, UInt<1>("h0")) @[Bus.scala 89:21 30:25]
    node _GEN_541 = validif(io_cpuWrite, _GEN_407) @[Bus.scala 89:21]
    node _GEN_542 = validif(io_cpuWrite, _GEN_408) @[Bus.scala 89:21]
    node _GEN_543 = mux(io_cpuWrite, _GEN_409, hram_0) @[Bus.scala 31:21 89:21]
    node _GEN_544 = mux(io_cpuWrite, _GEN_410, hram_1) @[Bus.scala 31:21 89:21]
    node _GEN_545 = mux(io_cpuWrite, _GEN_411, hram_2) @[Bus.scala 31:21 89:21]
    node _GEN_546 = mux(io_cpuWrite, _GEN_412, hram_3) @[Bus.scala 31:21 89:21]
    node _GEN_547 = mux(io_cpuWrite, _GEN_413, hram_4) @[Bus.scala 31:21 89:21]
    node _GEN_548 = mux(io_cpuWrite, _GEN_414, hram_5) @[Bus.scala 31:21 89:21]
    node _GEN_549 = mux(io_cpuWrite, _GEN_415, hram_6) @[Bus.scala 31:21 89:21]
    node _GEN_550 = mux(io_cpuWrite, _GEN_416, hram_7) @[Bus.scala 31:21 89:21]
    node _GEN_551 = mux(io_cpuWrite, _GEN_417, hram_8) @[Bus.scala 31:21 89:21]
    node _GEN_552 = mux(io_cpuWrite, _GEN_418, hram_9) @[Bus.scala 31:21 89:21]
    node _GEN_553 = mux(io_cpuWrite, _GEN_419, hram_10) @[Bus.scala 31:21 89:21]
    node _GEN_554 = mux(io_cpuWrite, _GEN_420, hram_11) @[Bus.scala 31:21 89:21]
    node _GEN_555 = mux(io_cpuWrite, _GEN_421, hram_12) @[Bus.scala 31:21 89:21]
    node _GEN_556 = mux(io_cpuWrite, _GEN_422, hram_13) @[Bus.scala 31:21 89:21]
    node _GEN_557 = mux(io_cpuWrite, _GEN_423, hram_14) @[Bus.scala 31:21 89:21]
    node _GEN_558 = mux(io_cpuWrite, _GEN_424, hram_15) @[Bus.scala 31:21 89:21]
    node _GEN_559 = mux(io_cpuWrite, _GEN_425, hram_16) @[Bus.scala 31:21 89:21]
    node _GEN_560 = mux(io_cpuWrite, _GEN_426, hram_17) @[Bus.scala 31:21 89:21]
    node _GEN_561 = mux(io_cpuWrite, _GEN_427, hram_18) @[Bus.scala 31:21 89:21]
    node _GEN_562 = mux(io_cpuWrite, _GEN_428, hram_19) @[Bus.scala 31:21 89:21]
    node _GEN_563 = mux(io_cpuWrite, _GEN_429, hram_20) @[Bus.scala 31:21 89:21]
    node _GEN_564 = mux(io_cpuWrite, _GEN_430, hram_21) @[Bus.scala 31:21 89:21]
    node _GEN_565 = mux(io_cpuWrite, _GEN_431, hram_22) @[Bus.scala 31:21 89:21]
    node _GEN_566 = mux(io_cpuWrite, _GEN_432, hram_23) @[Bus.scala 31:21 89:21]
    node _GEN_567 = mux(io_cpuWrite, _GEN_433, hram_24) @[Bus.scala 31:21 89:21]
    node _GEN_568 = mux(io_cpuWrite, _GEN_434, hram_25) @[Bus.scala 31:21 89:21]
    node _GEN_569 = mux(io_cpuWrite, _GEN_435, hram_26) @[Bus.scala 31:21 89:21]
    node _GEN_570 = mux(io_cpuWrite, _GEN_436, hram_27) @[Bus.scala 31:21 89:21]
    node _GEN_571 = mux(io_cpuWrite, _GEN_437, hram_28) @[Bus.scala 31:21 89:21]
    node _GEN_572 = mux(io_cpuWrite, _GEN_438, hram_29) @[Bus.scala 31:21 89:21]
    node _GEN_573 = mux(io_cpuWrite, _GEN_439, hram_30) @[Bus.scala 31:21 89:21]
    node _GEN_574 = mux(io_cpuWrite, _GEN_440, hram_31) @[Bus.scala 31:21 89:21]
    node _GEN_575 = mux(io_cpuWrite, _GEN_441, hram_32) @[Bus.scala 31:21 89:21]
    node _GEN_576 = mux(io_cpuWrite, _GEN_442, hram_33) @[Bus.scala 31:21 89:21]
    node _GEN_577 = mux(io_cpuWrite, _GEN_443, hram_34) @[Bus.scala 31:21 89:21]
    node _GEN_578 = mux(io_cpuWrite, _GEN_444, hram_35) @[Bus.scala 31:21 89:21]
    node _GEN_579 = mux(io_cpuWrite, _GEN_445, hram_36) @[Bus.scala 31:21 89:21]
    node _GEN_580 = mux(io_cpuWrite, _GEN_446, hram_37) @[Bus.scala 31:21 89:21]
    node _GEN_581 = mux(io_cpuWrite, _GEN_447, hram_38) @[Bus.scala 31:21 89:21]
    node _GEN_582 = mux(io_cpuWrite, _GEN_448, hram_39) @[Bus.scala 31:21 89:21]
    node _GEN_583 = mux(io_cpuWrite, _GEN_449, hram_40) @[Bus.scala 31:21 89:21]
    node _GEN_584 = mux(io_cpuWrite, _GEN_450, hram_41) @[Bus.scala 31:21 89:21]
    node _GEN_585 = mux(io_cpuWrite, _GEN_451, hram_42) @[Bus.scala 31:21 89:21]
    node _GEN_586 = mux(io_cpuWrite, _GEN_452, hram_43) @[Bus.scala 31:21 89:21]
    node _GEN_587 = mux(io_cpuWrite, _GEN_453, hram_44) @[Bus.scala 31:21 89:21]
    node _GEN_588 = mux(io_cpuWrite, _GEN_454, hram_45) @[Bus.scala 31:21 89:21]
    node _GEN_589 = mux(io_cpuWrite, _GEN_455, hram_46) @[Bus.scala 31:21 89:21]
    node _GEN_590 = mux(io_cpuWrite, _GEN_456, hram_47) @[Bus.scala 31:21 89:21]
    node _GEN_591 = mux(io_cpuWrite, _GEN_457, hram_48) @[Bus.scala 31:21 89:21]
    node _GEN_592 = mux(io_cpuWrite, _GEN_458, hram_49) @[Bus.scala 31:21 89:21]
    node _GEN_593 = mux(io_cpuWrite, _GEN_459, hram_50) @[Bus.scala 31:21 89:21]
    node _GEN_594 = mux(io_cpuWrite, _GEN_460, hram_51) @[Bus.scala 31:21 89:21]
    node _GEN_595 = mux(io_cpuWrite, _GEN_461, hram_52) @[Bus.scala 31:21 89:21]
    node _GEN_596 = mux(io_cpuWrite, _GEN_462, hram_53) @[Bus.scala 31:21 89:21]
    node _GEN_597 = mux(io_cpuWrite, _GEN_463, hram_54) @[Bus.scala 31:21 89:21]
    node _GEN_598 = mux(io_cpuWrite, _GEN_464, hram_55) @[Bus.scala 31:21 89:21]
    node _GEN_599 = mux(io_cpuWrite, _GEN_465, hram_56) @[Bus.scala 31:21 89:21]
    node _GEN_600 = mux(io_cpuWrite, _GEN_466, hram_57) @[Bus.scala 31:21 89:21]
    node _GEN_601 = mux(io_cpuWrite, _GEN_467, hram_58) @[Bus.scala 31:21 89:21]
    node _GEN_602 = mux(io_cpuWrite, _GEN_468, hram_59) @[Bus.scala 31:21 89:21]
    node _GEN_603 = mux(io_cpuWrite, _GEN_469, hram_60) @[Bus.scala 31:21 89:21]
    node _GEN_604 = mux(io_cpuWrite, _GEN_470, hram_61) @[Bus.scala 31:21 89:21]
    node _GEN_605 = mux(io_cpuWrite, _GEN_471, hram_62) @[Bus.scala 31:21 89:21]
    node _GEN_606 = mux(io_cpuWrite, _GEN_472, hram_63) @[Bus.scala 31:21 89:21]
    node _GEN_607 = mux(io_cpuWrite, _GEN_473, hram_64) @[Bus.scala 31:21 89:21]
    node _GEN_608 = mux(io_cpuWrite, _GEN_474, hram_65) @[Bus.scala 31:21 89:21]
    node _GEN_609 = mux(io_cpuWrite, _GEN_475, hram_66) @[Bus.scala 31:21 89:21]
    node _GEN_610 = mux(io_cpuWrite, _GEN_476, hram_67) @[Bus.scala 31:21 89:21]
    node _GEN_611 = mux(io_cpuWrite, _GEN_477, hram_68) @[Bus.scala 31:21 89:21]
    node _GEN_612 = mux(io_cpuWrite, _GEN_478, hram_69) @[Bus.scala 31:21 89:21]
    node _GEN_613 = mux(io_cpuWrite, _GEN_479, hram_70) @[Bus.scala 31:21 89:21]
    node _GEN_614 = mux(io_cpuWrite, _GEN_480, hram_71) @[Bus.scala 31:21 89:21]
    node _GEN_615 = mux(io_cpuWrite, _GEN_481, hram_72) @[Bus.scala 31:21 89:21]
    node _GEN_616 = mux(io_cpuWrite, _GEN_482, hram_73) @[Bus.scala 31:21 89:21]
    node _GEN_617 = mux(io_cpuWrite, _GEN_483, hram_74) @[Bus.scala 31:21 89:21]
    node _GEN_618 = mux(io_cpuWrite, _GEN_484, hram_75) @[Bus.scala 31:21 89:21]
    node _GEN_619 = mux(io_cpuWrite, _GEN_485, hram_76) @[Bus.scala 31:21 89:21]
    node _GEN_620 = mux(io_cpuWrite, _GEN_486, hram_77) @[Bus.scala 31:21 89:21]
    node _GEN_621 = mux(io_cpuWrite, _GEN_487, hram_78) @[Bus.scala 31:21 89:21]
    node _GEN_622 = mux(io_cpuWrite, _GEN_488, hram_79) @[Bus.scala 31:21 89:21]
    node _GEN_623 = mux(io_cpuWrite, _GEN_489, hram_80) @[Bus.scala 31:21 89:21]
    node _GEN_624 = mux(io_cpuWrite, _GEN_490, hram_81) @[Bus.scala 31:21 89:21]
    node _GEN_625 = mux(io_cpuWrite, _GEN_491, hram_82) @[Bus.scala 31:21 89:21]
    node _GEN_626 = mux(io_cpuWrite, _GEN_492, hram_83) @[Bus.scala 31:21 89:21]
    node _GEN_627 = mux(io_cpuWrite, _GEN_493, hram_84) @[Bus.scala 31:21 89:21]
    node _GEN_628 = mux(io_cpuWrite, _GEN_494, hram_85) @[Bus.scala 31:21 89:21]
    node _GEN_629 = mux(io_cpuWrite, _GEN_495, hram_86) @[Bus.scala 31:21 89:21]
    node _GEN_630 = mux(io_cpuWrite, _GEN_496, hram_87) @[Bus.scala 31:21 89:21]
    node _GEN_631 = mux(io_cpuWrite, _GEN_497, hram_88) @[Bus.scala 31:21 89:21]
    node _GEN_632 = mux(io_cpuWrite, _GEN_498, hram_89) @[Bus.scala 31:21 89:21]
    node _GEN_633 = mux(io_cpuWrite, _GEN_499, hram_90) @[Bus.scala 31:21 89:21]
    node _GEN_634 = mux(io_cpuWrite, _GEN_500, hram_91) @[Bus.scala 31:21 89:21]
    node _GEN_635 = mux(io_cpuWrite, _GEN_501, hram_92) @[Bus.scala 31:21 89:21]
    node _GEN_636 = mux(io_cpuWrite, _GEN_502, hram_93) @[Bus.scala 31:21 89:21]
    node _GEN_637 = mux(io_cpuWrite, _GEN_503, hram_94) @[Bus.scala 31:21 89:21]
    node _GEN_638 = mux(io_cpuWrite, _GEN_504, hram_95) @[Bus.scala 31:21 89:21]
    node _GEN_639 = mux(io_cpuWrite, _GEN_505, hram_96) @[Bus.scala 31:21 89:21]
    node _GEN_640 = mux(io_cpuWrite, _GEN_506, hram_97) @[Bus.scala 31:21 89:21]
    node _GEN_641 = mux(io_cpuWrite, _GEN_507, hram_98) @[Bus.scala 31:21 89:21]
    node _GEN_642 = mux(io_cpuWrite, _GEN_508, hram_99) @[Bus.scala 31:21 89:21]
    node _GEN_643 = mux(io_cpuWrite, _GEN_509, hram_100) @[Bus.scala 31:21 89:21]
    node _GEN_644 = mux(io_cpuWrite, _GEN_510, hram_101) @[Bus.scala 31:21 89:21]
    node _GEN_645 = mux(io_cpuWrite, _GEN_511, hram_102) @[Bus.scala 31:21 89:21]
    node _GEN_646 = mux(io_cpuWrite, _GEN_512, hram_103) @[Bus.scala 31:21 89:21]
    node _GEN_647 = mux(io_cpuWrite, _GEN_513, hram_104) @[Bus.scala 31:21 89:21]
    node _GEN_648 = mux(io_cpuWrite, _GEN_514, hram_105) @[Bus.scala 31:21 89:21]
    node _GEN_649 = mux(io_cpuWrite, _GEN_515, hram_106) @[Bus.scala 31:21 89:21]
    node _GEN_650 = mux(io_cpuWrite, _GEN_516, hram_107) @[Bus.scala 31:21 89:21]
    node _GEN_651 = mux(io_cpuWrite, _GEN_517, hram_108) @[Bus.scala 31:21 89:21]
    node _GEN_652 = mux(io_cpuWrite, _GEN_518, hram_109) @[Bus.scala 31:21 89:21]
    node _GEN_653 = mux(io_cpuWrite, _GEN_519, hram_110) @[Bus.scala 31:21 89:21]
    node _GEN_654 = mux(io_cpuWrite, _GEN_520, hram_111) @[Bus.scala 31:21 89:21]
    node _GEN_655 = mux(io_cpuWrite, _GEN_521, hram_112) @[Bus.scala 31:21 89:21]
    node _GEN_656 = mux(io_cpuWrite, _GEN_522, hram_113) @[Bus.scala 31:21 89:21]
    node _GEN_657 = mux(io_cpuWrite, _GEN_523, hram_114) @[Bus.scala 31:21 89:21]
    node _GEN_658 = mux(io_cpuWrite, _GEN_524, hram_115) @[Bus.scala 31:21 89:21]
    node _GEN_659 = mux(io_cpuWrite, _GEN_525, hram_116) @[Bus.scala 31:21 89:21]
    node _GEN_660 = mux(io_cpuWrite, _GEN_526, hram_117) @[Bus.scala 31:21 89:21]
    node _GEN_661 = mux(io_cpuWrite, _GEN_527, hram_118) @[Bus.scala 31:21 89:21]
    node _GEN_662 = mux(io_cpuWrite, _GEN_528, hram_119) @[Bus.scala 31:21 89:21]
    node _GEN_663 = mux(io_cpuWrite, _GEN_529, hram_120) @[Bus.scala 31:21 89:21]
    node _GEN_664 = mux(io_cpuWrite, _GEN_530, hram_121) @[Bus.scala 31:21 89:21]
    node _GEN_665 = mux(io_cpuWrite, _GEN_531, hram_122) @[Bus.scala 31:21 89:21]
    node _GEN_666 = mux(io_cpuWrite, _GEN_532, hram_123) @[Bus.scala 31:21 89:21]
    node _GEN_667 = mux(io_cpuWrite, _GEN_533, hram_124) @[Bus.scala 31:21 89:21]
    node _GEN_668 = mux(io_cpuWrite, _GEN_534, hram_125) @[Bus.scala 31:21 89:21]
    node _GEN_669 = mux(io_cpuWrite, _GEN_535, hram_126) @[Bus.scala 31:21 89:21]
    node _GEN_670 = mux(io_cpuWrite, _GEN_536, regIE) @[Bus.scala 89:21 36:22]
    node _GEN_671 = mux(io_cpuWrite, _GEN_537, regIF) @[Bus.scala 89:21 37:22]
    node _hram_WIRE_0 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_1 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_2 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_3 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_4 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_5 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_6 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_7 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_8 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_9 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_10 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_11 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_12 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_13 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_14 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_15 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_16 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_17 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_18 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_19 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_20 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_21 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_22 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_23 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_24 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_25 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_26 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_27 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_28 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_29 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_30 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_31 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_32 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_33 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_34 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_35 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_36 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_37 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_38 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_39 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_40 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_41 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_42 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_43 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_44 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_45 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_46 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_47 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_48 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_49 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_50 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_51 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_52 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_53 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_54 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_55 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_56 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_57 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_58 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_59 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_60 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_61 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_62 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_63 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_64 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_65 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_66 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_67 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_68 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_69 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_70 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_71 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_72 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_73 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_74 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_75 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_76 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_77 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_78 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_79 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_80 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_81 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_82 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_83 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_84 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_85 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_86 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_87 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_88 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_89 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_90 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_91 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_92 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_93 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_94 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_95 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_96 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_97 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_98 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_99 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_100 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_101 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_102 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_103 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_104 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_105 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_106 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_107 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_108 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_109 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_110 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_111 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_112 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_113 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_114 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_115 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_116 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_117 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_118 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_119 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_120 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_121 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_122 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_123 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_124 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_125 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node _hram_WIRE_126 = UInt<8>("h0") @[Bus.scala 31:{29,29}]
    node rdata = _GEN_144 @[Bus.scala 60:26]
    io_cpuReadData <= rdata @[Bus.scala 84:18]
    io_ieReg <= regIE @[Bus.scala 105:12]
    io_ifReg <= regIF @[Bus.scala 106:12]
    rom.rdata_MPORT.addr <= _GEN_141
    rom.rdata_MPORT.en <= _GEN_143
    rom.rdata_MPORT.clk <= _GEN_142
    wram.wramOut.addr <= _GEN_4
    wram.wramOut.en <= _GEN_3
    wram.wramOut.clk <= _GEN_5
    wram.MPORT.addr <= _GEN_538
    wram.MPORT.en <= _GEN_540
    wram.MPORT.clk <= _GEN_539
    wram.MPORT.data <= _GEN_542
    wram.MPORT.mask <= _GEN_541
    hram_0 <= mux(reset, _hram_WIRE_0, _GEN_543) @[Bus.scala 31:{21,21}]
    hram_1 <= mux(reset, _hram_WIRE_1, _GEN_544) @[Bus.scala 31:{21,21}]
    hram_2 <= mux(reset, _hram_WIRE_2, _GEN_545) @[Bus.scala 31:{21,21}]
    hram_3 <= mux(reset, _hram_WIRE_3, _GEN_546) @[Bus.scala 31:{21,21}]
    hram_4 <= mux(reset, _hram_WIRE_4, _GEN_547) @[Bus.scala 31:{21,21}]
    hram_5 <= mux(reset, _hram_WIRE_5, _GEN_548) @[Bus.scala 31:{21,21}]
    hram_6 <= mux(reset, _hram_WIRE_6, _GEN_549) @[Bus.scala 31:{21,21}]
    hram_7 <= mux(reset, _hram_WIRE_7, _GEN_550) @[Bus.scala 31:{21,21}]
    hram_8 <= mux(reset, _hram_WIRE_8, _GEN_551) @[Bus.scala 31:{21,21}]
    hram_9 <= mux(reset, _hram_WIRE_9, _GEN_552) @[Bus.scala 31:{21,21}]
    hram_10 <= mux(reset, _hram_WIRE_10, _GEN_553) @[Bus.scala 31:{21,21}]
    hram_11 <= mux(reset, _hram_WIRE_11, _GEN_554) @[Bus.scala 31:{21,21}]
    hram_12 <= mux(reset, _hram_WIRE_12, _GEN_555) @[Bus.scala 31:{21,21}]
    hram_13 <= mux(reset, _hram_WIRE_13, _GEN_556) @[Bus.scala 31:{21,21}]
    hram_14 <= mux(reset, _hram_WIRE_14, _GEN_557) @[Bus.scala 31:{21,21}]
    hram_15 <= mux(reset, _hram_WIRE_15, _GEN_558) @[Bus.scala 31:{21,21}]
    hram_16 <= mux(reset, _hram_WIRE_16, _GEN_559) @[Bus.scala 31:{21,21}]
    hram_17 <= mux(reset, _hram_WIRE_17, _GEN_560) @[Bus.scala 31:{21,21}]
    hram_18 <= mux(reset, _hram_WIRE_18, _GEN_561) @[Bus.scala 31:{21,21}]
    hram_19 <= mux(reset, _hram_WIRE_19, _GEN_562) @[Bus.scala 31:{21,21}]
    hram_20 <= mux(reset, _hram_WIRE_20, _GEN_563) @[Bus.scala 31:{21,21}]
    hram_21 <= mux(reset, _hram_WIRE_21, _GEN_564) @[Bus.scala 31:{21,21}]
    hram_22 <= mux(reset, _hram_WIRE_22, _GEN_565) @[Bus.scala 31:{21,21}]
    hram_23 <= mux(reset, _hram_WIRE_23, _GEN_566) @[Bus.scala 31:{21,21}]
    hram_24 <= mux(reset, _hram_WIRE_24, _GEN_567) @[Bus.scala 31:{21,21}]
    hram_25 <= mux(reset, _hram_WIRE_25, _GEN_568) @[Bus.scala 31:{21,21}]
    hram_26 <= mux(reset, _hram_WIRE_26, _GEN_569) @[Bus.scala 31:{21,21}]
    hram_27 <= mux(reset, _hram_WIRE_27, _GEN_570) @[Bus.scala 31:{21,21}]
    hram_28 <= mux(reset, _hram_WIRE_28, _GEN_571) @[Bus.scala 31:{21,21}]
    hram_29 <= mux(reset, _hram_WIRE_29, _GEN_572) @[Bus.scala 31:{21,21}]
    hram_30 <= mux(reset, _hram_WIRE_30, _GEN_573) @[Bus.scala 31:{21,21}]
    hram_31 <= mux(reset, _hram_WIRE_31, _GEN_574) @[Bus.scala 31:{21,21}]
    hram_32 <= mux(reset, _hram_WIRE_32, _GEN_575) @[Bus.scala 31:{21,21}]
    hram_33 <= mux(reset, _hram_WIRE_33, _GEN_576) @[Bus.scala 31:{21,21}]
    hram_34 <= mux(reset, _hram_WIRE_34, _GEN_577) @[Bus.scala 31:{21,21}]
    hram_35 <= mux(reset, _hram_WIRE_35, _GEN_578) @[Bus.scala 31:{21,21}]
    hram_36 <= mux(reset, _hram_WIRE_36, _GEN_579) @[Bus.scala 31:{21,21}]
    hram_37 <= mux(reset, _hram_WIRE_37, _GEN_580) @[Bus.scala 31:{21,21}]
    hram_38 <= mux(reset, _hram_WIRE_38, _GEN_581) @[Bus.scala 31:{21,21}]
    hram_39 <= mux(reset, _hram_WIRE_39, _GEN_582) @[Bus.scala 31:{21,21}]
    hram_40 <= mux(reset, _hram_WIRE_40, _GEN_583) @[Bus.scala 31:{21,21}]
    hram_41 <= mux(reset, _hram_WIRE_41, _GEN_584) @[Bus.scala 31:{21,21}]
    hram_42 <= mux(reset, _hram_WIRE_42, _GEN_585) @[Bus.scala 31:{21,21}]
    hram_43 <= mux(reset, _hram_WIRE_43, _GEN_586) @[Bus.scala 31:{21,21}]
    hram_44 <= mux(reset, _hram_WIRE_44, _GEN_587) @[Bus.scala 31:{21,21}]
    hram_45 <= mux(reset, _hram_WIRE_45, _GEN_588) @[Bus.scala 31:{21,21}]
    hram_46 <= mux(reset, _hram_WIRE_46, _GEN_589) @[Bus.scala 31:{21,21}]
    hram_47 <= mux(reset, _hram_WIRE_47, _GEN_590) @[Bus.scala 31:{21,21}]
    hram_48 <= mux(reset, _hram_WIRE_48, _GEN_591) @[Bus.scala 31:{21,21}]
    hram_49 <= mux(reset, _hram_WIRE_49, _GEN_592) @[Bus.scala 31:{21,21}]
    hram_50 <= mux(reset, _hram_WIRE_50, _GEN_593) @[Bus.scala 31:{21,21}]
    hram_51 <= mux(reset, _hram_WIRE_51, _GEN_594) @[Bus.scala 31:{21,21}]
    hram_52 <= mux(reset, _hram_WIRE_52, _GEN_595) @[Bus.scala 31:{21,21}]
    hram_53 <= mux(reset, _hram_WIRE_53, _GEN_596) @[Bus.scala 31:{21,21}]
    hram_54 <= mux(reset, _hram_WIRE_54, _GEN_597) @[Bus.scala 31:{21,21}]
    hram_55 <= mux(reset, _hram_WIRE_55, _GEN_598) @[Bus.scala 31:{21,21}]
    hram_56 <= mux(reset, _hram_WIRE_56, _GEN_599) @[Bus.scala 31:{21,21}]
    hram_57 <= mux(reset, _hram_WIRE_57, _GEN_600) @[Bus.scala 31:{21,21}]
    hram_58 <= mux(reset, _hram_WIRE_58, _GEN_601) @[Bus.scala 31:{21,21}]
    hram_59 <= mux(reset, _hram_WIRE_59, _GEN_602) @[Bus.scala 31:{21,21}]
    hram_60 <= mux(reset, _hram_WIRE_60, _GEN_603) @[Bus.scala 31:{21,21}]
    hram_61 <= mux(reset, _hram_WIRE_61, _GEN_604) @[Bus.scala 31:{21,21}]
    hram_62 <= mux(reset, _hram_WIRE_62, _GEN_605) @[Bus.scala 31:{21,21}]
    hram_63 <= mux(reset, _hram_WIRE_63, _GEN_606) @[Bus.scala 31:{21,21}]
    hram_64 <= mux(reset, _hram_WIRE_64, _GEN_607) @[Bus.scala 31:{21,21}]
    hram_65 <= mux(reset, _hram_WIRE_65, _GEN_608) @[Bus.scala 31:{21,21}]
    hram_66 <= mux(reset, _hram_WIRE_66, _GEN_609) @[Bus.scala 31:{21,21}]
    hram_67 <= mux(reset, _hram_WIRE_67, _GEN_610) @[Bus.scala 31:{21,21}]
    hram_68 <= mux(reset, _hram_WIRE_68, _GEN_611) @[Bus.scala 31:{21,21}]
    hram_69 <= mux(reset, _hram_WIRE_69, _GEN_612) @[Bus.scala 31:{21,21}]
    hram_70 <= mux(reset, _hram_WIRE_70, _GEN_613) @[Bus.scala 31:{21,21}]
    hram_71 <= mux(reset, _hram_WIRE_71, _GEN_614) @[Bus.scala 31:{21,21}]
    hram_72 <= mux(reset, _hram_WIRE_72, _GEN_615) @[Bus.scala 31:{21,21}]
    hram_73 <= mux(reset, _hram_WIRE_73, _GEN_616) @[Bus.scala 31:{21,21}]
    hram_74 <= mux(reset, _hram_WIRE_74, _GEN_617) @[Bus.scala 31:{21,21}]
    hram_75 <= mux(reset, _hram_WIRE_75, _GEN_618) @[Bus.scala 31:{21,21}]
    hram_76 <= mux(reset, _hram_WIRE_76, _GEN_619) @[Bus.scala 31:{21,21}]
    hram_77 <= mux(reset, _hram_WIRE_77, _GEN_620) @[Bus.scala 31:{21,21}]
    hram_78 <= mux(reset, _hram_WIRE_78, _GEN_621) @[Bus.scala 31:{21,21}]
    hram_79 <= mux(reset, _hram_WIRE_79, _GEN_622) @[Bus.scala 31:{21,21}]
    hram_80 <= mux(reset, _hram_WIRE_80, _GEN_623) @[Bus.scala 31:{21,21}]
    hram_81 <= mux(reset, _hram_WIRE_81, _GEN_624) @[Bus.scala 31:{21,21}]
    hram_82 <= mux(reset, _hram_WIRE_82, _GEN_625) @[Bus.scala 31:{21,21}]
    hram_83 <= mux(reset, _hram_WIRE_83, _GEN_626) @[Bus.scala 31:{21,21}]
    hram_84 <= mux(reset, _hram_WIRE_84, _GEN_627) @[Bus.scala 31:{21,21}]
    hram_85 <= mux(reset, _hram_WIRE_85, _GEN_628) @[Bus.scala 31:{21,21}]
    hram_86 <= mux(reset, _hram_WIRE_86, _GEN_629) @[Bus.scala 31:{21,21}]
    hram_87 <= mux(reset, _hram_WIRE_87, _GEN_630) @[Bus.scala 31:{21,21}]
    hram_88 <= mux(reset, _hram_WIRE_88, _GEN_631) @[Bus.scala 31:{21,21}]
    hram_89 <= mux(reset, _hram_WIRE_89, _GEN_632) @[Bus.scala 31:{21,21}]
    hram_90 <= mux(reset, _hram_WIRE_90, _GEN_633) @[Bus.scala 31:{21,21}]
    hram_91 <= mux(reset, _hram_WIRE_91, _GEN_634) @[Bus.scala 31:{21,21}]
    hram_92 <= mux(reset, _hram_WIRE_92, _GEN_635) @[Bus.scala 31:{21,21}]
    hram_93 <= mux(reset, _hram_WIRE_93, _GEN_636) @[Bus.scala 31:{21,21}]
    hram_94 <= mux(reset, _hram_WIRE_94, _GEN_637) @[Bus.scala 31:{21,21}]
    hram_95 <= mux(reset, _hram_WIRE_95, _GEN_638) @[Bus.scala 31:{21,21}]
    hram_96 <= mux(reset, _hram_WIRE_96, _GEN_639) @[Bus.scala 31:{21,21}]
    hram_97 <= mux(reset, _hram_WIRE_97, _GEN_640) @[Bus.scala 31:{21,21}]
    hram_98 <= mux(reset, _hram_WIRE_98, _GEN_641) @[Bus.scala 31:{21,21}]
    hram_99 <= mux(reset, _hram_WIRE_99, _GEN_642) @[Bus.scala 31:{21,21}]
    hram_100 <= mux(reset, _hram_WIRE_100, _GEN_643) @[Bus.scala 31:{21,21}]
    hram_101 <= mux(reset, _hram_WIRE_101, _GEN_644) @[Bus.scala 31:{21,21}]
    hram_102 <= mux(reset, _hram_WIRE_102, _GEN_645) @[Bus.scala 31:{21,21}]
    hram_103 <= mux(reset, _hram_WIRE_103, _GEN_646) @[Bus.scala 31:{21,21}]
    hram_104 <= mux(reset, _hram_WIRE_104, _GEN_647) @[Bus.scala 31:{21,21}]
    hram_105 <= mux(reset, _hram_WIRE_105, _GEN_648) @[Bus.scala 31:{21,21}]
    hram_106 <= mux(reset, _hram_WIRE_106, _GEN_649) @[Bus.scala 31:{21,21}]
    hram_107 <= mux(reset, _hram_WIRE_107, _GEN_650) @[Bus.scala 31:{21,21}]
    hram_108 <= mux(reset, _hram_WIRE_108, _GEN_651) @[Bus.scala 31:{21,21}]
    hram_109 <= mux(reset, _hram_WIRE_109, _GEN_652) @[Bus.scala 31:{21,21}]
    hram_110 <= mux(reset, _hram_WIRE_110, _GEN_653) @[Bus.scala 31:{21,21}]
    hram_111 <= mux(reset, _hram_WIRE_111, _GEN_654) @[Bus.scala 31:{21,21}]
    hram_112 <= mux(reset, _hram_WIRE_112, _GEN_655) @[Bus.scala 31:{21,21}]
    hram_113 <= mux(reset, _hram_WIRE_113, _GEN_656) @[Bus.scala 31:{21,21}]
    hram_114 <= mux(reset, _hram_WIRE_114, _GEN_657) @[Bus.scala 31:{21,21}]
    hram_115 <= mux(reset, _hram_WIRE_115, _GEN_658) @[Bus.scala 31:{21,21}]
    hram_116 <= mux(reset, _hram_WIRE_116, _GEN_659) @[Bus.scala 31:{21,21}]
    hram_117 <= mux(reset, _hram_WIRE_117, _GEN_660) @[Bus.scala 31:{21,21}]
    hram_118 <= mux(reset, _hram_WIRE_118, _GEN_661) @[Bus.scala 31:{21,21}]
    hram_119 <= mux(reset, _hram_WIRE_119, _GEN_662) @[Bus.scala 31:{21,21}]
    hram_120 <= mux(reset, _hram_WIRE_120, _GEN_663) @[Bus.scala 31:{21,21}]
    hram_121 <= mux(reset, _hram_WIRE_121, _GEN_664) @[Bus.scala 31:{21,21}]
    hram_122 <= mux(reset, _hram_WIRE_122, _GEN_665) @[Bus.scala 31:{21,21}]
    hram_123 <= mux(reset, _hram_WIRE_123, _GEN_666) @[Bus.scala 31:{21,21}]
    hram_124 <= mux(reset, _hram_WIRE_124, _GEN_667) @[Bus.scala 31:{21,21}]
    hram_125 <= mux(reset, _hram_WIRE_125, _GEN_668) @[Bus.scala 31:{21,21}]
    hram_126 <= mux(reset, _hram_WIRE_126, _GEN_669) @[Bus.scala 31:{21,21}]
    regIE <= mux(reset, UInt<8>("h0"), _GEN_670) @[Bus.scala 36:{22,22}]
    regIF <= mux(reset, UInt<8>("h0"), _GEN_671) @[Bus.scala 37:{22,22}]
    wramReadEn <= mux(reset, UInt<1>("h0"), _GEN_0) @[Bus.scala 42:{28,28}]
    wramReadAddr <= bits(_GEN_1, 12, 0)

  module GameBoySoC :
    input clock : Clock
    input reset : UInt<1>
    output io_dbg_pc : UInt<16>
    output io_dbg_opcode : UInt<8>
    output io_dbg_a : UInt<8>
    output io_dbg_f : UInt<8>
    output io_dbg_b : UInt<8>
    output io_dbg_c : UInt<8>
    output io_dbg_d : UInt<8>
    output io_dbg_e : UInt<8>
    output io_dbg_h : UInt<8>
    output io_dbg_l : UInt<8>
    output io_dbg_state : UInt<8>
    output io_dbg_tcycle : UInt<8>
    output io_dbg_mcycle : UInt<8>
    output io_dbg_IR : UInt<8>

    inst cpu of LR35902_Core @[GameBoySoc.scala 39:19]
    inst bus of Bus @[GameBoySoc.scala 40:19]
    io_dbg_pc <= cpu.io_dbg_pc @[GameBoySoc.scala 62:17]
    io_dbg_opcode <= cpu.io_dbg_opcode @[GameBoySoc.scala 63:17]
    io_dbg_a <= cpu.io_dbg_a @[GameBoySoc.scala 65:12]
    io_dbg_f <= cpu.io_dbg_f @[GameBoySoc.scala 66:12]
    io_dbg_b <= cpu.io_dbg_b @[GameBoySoc.scala 67:12]
    io_dbg_c <= cpu.io_dbg_c @[GameBoySoc.scala 68:12]
    io_dbg_d <= cpu.io_dbg_d @[GameBoySoc.scala 69:12]
    io_dbg_e <= cpu.io_dbg_e @[GameBoySoc.scala 70:12]
    io_dbg_h <= cpu.io_dbg_h @[GameBoySoc.scala 71:12]
    io_dbg_l <= cpu.io_dbg_l @[GameBoySoc.scala 72:12]
    io_dbg_state <= cpu.io_dbg_state @[GameBoySoc.scala 77:17]
    io_dbg_tcycle <= cpu.io_dbg_tcycle @[GameBoySoc.scala 78:17]
    io_dbg_mcycle <= cpu.io_dbg_mcycle @[GameBoySoc.scala 79:17]
    io_dbg_IR <= cpu.io_dbg_IR @[GameBoySoc.scala 80:17]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_memReadData <= bus.io_cpuReadData @[GameBoySoc.scala 51:23]
    cpu.io_ieReg <= bus.io_ieReg @[GameBoySoc.scala 56:16]
    cpu.io_ifReg <= bus.io_ifReg @[GameBoySoc.scala 57:16]
    bus.clock <= clock
    bus.reset <= reset
    bus.io_cpuAddress <= cpu.io_memAddr @[GameBoySoc.scala 45:23]
    bus.io_cpuRead <= cpu.io_memRead @[GameBoySoc.scala 46:23]
    bus.io_cpuWrite <= cpu.io_memWrite @[GameBoySoc.scala 47:23]
    bus.io_cpuWriteData <= cpu.io_memWriteData @[GameBoySoc.scala 48:23]
