<root><simulation><result_generated_time />2023-05-12 16:34:41<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />53/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [512, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 8), ('OY', 4)]], [[('C', 8), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('OY', 2), ('C', 8)], [('OX', 8), ('OY', 4)]], [], []]<O />[[[('C', 8)], []], [[('OY', 2), ('K', 2)], [('OX', 8), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 9), ('C', 3), ('OY', 7)], [('K', 2), ('K', 4), ('OX', 7)], []]<I />[[('K', 9), ('C', 3), ('OY', 7), ('K', 2), ('K', 4)], [('OX', 7)], []]<O />[[('K', 9), ('C', 3)], [('OY', 7), ('K', 2), ('K', 4), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [64.0, 7, 7, 1], 'I': [2.0, 72.0, 1.0, 1.0], 'O': [8.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [216, 27648, 27648], 'I': [168, 602112, 602112], 'O': [72, 3612672, 3612672], 'O_partial': [72, 0, 0], 'O_final': [0, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.42, 0.0, 0.0], 'I': [0.33, 0.02, 0.0], 'O': [0.14, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.42, 0.13, 0.0], 'I': [0.33, 0.13, 0.0], 'O': [0.14, 0.13, 0.0]}<effective_mem_size_bit />{'W': [216, 27648, 27648], 'I': [168, 602112, 602112], 'O': [72, 516096, 3612672], 'O_partial': [72, 0, 0], 'O_final': [0, 516096, 3612672]}<total_unit_count />{'W': [1024, 16, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [512, 512, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [64.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[169344, 24192], [24192, 3456], [3456, 0]]<I />[[602112, 75264], [75264, 75264], [75264, 0]]<O />[[(903168, 1354752), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(903168, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21168, 3024], [378, 54], [14, 0]]<I />[[75264, 9408], [1176, 1176], [294, 0]]<O />[[(112896, 169344), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([112896, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23696493.8<mem_energy_breakdown><W />[8.2, 44.8, 18.0]<I />[28.7, 233.1, 391.6]<O />[118.6, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8954<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8954<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11821<latency_cycle_without_data_loading />10584<ideal_computing_cycle />10584<data_loading><load_cycle_total />1237<load_cycle_individual />{'W': [7, 54, 0], 'I': [168, 1176, 0]}<load_cycle_combined />{'W': 54, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-10583], [-10230, -10010], [-10584, -10584]], 'I': [[-10583], [-9054, -8064], [-10584, -10584]], 'O': [[-10584], [-10192, -3528], [-3528, -8820]]}<mem_stall_cycle_shared />{'W': [[-10583], [-10230, 0], [0, 0]], 'I': [[-10583], [-9054, 0], [0, 0]], 'O': [[-10584], [-10192, -3528], [-3528, -8820]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [216, 27648, 27648], 'I': [168, 602112, 602112], 'O': [72, 3612672, 3612672], 'O_partial': [72, 0, 0], 'O_final': [0, 3612672, 3612672]}<data_size_each_level_total />{'W': [3456, 27648, 27648], 'I': [86016, 602112, 602112], 'O': [9216, 3612672, 3612672]}<loop_cycles_each_level />{'W': [189, 10584, 10584], 'I': [1512, 10584, 10584], 'O': [27, 10584, 10584]}<top_ir_loop_size />{'W': [7, 7, 1], 'I': [8, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [18.3, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.1], [56.9, 56.9], [56.9, 56.9]], 'O': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 2.6]], 'I': [[8.0, 0.9], [455.1, 56.9], [56.9, 56.9]], 'O': [[8.0, 8.0], [1024.0, 341.3], [341.3, 341.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [18.3, 2.6], [2.6, 0]], 'I': [[8.0, 0.1], [56.9, 56.9], [56.9, 0]], 'O': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [416.5, 400.8], [59.5, 341.3]], 'I': [[8.0, 0.1], [416.5, 400.8], [59.5, 341.3]], 'O': [[8.0, 2.7], [416.5, 400.8], [59.5, 341.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10584], [189, 189, 56], [10584, 10584, 1]], 'I': [[1, 1, 10584], [1512, 1512, 7], [10584, 10584, 1]], 'O': [[1, 1, 10584], [27, 27, 392], [10584, 10584, 1]]}<trans_time_real />{'W': [[0, 1, 10584], [[3, 189, 56], [7, 189, 56]], [[54, 10584, 1], [13, 10584, 1]]], 'I': [[0, 1, 10584], [[3, 1512, 7], [168, 1512, 7]], [[1176, 10584, 1], [294, 10584, 1]]], 'O': [[0, 1, 10584], [[1, 27, 392], [18, 27, 392]], [[7056, 10584, 1], [1764, 10584, 1]]]}<single_stall_cycle />{'W': [[-1], [-186, -182], [-10530, -10570]], 'I': [[-1], [-1509, -1344], [-9408, -10290]], 'O': [[-1], [-26, -9], [-3528, -8820]]}<single_stall_count />{'W': [10583, 55, 0], 'I': [10583, 6, 0], 'O': [10584, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [385, 0], 'I': [1008, 0], 'O': [7056, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9191, -10584], [-3528, -3528]], 1: [[-10584, -10584], [-3528, -10584]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>