INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 17:23:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 buffer12/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.560ns (16.518%)  route 2.830ns (83.482%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 5.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          1.232     1.232    buffer12/control/clk
    SLICE_X40Y112        FDRE                                         r  buffer12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.259     1.491 r  buffer12/control/fullReg_reg/Q
                         net (fo=73, routed)          0.427     1.918    buffer12/control/fullReg_reg_0
    SLICE_X39Y111        LUT5 (Prop_lut5_I3_O)        0.043     1.961 r  buffer12/control/out0_valid_INST_0_i_7/O
                         net (fo=1, routed)           0.448     2.409    buffer12/control/out0_valid_INST_0_i_7_n_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.043     2.452 r  buffer12/control/out0_valid_INST_0_i_5/O
                         net (fo=1, routed)           0.354     2.806    buffer12/control/out0_valid_INST_0_i_5_n_0
    SLICE_X37Y112        LUT5 (Prop_lut5_I0_O)        0.043     2.849 r  buffer12/control/out0_valid_INST_0_i_4/O
                         net (fo=12, routed)          0.203     3.052    buffer8/control/cmpi0_result
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.043     3.095 f  buffer8/control/dataReg[7]_i_2/O
                         net (fo=11, routed)          0.336     3.432    buffer10/fifo/Memory_reg[0][0]_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.475 f  buffer10/fifo/dataReg[31]_i_3/O
                         net (fo=68, routed)          0.398     3.873    buffer10/fifo/Empty_reg_0
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.043     3.916 f  buffer10/fifo/Head[2]_i_2__0/O
                         net (fo=11, routed)          0.125     4.041    buffer6/control/dataReg_reg[0]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.043     4.084 r  buffer6/control/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.538     4.622    mux0/tehb/E[0]
    SLICE_X49Y112        FDRE                                         r  mux0/tehb/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=380, unset)          1.095     5.095    mux0/tehb/clk
    SLICE_X49Y112        FDRE                                         r  mux0/tehb/dataReg_reg[11]/C
                         clock pessimism              0.085     5.180    
                         clock uncertainty           -0.035     5.145    
    SLICE_X49Y112        FDRE (Setup_fdre_C_CE)      -0.201     4.944    mux0/tehb/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  0.321    




