Analysis & Synthesis report for exp5_4_2
Thu Oct 08 09:50:04 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: div_N:A
 13. Parameter Settings for User Entity Instance: div_N1:C
 14. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod6
 15. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod12
 16. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod9
 17. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div6
 19. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod7
 21. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod13
 22. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod10
 23. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div7
 25. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div4
 26. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod8
 27. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod14
 28. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod11
 29. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div8
 31. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod3
 33. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod4
 34. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod5
 35. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod2
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 08 09:50:04 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; exp5_4_2                                    ;
; Top-level Entity Name           ; exp5_4_2                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 164                                         ;
; Total pins                      ; 51                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; exp5_4_2           ; exp5_4_2           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; CLK_div_N.v                      ; yes             ; User Verilog HDL File        ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v                ;         ;
; counter.v                        ; yes             ; User Verilog HDL File        ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v                  ;         ;
; exp5_4_2.v                       ; yes             ; User Verilog HDL File        ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v                 ;         ;
; div_N1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc       ;         ;
; db/lpm_divide_82m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_82m.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_sse.tdf       ;         ;
; db/lpm_divide_5am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_5am.tdf      ;         ;
; db/lpm_divide_b2m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_b2m.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_2te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_2te.tdf       ;         ;
; db/lpm_divide_a2m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_a2m.tdf      ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_dkh.tdf ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_0te.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1002      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1861      ;
;     -- 7 input functions                    ; 14        ;
;     -- 6 input functions                    ; 125       ;
;     -- 5 input functions                    ; 106       ;
;     -- 4 input functions                    ; 175       ;
;     -- <=3 input functions                  ; 1441      ;
;                                             ;           ;
; Dedicated logic registers                   ; 164       ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; set~input ;
; Maximum fan-out                             ; 126       ;
; Total fan-out                               ; 6174      ;
; Average fan-out                             ; 2.90      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |exp5_4_2                                 ; 1861 (0)            ; 164 (0)                   ; 0                 ; 0          ; 51   ; 0            ; |exp5_4_2                                                                                                            ; exp5_4_2            ; work         ;
;    |counter:B|                            ; 1774 (497)          ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B                                                                                                  ; counter             ; work         ;
;       |lpm_divide:Div0|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div1|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div1|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div2|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div2|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div2|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div2|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div3|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div3|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div4|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div4|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div4|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div4|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div5|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div5|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div6|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div6|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div6|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div6|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div7|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div7|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div8|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div8|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div8|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Div8|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod0|                   ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_b2m:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                    ; lpm_divide_b2m      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Mod10|                  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod10|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod10|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod10|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod11|                  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod11|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod11|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod11|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod12|                  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod12|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod12|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod12|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod13|                  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod13|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod13|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod13|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod14|                  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod14                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod14|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod14|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod14|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod1|                   ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_b2m:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod1|lpm_divide_b2m:auto_generated                                                    ; lpm_divide_b2m      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Mod2|                   ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|  ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod2|lpm_divide_a2m:auto_generated                                                    ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider| ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                        ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|    ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider  ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod3|                   ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_b2m:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod3|lpm_divide_b2m:auto_generated                                                    ; lpm_divide_b2m      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod3|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod3|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Mod4|                   ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_b2m:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod4|lpm_divide_b2m:auto_generated                                                    ; lpm_divide_b2m      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod4|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod4|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Mod5|                   ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_a2m:auto_generated|  ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod5|lpm_divide_a2m:auto_generated                                                    ; lpm_divide_a2m      ; work         ;
;             |sign_div_unsign_dkh:divider| ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod5|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                        ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_0te:divider|    ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod5|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider  ; alt_u_div_0te       ; work         ;
;       |lpm_divide:Mod6|                   ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod6|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod6|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod6|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod7|                   ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod7|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod7|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod7|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod8|                   ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod8|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod8|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod8|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod9|                   ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod9|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod9|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|counter:B|lpm_divide:Mod9|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;    |div_N1:C|                             ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|div_N1:C                                                                                                   ; div_N1              ; work         ;
;    |div_N:A|                              ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_4_2|div_N:A                                                                                                    ; div_N               ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; counter:B|HEX0[0]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[1]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[2]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[3]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[4]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[5]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX0[6]                                   ; counter:B|HEX0[6]   ; yes                    ;
; counter:B|HEX1[0]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[1]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[2]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[3]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[4]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[5]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX1[6]                                   ; counter:B|HEX1[6]   ; yes                    ;
; counter:B|HEX2[0]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[1]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[2]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[3]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[4]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[5]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX2[6]                                   ; counter:B|HEX2[6]   ; yes                    ;
; counter:B|HEX3[0]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[1]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[2]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[3]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[4]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[5]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX3[6]                                   ; counter:B|HEX3[6]   ; yes                    ;
; counter:B|HEX4[0]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[1]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[2]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[3]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[4]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[5]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX4[6]                                   ; counter:B|HEX4[6]   ; yes                    ;
; counter:B|HEX5[0]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[1]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[2]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[3]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[4]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[5]                                   ; counter:B|HEX5[6]   ; yes                    ;
; counter:B|HEX5[6]                                   ; counter:B|HEX5[6]   ; yes                    ;
; Number of user-specified and inferred latches = 42  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------+
; Registers Removed During Synthesis                                     ;
+---------------------------------------+--------------------------------+
; Register name                         ; Reason for Removal             ;
+---------------------------------------+--------------------------------+
; counter:B|sign                        ; Merged with counter:B|find_set ;
; Total Number of Removed Registers = 1 ;                                ;
+---------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |exp5_4_2|counter:B|c_hour[2]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_second[5] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_minute[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_hour[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_second[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_minute[6] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |exp5_4_2|counter:B|s_hour[5]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |exp5_4_2|counter:B|c_minute[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |exp5_4_2|counter:B|c_second[1] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |exp5_4_2|counter:B|hour[7]     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |exp5_4_2|counter:B|hour[4]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp5_4_2|counter:B|second[7]   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |exp5_4_2|counter:B|second[5]   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |exp5_4_2|counter:B|minute[7]   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |exp5_4_2|counter:B|minute[5]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX2[6]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX0[0]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX1[0]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX2[5]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX3[0]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX4[0]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |exp5_4_2|counter:B|HEX5[6]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_N:A ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; N              ; 25000000 ; Signed Integer           ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_N1:C ;
+----------------+--------+-----------------------------+
; Parameter Name ; Value  ; Type                        ;
+----------------+--------+-----------------------------+
; N              ; 250000 ; Signed Integer              ;
+----------------+--------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod12 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod9 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod13 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod10 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod8 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod14 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod11 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div8 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 6              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 6              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 6              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 6              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:B|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 164                         ;
;     ENA               ; 72                          ;
;     ENA SCLR          ; 24                          ;
;     SCLR              ; 64                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 1861                        ;
;     arith             ; 824                         ;
;         0 data inputs ; 191                         ;
;         1 data inputs ; 230                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 266                         ;
;         4 data inputs ; 82                          ;
;     extend            ; 14                          ;
;         7 data inputs ; 14                          ;
;     normal            ; 893                         ;
;         2 data inputs ; 287                         ;
;         3 data inputs ; 282                         ;
;         4 data inputs ; 93                          ;
;         5 data inputs ; 106                         ;
;         6 data inputs ; 125                         ;
;     shared            ; 130                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 106                         ;
; boundary_port         ; 51                          ;
;                       ;                             ;
; Max LUT depth         ; 12.90                       ;
; Average LUT depth     ; 9.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 08 09:49:48 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_4_2 -c exp5_4_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_n.v
    Info (12023): Found entity 1: div_N File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exp5_4_2.v
    Info (12023): Found entity 1: exp5_4_2 File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_n1.v
    Info (12023): Found entity 1: div_N1 File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v Line: 1
Info (12127): Elaborating entity "exp5_4_2" for the top level hierarchy
Info (12128): Elaborating entity "div_N" for hierarchy "div_N:A" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 6
Warning (10230): Verilog HDL assignment warning at CLK_div_N.v(9): truncated value with size 32 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v Line: 9
Info (12128): Elaborating entity "div_N1" for hierarchy "div_N1:C" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 7
Warning (10230): Verilog HDL assignment warning at div_N1.v(9): truncated value with size 32 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v Line: 9
Info (12128): Elaborating entity "counter" for hierarchy "counter:B" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 9
Warning (10230): Verilog HDL assignment warning at counter.v(45): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 45
Warning (10230): Verilog HDL assignment warning at counter.v(48): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 48
Warning (10230): Verilog HDL assignment warning at counter.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 55
Warning (10230): Verilog HDL assignment warning at counter.v(80): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 80
Warning (10230): Verilog HDL assignment warning at counter.v(82): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 82
Warning (10230): Verilog HDL assignment warning at counter.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 84
Warning (10230): Verilog HDL assignment warning at counter.v(101): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 101
Warning (10230): Verilog HDL assignment warning at counter.v(103): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 103
Warning (10230): Verilog HDL assignment warning at counter.v(105): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 105
Warning (10230): Verilog HDL assignment warning at counter.v(111): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 111
Warning (10230): Verilog HDL assignment warning at counter.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 120
Warning (10230): Verilog HDL assignment warning at counter.v(126): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 126
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX0", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX1", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX2", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX3", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX4", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable "HEX5", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 134
Info (10041): Inferred latch for "HEX5[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX5[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX4[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX3[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX2[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX1[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[0]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[1]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[2]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[3]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[4]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[5]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (10041): Inferred latch for "HEX0[6]" at counter.v(262) File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod6" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 150
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod12" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 406
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod9" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 278
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div6" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 427
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div3" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 299
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod7" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 192
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod13" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 448
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod10" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 320
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div1" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div7" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 469
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div4" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 341
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod8" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod14" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 490
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod11" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div2" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 255
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div8" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 511
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Div5" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 383
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod3" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod4" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 103
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod5" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod1" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:B|Mod2" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 84
Info (12130): Elaborated megafunction instantiation "counter:B|lpm_divide:Mod6" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 150
Info (12133): Instantiated megafunction "counter:B|lpm_divide:Mod6" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 150
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "counter:B|lpm_divide:Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 171
Info (12133): Instantiated megafunction "counter:B|lpm_divide:Div0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 171
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_5am.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "counter:B|lpm_divide:Mod3" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 101
Info (12133): Instantiated megafunction "counter:B|lpm_divide:Mod3" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf
    Info (12023): Found entity 1: lpm_divide_b2m File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_b2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_ekh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_2te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "counter:B|lpm_divide:Mod5" File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 105
Info (12133): Instantiated megafunction "counter:B|lpm_divide:Mod5" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf
    Info (12023): Found entity 1: lpm_divide_a2m File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_a2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_0te.tdf Line: 22
Warning (13012): Latch counter:B|HEX0[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX0[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX1[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX2[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX3[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX4[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[0] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[1] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[2] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[3] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[4] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[5] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Warning (13012): Latch counter:B|HEX5[6] has unsafe behavior File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal set File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v Line: 2
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1936 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1885 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Thu Oct 08 09:50:04 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg.


