
  [ 
    {
      "sub": "Submitted",
      "type": "2025",
      "status": "IEEE TIM",
      "title": "",
      "image": "",
      "journal": "IEEE TIM",
      "reference":"",      
      "authors": [
        "Ji-Ho Kim",
        "Jae-Hyeon Pyeon",
        "Min-Seong Choo."
      ],
      "figure": [ "jh-kim-profile-img.png", "jh-pyeon-profile-img.png", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "sub": "In Revision",
      "type": "2025",
      "status": "IEEE JETCAS",
      "title": "",
      "image": "",
      "journal": "IEEE JETCAS",
      "reference":"",       
      "authors": [
        "Shin-Uk Kang",
        "Dong-Hyun Lee",
        "Min-Gwon Song",
        "Mingoo Seok", 
        "Min-Seong Choo."
      ],
      "figure": [ "su-kang-profile-img.jpg", "dh-lee-profile-img.png","mg-song-profile-img.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE JSSC",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE JSSC",
      "reference":"",           
      "authors": [
        "Jae-Hyeon Pyeon...", 
        "Min-Seong Choo."
      ],
      "figure": [ "jh-pyeon-profile-img.png", "ih-han-profile-img.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE TCAS-I",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE TCAS-I",
      "reference":"",       
      "authors": [
        "Sang-Hyun Ok...", 
        "Min-Seong Choo."
      ],
      "figure": [ "sh-ok-profile-img.jpg", "jg-lee-profile-img.jpeg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE TCAS-I",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE TCAS-I",
      "reference":"",       
      "authors": [
        "Dong-Ho Kim, Seung-Mo Jin...", 
        "Min-Seong Choo."
      ],
      "figure": ["sm-jin-profile-img.png", "dh-kim-profile-image.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "sub": "",      
      "type": "2025",
      "status": "IEEE TVLSI",
      "title": "A Pattern-Dependent Pulse Filtering Technique for Low-Jitter Injection-Locked CDR in 28-nm CMOS",
      "image": "",
      "journal": "IEEE TVLSI",
      "reference":"in <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>, vol. 34, no. 2, pp. 711-715, Feb. 2026.",      
      "authors": ["J. Kim", "Y.-W. Kim", "S. Lee", "Y. Jung", "M.-S. Choo", "and K. Park"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11289554"
    },
    {
      "sub": "",      
      "type": "2025",
      "status": "IEEE MWTL",
      "title": "A Stagger-Tuned Cryogenic Broadband CMOS Three-Stage Cascode LNA for Quantum Computing",
      "image": "",
      "journal": "IEEE MWTL",
      "reference":"in <i>IEEE Microwave and Wireless Technology Letters</i> (Early Access).",   
      "authors": ["W.-J. Chang", "J. Kwon", "G. Kim", "I. Jeon", "J. Shin", "S. J. Kim", "H.-D. Gwon", "M.-S. Choo", "and T. H. Jang"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11272918"
    },    
        {
      "sub": "",      
      "type": "2025",
      "status": "JICAS",
      "title": "Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology",
      "image": "",
      "journal": "JICAS",
      "reference":"IDEC Journal of Integrated Circuits and Systems, 11(4), 52-57, 2025.",   
      "authors": ["I.-H. Han", "M.-S. Choo"],
      "figure": ["ih-han-profile-img.jpg", "minseong-chu-profile-img.png"],
      "link": "https://www.kci.go.kr/kciportal/ci/sereArticleSearch/ciSereArtiView.kci?sereArticleSearchBean.artiId=ART003245290"
    },    
    {
      "type": "2025",
      "status": "IEEE JSSC",
      "title": "A 14-to-32-Gb/s Deadzone-Free Referenceless CDR With Autocovariance-Based Seamless Frequency Detector in 40-nm CMOS Technology",
      "image": "",
      "journal": "IEEE JSSC",
      "reference":"in <i>IEEE Journal of Solid-State Circuits</i>, vol. 60, no. 10, pp. 3602-3612, Oct. 2025.",
      "authors": ["H.-S. Choi", "J.-G. Lee", "S.-H. Gong", "K.-H. Lee", "D. Koh", "J.-W. Sull", "H. Do", "C.-H. Kye", "D.-K. Jeong", "K. Park", "and M.-S. Choo"],
      "figure": ["jg-lee-profile-img.jpeg", "sh-gong-profile-image.jpg", "minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11029275"
    },
    {
      "type": "2025",
      "status": "IEEE TVLSI",
      "title": "A Supply Noise-Insensitive Ring DCO With a Self-Biased Shunt Regulator Array in Wide-Range Digital PLL",
      "image": "",
      "journal": "IEEE TVLSI",
      "reference":"in <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>, vol. 33, no. 8, pp. 2349-2353, Aug. 2025.",      
      "authors": ["K. Baek", "J. Kim", "K. Kim", "D.-K. Jeong", "and M.-S. Choo"],
      "figure": ["jh-kim-profile-img.png", "minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11017684"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-II",
      "title": "High-Precision Built-In Phase Noise Measurement Circuit with a Hybrid ΔΣ Time-to-Digital Converter For SoC Clocking Applications",
      "image": "",
      "journal": "IEEE TCAS-II",
      "reference":"in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, vol. 71, no. 11, pp. 4613-4617, Nov. 2024.",      
      "authors": ["J. Choi","S. Na", "H. Kim", "H. Roh", "Y. Cho", "M. Choi", "M.-S. Choo", "and J. Roh"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/abstract/document/10614194"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-I",
      "title": "Design Methodology for Compact Single-Channel 3-Stage Capacitor-Array-Assisted Charge-Injection DAC-Based SAR ADC",
      "image": "",
      "journal": "IEEE TCAS-I",
      "reference":"in <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, vol. 71, no. 11, pp. 4973-4984, Nov. 2024.",      
      "authors": ["C.-H. Kye", "Y.-J. Byeon", "K. Choo", "and M.-S. Choo"],
      "figure": ["yj-byeon-profile-img.png","minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/10586762"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-II",
      "title": "3.2-GHz Digital Phase-Locked Loop with Autocorrelation-based Direct Jitter Correction",
      "image": "",
      "journal": "IEEE TCAS-II",
      "reference":"in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, vol. 71, no. 9, pp. 4091-4095, Sept. 2024.",      
      "authors": ["G. Park", "S. Yeom", "I.-W. Jang", "D. Lee", "J. Han", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/10507171"
    },
    {
    
      "type": "2024",
      "status": "IEEK JSTS",
      "title": "A 4.5-to-14 GHz PLL-based Clock Driver with Wide-range 3-shaped LC-VCOs for GDDR6 DRAM Test",
      "image": "",
      "journal": "JSTS",
      "reference":"in <i>Journal of Semiconductor Technology and Science</i>, 24(3), 284-288, 2024.",       
      "authors": ["C.-H. Kye", "J. Kim", "D.-K. Jeong", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11825975"
    },
    {
     
      "type": "2023",
      "status": "IEEE ACCESS",
      "title": "An Automated Design Methodology for Ring Voltage-Controlled Oscillators in Nanometer CMOS Technologies",
      "image": "img/j11.png",
      "journal": "IEEE ACCESS",
      "reference":"in <i>IEEE Access</i>, vol. 11, pp. 7530-7539, 2023.",   
      "authors": ["D. Lee", "G. Park", "J. Han", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/abstract/document/10002363/"
    },  
  {
   
    "type": "2021",
    "status": "IEEE JSSC",
    "title": "A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier with Real-Time Offset Tracking using Time-Division Dual Calibration",
    "image": "img/j10.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "reference":"in <i>IEEE Journal of Solid-State Circuits</i>, vol. 56, no. 8, pp. 2525-2538, Aug. 2021.",     
    "authors": ["M.-S. Choo", "S. Kim", "H.-G. Ko", "S.-Y. Cho", "K. Park", "J. Lee", "S. Shin", "H. Chi", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/9386211"
  },
  {
   
    "type": "2021",
    "status": "IEEE JSSC",
    "title": "A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS",
    "image": "img/j9.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "reference":"in <i>IEEE Journal of Solid-State Circuits</i>, vol. 56, no. 5, pp. 1597-1607, May. 2021.",     
    "authors": ["K. Park", "K. Lee", "S.-Y. Cho", "J. Lee", "J. Hwang", "M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/9239394"
  },
  {
   
    "type": "2020",
    "status": "JSE",
    "title": "Review of Injection-Locked Oscillators",
    "image": "img/j8.png",
    "journal": "Journal of Semiconductor Engineering (JSE)",
    "reference":"<i>Journal of semiconductor engineering</i>, vol. 1, no. 1, pp. 1–12, Jun. 2020.",  
    "authors": ["M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://koreascience.kr/article/JAKO202021262090393.page"
  },
  {
   
    "type": "2019",
    "status": "IEEE TCAS-II",
    "title": "A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Adjustment of Phase Domain Response",
    "image": "img/j7.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, vol. 66, no. 12, pp. 1932-1936, Dec. 2019.",   
    "authors": ["M.-S. Choo", "Y. Song", "S.-Y. Cho", "H.-G. Ko", "K. Park", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/8883248"
  },
  {
   
    "type": "2019",
    "status": "IEEE SSC-L",
    "title": "A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator",
    "image": "img/j5.png",
    "journal": "IEEE Solid-State Circuits Letters (SSC-L)",
    "reference":"in <i>IEEE Solid-State Circuits Letters</i>, vol. 2, no. 11, pp. 244-247, Nov. 2019.",    
    "authors": ["M. Choi", "C.-H. Kye", "J. Oh", "M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8771119"
  },
  {
  
    "type": "2019",
    "status": "IEEE JSSC",
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology",
    "image": "img/c4.png",
    "journal": "IEEE Asian Solid-State Circuits Conference (A-SSCC) invited to JSSC",
    "reference":"in <i>IEEE Journal of Solid-State Circuits</i>, vol. 54, no. 10, pp. 2812-2822, Oct. 2019.",   
    "authors": ["M.-S. Choo","K. Park", "H.-G. Ko", "S.-Y. Cho", "K. Lee", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/8781914"
  },
  {
  
    "type": "2018",
    "status": "IEEE TCAS-II",
    "title": "An optimum injection-timing tracking loop for 5-GHz, 1.13-mW/GHz RO-based injection-locked PLL with 152-fs integrated jitter",
    "image": "img/j4.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, vol. 65, no. 12, pp. 1819-1823, Dec. 2018.",    
    "authors": ["M.-S. Choo", "H.-G. Ko", "S.-Y. Cho", "K. Lee", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8514813"
  },
  {
  
    "type": "2018",
    "status": "IEEE TCAS-I",
    "title": "A 2.5–5.6 GHz subharmonically injection-locked all-digital PLL with dual-edge complementary switched injection",
    "image": "img/j3.png",
    "journal": "IEEE Transactions on Circuits and Systems-I: Regular Links (TCAS-I)",
    "reference":"in <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, vol. 65, no. 9, pp. 2691-2702, Sept. 2018",    
    "authors": ["S.-Y. Cho", "S. Kim", "M.-S. Choo", "H.-G. Ko", "J. Lee", "W. Bae", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8292824"
  },
  {
  
    "type": "2017",
    "status": "IEEE TCAS-II",
    "title": "A 55.1 mW 1.62-to-8.1 Gb/s video interface receiver generating up to 680 MHz stream clock over 20 dB loss channel",
    "image": "img/j2.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, vol. 64, no. 12, pp. 1432-1436, Dec. 2017.",   
    "authors": ["K. Park", "J. Lee", "K. Lee", "M.-S. Choo", "S. Jang", "S.-H. Chu", "S. Kim", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8022928"
  },
  {
  
    "type": "2016",
    "status": "IEEK JSTS",
    "title": "A 285-fs rms Integrated Jitter Injection-Locked Ring PLL with Charge-Stored Complementary Switch Injection Technique",
    "image": "img/j1.png",
    "journal": "Journal of Semiconductor Technology and Science (JSTS)",
    "reference":"<i>Journal of Semiconductor Technology and Science</i>, vol. 16, no. 6, pp. 860–866, Dec. 2016.",  
    "authors": ["S. Kim", "S. Jang", "S.-Y. Cho", "M.-S. Choo", "G.-S. Jeong", "W. Bae", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://koreascience.kr/article/JAKO201607959403082.page"
  }
]