// Seed: 3835206425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial return id_1;
  parameter id_7 = 1;
  genvar id_8;
  logic id_9;
endmodule
module module_1 #(
    parameter id_5 = 32'd7
) (
    id_1,
    id_2['b0 : id_5&1],
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_4,
      id_7,
      id_3
  );
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
endmodule
