# Copyright (c) 2011-2021 Columbia University, System Level Design Group
# # SPDX-License-Identifier: Apache-2.0

# pins which are connected to motherboard connector BC2
# and connector BA1 on x-board EB-PDS-DDR3-R2
#bc2_eb1_A0
set_property PACKAGE_PIN AN41 [get_ports {ddr3_addr[0]}]
#bc2_eb1_A1
set_property PACKAGE_PIN AP44 [get_ports {ddr3_addr[1]}]
#bc2_eb1_A2
set_property PACKAGE_PIN AP43 [get_ports {ddr3_addr[2]}]
#bc2_eb1_A3
set_property PACKAGE_PIN AP40 [get_ports {ddr3_addr[3]}]
#bc2_eb1_A4
set_property PACKAGE_PIN AN39 [get_ports {ddr3_addr[4]}]
#bc2_eb1_A5
set_property PACKAGE_PIN AP36 [get_ports {ddr3_addr[5]}]
#bc2_eb1_A6
set_property PACKAGE_PIN AN36 [get_ports {ddr3_addr[6]}]
#bc2_eb1_A7
set_property PACKAGE_PIN AR36 [get_ports {ddr3_addr[7]}]
#bc2_eb1_A8
set_property PACKAGE_PIN AR35 [get_ports {ddr3_addr[8]}]
#bc2_eb1_A9
set_property PACKAGE_PIN AP39 [get_ports {ddr3_addr[9]}]
#bc2_eb1_A10
set_property PACKAGE_PIN AP38 [get_ports {ddr3_addr[10]}]
#bc2_eb1_A11
set_property PACKAGE_PIN AN38 [get_ports {ddr3_addr[11]}]
#bc2_eb1_A12
set_property PACKAGE_PIN AN37 [get_ports {ddr3_addr[12]}]
#bc2_eb1_A13
set_property PACKAGE_PIN AR38 [get_ports {ddr3_addr[13]}]
#bc2_eb1_A14
set_property PACKAGE_PIN AR37 [get_ports {ddr3_addr[14]}]
#bc2_eb1_BA0
set_property PACKAGE_PIN AT43 [get_ports {ddr3_ba[0]}]
#bc2_eb1_BA1
set_property PACKAGE_PIN AR43 [get_ports {ddr3_ba[1]}]
#bc2_eb1_BA2
set_property PACKAGE_PIN AP41 [get_ports {ddr3_ba[2]}]
#bc2_eb1_CASn
set_property PACKAGE_PIN AR41 [get_ports ddr3_cas_n]
#bc2_eb1_CK
#bc2_eb1_CKE
set_property PACKAGE_PIN AU41 [get_ports {ddr3_cke[0]}]
#bc2_eb1_CKn
set_property PACKAGE_PIN AP34 [get_ports {ddr3_ck_p[0]}]
set_property PACKAGE_PIN AP35 [get_ports {ddr3_ck_n[0]}]
#bc2_eb1_CLK_200MHZ
#set_property  PACKAGE_PIN AU39 [get_ports {sys_clk_p}]
#bc2_eb1_CLK_200MHZn
#set_property  PACKAGE_PIN AU40 [get_ports {sys_clk_n}]
#bc2_eb1_20CSn
set_property PACKAGE_PIN AT42 [get_ports {ddr3_cs_n[0]}]
#bc2_eb1_DQ00_D0
set_property PACKAGE_PIN AK41 [get_ports {ddr3_dq[0]}]
#bc2_eb1_DQ00_D1
set_property PACKAGE_PIN AK40 [get_ports {ddr3_dq[1]}]
#bc2_eb1_DQ00_D2
set_property PACKAGE_PIN AL40 [get_ports {ddr3_dq[2]}]
#bc2_eb1_DQ00_D3
set_property PACKAGE_PIN AH43 [get_ports {ddr3_dq[3]}]
#bc2_eb1_DQ00_D4
set_property PACKAGE_PIN AH44 [get_ports {ddr3_dq[4]}]
#bc2_eb1_DQ00_D5
set_property PACKAGE_PIN AJ43 [get_ports {ddr3_dq[5]}]
#bc2_eb1_DQ00_D6
set_property PACKAGE_PIN AJ44 [get_ports {ddr3_dq[6]}]
#bc2_eb1_DQ00_D7
set_property PACKAGE_PIN AJ39 [get_ports {ddr3_dq[7]}]
#bc2_eb1_DQ00_DM
set_property PACKAGE_PIN AJ41 [get_ports {ddr3_dm[0]}]
#bc2_eb1_DQ00_DQS
#bc2_eb1_DQ00_DQSn
set_property PACKAGE_PIN AK42 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN AK43 [get_ports {ddr3_dqs_n[0]}]
#bc2_eb1_DQ01_D0
set_property PACKAGE_PIN BC41 [get_ports {ddr3_dq[8]}]
#bc2_eb1_DQ01_D1
set_property PACKAGE_PIN BD40 [get_ports {ddr3_dq[9]}]
#bc2_eb1_DQ01_D2
set_property PACKAGE_PIN BD41 [get_ports {ddr3_dq[10]}]
#bc2_eb1_DQ01_D3
set_property PACKAGE_PIN BC39 [get_ports {ddr3_dq[11]}]
#bc2_eb1_DQ01_D4
set_property PACKAGE_PIN BD39 [get_ports {ddr3_dq[12]}]
#bc2_eb1_DQ01_D5
set_property PACKAGE_PIN BB39 [get_ports {ddr3_dq[13]}]
#bc2_eb1_DQ01_D6
set_property PACKAGE_PIN BB40 [get_ports {ddr3_dq[14]}]
#bc2_eb1_DQ01_D7
set_property PACKAGE_PIN AY40 [get_ports {ddr3_dq[15]}]
#bc2_eb1_DQ01_DM
set_property PACKAGE_PIN BB41 [get_ports {ddr3_dm[1]}]
#bc2_eb1_DQ01_DQS
#bc2_eb1_DQ01_DQSn
set_property PACKAGE_PIN BC42 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN BC43 [get_ports {ddr3_dqs_n[1]}]
#bc2_eb1_DQ02_D0
set_property PACKAGE_PIN AY38 [get_ports {ddr3_dq[16]}]
#bc2_eb1_DQ02_D1
set_property PACKAGE_PIN BA39 [get_ports {ddr3_dq[17]}]
#bc2_eb1_DQ02_D2
set_property PACKAGE_PIN BA37 [get_ports {ddr3_dq[18]}]
#bc2_eb1_DQ02_D3
set_property PACKAGE_PIN BA38 [get_ports {ddr3_dq[19]}]
#bc2_eb1_DQ02_D4
set_property PACKAGE_PIN AY37 [get_ports {ddr3_dq[20]}]
#bc2_eb1_DQ02_D5
set_property PACKAGE_PIN BC38 [get_ports {ddr3_dq[21]}]
#bc2_eb1_DQ02_D6
set_property PACKAGE_PIN BD38 [get_ports {ddr3_dq[22]}]
#bc2_eb1_DQ02_D7
set_property PACKAGE_PIN BB37 [get_ports {ddr3_dq[23]}]
#bc2_eb1_DQ02_DM
set_property PACKAGE_PIN AY36 [get_ports {ddr3_dm[2]}]
#bc2_eb1_DQ02_DQS
#bc2_eb1_DQ02_DQSn
set_property PACKAGE_PIN AW38 [get_ports {ddr3_dqs_p[2]}]
set_property PACKAGE_PIN AW39 [get_ports {ddr3_dqs_n[2]}]
#bc2_eb1_DQ03_D0
set_property PACKAGE_PIN AL34 [get_ports {ddr3_dq[24]}]
#bc2_eb1_DQ03_D1
set_property PACKAGE_PIN AM34 [get_ports {ddr3_dq[25]}]
#bc2_eb1_DQ03_D2
set_property PACKAGE_PIN AL35 [get_ports {ddr3_dq[26]}]
#bc2_eb1_DQ03_D3
set_property PACKAGE_PIN AM35 [get_ports {ddr3_dq[27]}]
#bc2_eb1_DQ03_D4
set_property PACKAGE_PIN AJ35 [get_ports {ddr3_dq[28]}]
#bc2_eb1_DQ03_D5
set_property PACKAGE_PIN AK35 [get_ports {ddr3_dq[29]}]
#bc2_eb1_DQ03_D6
set_property PACKAGE_PIN AH32 [get_ports {ddr3_dq[30]}]
#bc2_eb1_DQ03_D7
set_property PACKAGE_PIN AH33 [get_ports {ddr3_dq[31]}]
#bc2_eb1_DQ03_DM
set_property PACKAGE_PIN AJ33 [get_ports {ddr3_dm[3]}]
#bc2_eb1_DQ03_DQS
#bc2_eb1_DQ03_DQSn
set_property PACKAGE_PIN AK33 [get_ports {ddr3_dqs_p[3]}]
set_property PACKAGE_PIN AL33 [get_ports {ddr3_dqs_n[3]}]
#bc2_eb1_DQ04_D0
set_property PACKAGE_PIN AW41 [get_ports {ddr3_dq[32]}]
#bc2_eb1_DQ04_D1
set_property PACKAGE_PIN AY43 [get_ports {ddr3_dq[33]}]
#bc2_eb1_DQ04_D2
set_property PACKAGE_PIN BA43 [get_ports {ddr3_dq[34]}]
#bc2_eb1_DQ04_D3
set_property PACKAGE_PIN AY41 [get_ports {ddr3_dq[35]}]
#bc2_eb1_DQ04_D4
set_property PACKAGE_PIN AY42 [get_ports {ddr3_dq[36]}]
#bc2_eb1_DQ04_D5
set_property PACKAGE_PIN BA44 [get_ports {ddr3_dq[37]}]
#bc2_eb1_DQ04_D6
set_property PACKAGE_PIN BB44 [get_ports {ddr3_dq[38]}]
#bc2_eb1_DQ04_D7
set_property PACKAGE_PIN BA42 [get_ports {ddr3_dq[39]}]
#bc2_eb1_DQ04_DM
set_property PACKAGE_PIN AW40 [get_ports {ddr3_dm[4]}]
#bc2_eb1_DQ04_DQS
#bc2_eb1_DQ04_DQSn
set_property PACKAGE_PIN AW43 [get_ports {ddr3_dqs_p[4]}]
set_property PACKAGE_PIN AW44 [get_ports {ddr3_dqs_n[4]}]
#bc2_eb1_DQ05_D0
set_property PACKAGE_PIN AJ36 [get_ports {ddr3_dq[40]}]
#bc2_eb1_DQ05_D1
set_property PACKAGE_PIN AH37 [get_ports {ddr3_dq[41]}]
#bc2_eb1_DQ05_D2
set_property PACKAGE_PIN AH38 [get_ports {ddr3_dq[42]}]
#bc2_eb1_DQ05_D3
set_property PACKAGE_PIN AJ38 [get_ports {ddr3_dq[43]}]
#bc2_eb1_DQ05_D4
set_property PACKAGE_PIN AK38 [get_ports {ddr3_dq[44]}]
#bc2_eb1_DQ05_D5
set_property PACKAGE_PIN AL37 [get_ports {ddr3_dq[45]}]
#bc2_eb1_DQ05_D6
set_property PACKAGE_PIN AL38 [get_ports {ddr3_dq[46]}]
#bc2_eb1_DQ05_D7
set_property PACKAGE_PIN AK36 [get_ports {ddr3_dq[47]}]
#bc2_eb1_DQ05_DM
set_property PACKAGE_PIN AH36 [get_ports {ddr3_dm[5]}]
#bc2_eb1_DQ05_DQS
#bc2_eb1_DQ05_DQSn
set_property PACKAGE_PIN AM36 [get_ports {ddr3_dqs_p[5]}]
set_property PACKAGE_PIN AM37 [get_ports {ddr3_dqs_n[5]}]
#bc2_eb1_DQ06_D0
set_property PACKAGE_PIN AM40 [get_ports {ddr3_dq[48]}]
#bc2_eb1_DQ06_D1
set_property PACKAGE_PIN AM41 [get_ports {ddr3_dq[49]}]
#bc2_eb1_DQ06_D2
set_property PACKAGE_PIN AL39 [get_ports {ddr3_dq[50]}]
#bc2_eb1_DQ06_D3
set_property PACKAGE_PIN AM39 [get_ports {ddr3_dq[51]}]
#bc2_eb1_DQ06_D4
set_property PACKAGE_PIN AL43 [get_ports {ddr3_dq[52]}]
#bc2_eb1_DQ06_D5
set_property PACKAGE_PIN AL44 [get_ports {ddr3_dq[53]}]
#bc2_eb1_DQ06_D6
set_property PACKAGE_PIN AM44 [get_ports {ddr3_dq[54]}]
#bc2_eb1_DQ06_D7
set_property PACKAGE_PIN AN43 [get_ports {ddr3_dq[55]}]
#bc2_eb1_DQ06_DM
set_property PACKAGE_PIN AL42 [get_ports {ddr3_dm[6]}]
#bc2_eb1_DQ06_DQS
#bc2_eb1_DQ06_DQSn
set_property PACKAGE_PIN AM42 [get_ports {ddr3_dqs_p[6]}]
set_property PACKAGE_PIN AN42 [get_ports {ddr3_dqs_n[6]}]
#bc2_eb1_DQ07_D0
set_property PACKAGE_PIN BC34 [get_ports {ddr3_dq[56]}]
#bc2_eb1_DQ07_D1
set_property PACKAGE_PIN BD34 [get_ports {ddr3_dq[57]}]
#bc2_eb1_DQ07_D2
set_property PACKAGE_PIN BB36 [get_ports {ddr3_dq[58]}]
#bc2_eb1_DQ07_D3
set_property PACKAGE_PIN BC36 [get_ports {ddr3_dq[59]}]
#bc2_eb1_DQ07_D4
set_property PACKAGE_PIN AW35 [get_ports {ddr3_dq[60]}]
#bc2_eb1_DQ07_D5
set_property PACKAGE_PIN AY35 [get_ports {ddr3_dq[61]}]
#bc2_eb1_DQ07_D6
set_property PACKAGE_PIN BA35 [get_ports {ddr3_dq[62]}]
#bc2_eb1_DQ07_D7
set_property PACKAGE_PIN BB35 [get_ports {ddr3_dq[63]}]
#bc2_eb1_DQ07_DM
set_property PACKAGE_PIN BA34 [get_ports {ddr3_dm[7]}]
#bc2_eb1_DQ07_DQS
#bc2_eb1_DQ07_DQSn
set_property PACKAGE_PIN BD35 [get_ports {ddr3_dqs_p[7]}]
set_property PACKAGE_PIN BD36 [get_ports {ddr3_dqs_n[7]}]
#bc2_eb1_ODT
set_property PACKAGE_PIN AV41 [get_ports {ddr3_odt[0]}]
#bc2_eb1_RASn
set_property PACKAGE_PIN AR40 [get_ports ddr3_ras_n]
#bc2_eb1_RESETn
set_property PACKAGE_PIN BC37 [get_ports ddr3_reset_n]
#bc2_eb1_WEn
set_property PACKAGE_PIN AR42 [get_ports ddr3_we_n]


