#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a83223bb700 .scope module, "ffd" "ffd" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
o0x779b47572018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a83223ecfd0_0 .net "carga", 0 0, o0x779b47572018;  0 drivers
o0x779b47572048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a83223ec900_0 .net "clk", 0 0, o0x779b47572048;  0 drivers
o0x779b47572078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a8322412c70_0 .net "d", 0 0, o0x779b47572078;  0 drivers
v0x5a8322412d10_0 .var "q", 0 0;
o0x779b475720d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a8322412dd0_0 .net "reset", 0 0, o0x779b475720d8;  0 drivers
E_0x5a83223c25b0 .event posedge, v0x5a8322412dd0_0, v0x5a83223ec900_0;
S_0x5a83223eec60 .scope module, "microc_tb" "microc_tb" 3 2;
 .timescale -9 -11;
v0x5a8322418ef0_0 .var "Op", 2 0;
o0x779b47573128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5a8322418fd0_0 .net "Opcode", 5 0, o0x779b47573128;  0 drivers
v0x5a8322419090_0 .var "clk", 0 0;
v0x5a8322419160_0 .var "reset", 0 0;
v0x5a8322419200_0 .var "s_inc", 0 0;
v0x5a8322419340_0 .var "s_inm", 0 0;
v0x5a8322419430_0 .var "s_skip", 0 0;
v0x5a83224194d0_0 .var "we3", 0 0;
v0x5a83224195c0_0 .net "z", 0 0, v0x5a83224134b0_0;  1 drivers
S_0x5a83223ecb00 .scope module, "micro" "microc" 3 11, 4 1 0, S_0x5a83223eec60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x5a8322417850_0 .net "OPCODE", 0 0, L_0x5a832242b4f0;  1 drivers
v0x5a8322417910_0 .net "Op", 2 0, v0x5a8322418ef0_0;  1 drivers
v0x5a8322417a00_0 .net "Opcode", 5 0, o0x779b47573128;  alias, 0 drivers
L_0x779b47529330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a8322417ad0_0 .net *"_ivl_29", 1 0, L_0x779b47529330;  1 drivers
L_0x779b47529378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a8322417bb0_0 .net *"_ivl_34", 1 0, L_0x779b47529378;  1 drivers
v0x5a8322417ce0_0 .net *"_ivl_37", 5 0, L_0x5a832242b340;  1 drivers
v0x5a8322417dc0_0 .net "alu_out", 7 0, v0x5a83224133d0_0;  1 drivers
v0x5a8322417e80_0 .net "clk", 0 0, v0x5a8322419090_0;  1 drivers
v0x5a8322417f20_0 .net "dir_salto", 9 0, L_0x5a8322419660;  1 drivers
v0x5a8322417ff0_0 .net "inm", 7 0, L_0x5a832242aab0;  1 drivers
v0x5a83224180b0_0 .net "instruccion", 15 0, L_0x5a8322419930;  1 drivers
v0x5a83224181a0_0 .net "mux_out", 9 0, L_0x5a832242aa10;  1 drivers
L_0x779b475292a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a8322418240_0 .net "n1", 0 0, L_0x779b475292a0;  1 drivers
L_0x779b475292e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a8322418300_0 .net "n2", 0 0, L_0x779b475292e8;  1 drivers
v0x5a83224183c0_0 .net "pc_in", 9 0, L_0x5a832242a970;  1 drivers
v0x5a83224184d0_0 .net "pc_out", 9 0, v0x5a83224151d0_0;  1 drivers
v0x5a8322418590_0 .net "rd1", 7 0, L_0x5a8322429f00;  1 drivers
v0x5a83224186a0_0 .net "rd2", 7 0, L_0x5a832242a580;  1 drivers
v0x5a83224187b0_0 .net "reset", 0 0, v0x5a8322419160_0;  1 drivers
v0x5a8322418850_0 .net "s_inc", 0 0, v0x5a8322419200_0;  1 drivers
v0x5a83224188f0_0 .net "s_inm", 0 0, v0x5a8322419340_0;  1 drivers
o0x779b47572df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a8322418990_0 .net "s_skip", 0 0, o0x779b47572df8;  0 drivers
v0x5a8322418a30_0 .net "sum_out", 9 0, L_0x5a832242b110;  1 drivers
v0x5a8322418b20_0 .net "wd3", 7 0, L_0x5a832242ac20;  1 drivers
v0x5a8322418bc0_0 .net "we3", 0 0, v0x5a83224194d0_0;  1 drivers
v0x5a8322418c90_0 .net "wez", 0 0, v0x5a8322419430_0;  1 drivers
v0x5a8322418d30_0 .net "z", 0 0, v0x5a83224134b0_0;  alias, 1 drivers
L_0x5a8322419660 .part L_0x5a8322419930, 0, 10;
L_0x5a832242a6d0 .part L_0x5a8322419930, 0, 4;
L_0x5a832242a800 .part L_0x5a8322419930, 4, 4;
L_0x5a832242a8a0 .part L_0x5a8322419930, 8, 4;
L_0x5a832242aab0 .part L_0x5a8322419930, 4, 8;
L_0x5a832242ac20 .part L_0x5a832242ab50, 0, 8;
L_0x5a832242ada0 .concat [ 8 2 0 0], v0x5a83224133d0_0, L_0x779b47529330;
L_0x5a832242af30 .concat [ 8 2 0 0], L_0x5a832242aab0, L_0x779b47529378;
L_0x5a832242b340 .part L_0x5a8322419930, 10, 6;
L_0x5a832242b4f0 .part L_0x5a832242b340, 0, 1;
S_0x5a83223ed1d0 .scope module, "ALU" "alu" 4 15, 5 1 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x5a8322413130_0 .net "A", 7 0, L_0x5a8322429f00;  alias, 1 drivers
v0x5a8322413230_0 .net "B", 7 0, L_0x5a832242a580;  alias, 1 drivers
v0x5a8322413310_0 .net "Op", 2 0, v0x5a8322418ef0_0;  alias, 1 drivers
v0x5a83224133d0_0 .var "S", 7 0;
v0x5a83224134b0_0 .var "zero", 0 0;
E_0x5a83223c2a20 .event anyedge, v0x5a8322413310_0, v0x5a8322413230_0, v0x5a8322413130_0;
S_0x5a83223ee630 .scope module, "Banco_reg" "regfile" 4 13, 2 4 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x5a8322413810 .array "R", 15 0, 7 0;
v0x5a83224138f0_0 .net "RA1", 3 0, L_0x5a832242a6d0;  1 drivers
v0x5a83224139d0_0 .net "RA2", 3 0, L_0x5a832242a800;  1 drivers
v0x5a8322413a90_0 .net "RD1", 7 0, L_0x5a8322429f00;  alias, 1 drivers
v0x5a8322413b50_0 .net "RD2", 7 0, L_0x5a832242a580;  alias, 1 drivers
v0x5a8322413c40_0 .net "WA3", 3 0, L_0x5a832242a8a0;  1 drivers
v0x5a8322413d00_0 .net "WD3", 7 0, L_0x5a832242ac20;  alias, 1 drivers
v0x5a8322413de0_0 .net *"_ivl_0", 31 0, L_0x5a83224199f0;  1 drivers
v0x5a8322413ec0_0 .net *"_ivl_10", 5 0, L_0x5a8322429cf0;  1 drivers
L_0x779b475290f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a8322413fa0_0 .net *"_ivl_13", 1 0, L_0x779b475290f0;  1 drivers
L_0x779b47529138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414080_0 .net/2u *"_ivl_14", 7 0, L_0x779b47529138;  1 drivers
v0x5a8322414160_0 .net *"_ivl_18", 31 0, L_0x5a832242a090;  1 drivers
L_0x779b47529180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414240_0 .net *"_ivl_21", 27 0, L_0x779b47529180;  1 drivers
L_0x779b475291c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414320_0 .net/2u *"_ivl_22", 31 0, L_0x779b475291c8;  1 drivers
v0x5a8322414400_0 .net *"_ivl_24", 0 0, L_0x5a832242a1c0;  1 drivers
v0x5a83224144c0_0 .net *"_ivl_26", 7 0, L_0x5a832242a300;  1 drivers
v0x5a83224145a0_0 .net *"_ivl_28", 5 0, L_0x5a832242a3f0;  1 drivers
L_0x779b47529060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414680_0 .net *"_ivl_3", 27 0, L_0x779b47529060;  1 drivers
L_0x779b47529210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a8322414760_0 .net *"_ivl_31", 1 0, L_0x779b47529210;  1 drivers
L_0x779b47529258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414840_0 .net/2u *"_ivl_32", 7 0, L_0x779b47529258;  1 drivers
L_0x779b475290a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322414920_0 .net/2u *"_ivl_4", 31 0, L_0x779b475290a8;  1 drivers
v0x5a8322414a00_0 .net *"_ivl_6", 0 0, L_0x5a8322429b10;  1 drivers
v0x5a8322414ac0_0 .net *"_ivl_8", 7 0, L_0x5a8322429c50;  1 drivers
v0x5a8322414ba0_0 .net "clk", 0 0, v0x5a8322419090_0;  alias, 1 drivers
v0x5a8322414c60_0 .net "we3", 0 0, v0x5a83224194d0_0;  alias, 1 drivers
E_0x5a8322389a70 .event posedge, v0x5a8322414ba0_0;
L_0x5a83224199f0 .concat [ 4 28 0 0], L_0x5a832242a6d0, L_0x779b47529060;
L_0x5a8322429b10 .cmp/ne 32, L_0x5a83224199f0, L_0x779b475290a8;
L_0x5a8322429c50 .array/port v0x5a8322413810, L_0x5a8322429cf0;
L_0x5a8322429cf0 .concat [ 4 2 0 0], L_0x5a832242a6d0, L_0x779b475290f0;
L_0x5a8322429f00 .functor MUXZ 8, L_0x779b47529138, L_0x5a8322429c50, L_0x5a8322429b10, C4<>;
L_0x5a832242a090 .concat [ 4 28 0 0], L_0x5a832242a800, L_0x779b47529180;
L_0x5a832242a1c0 .cmp/ne 32, L_0x5a832242a090, L_0x779b475291c8;
L_0x5a832242a300 .array/port v0x5a8322413810, L_0x5a832242a3f0;
L_0x5a832242a3f0 .concat [ 4 2 0 0], L_0x5a832242a800, L_0x779b47529210;
L_0x5a832242a580 .functor MUXZ 8, L_0x779b47529258, L_0x5a832242a300, L_0x5a832242a1c0, C4<>;
S_0x5a8322414e20 .scope module, "PC" "registro" 4 11, 2 35 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x5a8322414fb0 .param/l "WIDTH" 0 2 35, +C4<00000000000000000000000000001010>;
v0x5a83224150d0_0 .net "D", 9 0, L_0x5a832242a970;  alias, 1 drivers
v0x5a83224151d0_0 .var "Q", 9 0;
v0x5a83224152b0_0 .net "clk", 0 0, v0x5a8322419090_0;  alias, 1 drivers
v0x5a83224153b0_0 .net "reset", 0 0, v0x5a8322419160_0;  alias, 1 drivers
E_0x5a8322389dd0 .event posedge, v0x5a83224153b0_0, v0x5a8322414ba0_0;
S_0x5a83224154e0 .scope module, "memoria" "memprog" 4 9, 6 3 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x5a8322419930 .functor BUFZ 16, L_0x5a83224197a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a8322415730_0 .net "Address", 9 0, v0x5a83224151d0_0;  alias, 1 drivers
v0x5a8322415810_0 .net "Data", 15 0, L_0x5a8322419930;  alias, 1 drivers
v0x5a83224158d0 .array "Mem", 1023 0, 15 0;
v0x5a83224159a0_0 .net *"_ivl_0", 15 0, L_0x5a83224197a0;  1 drivers
v0x5a8322415a80_0 .net *"_ivl_2", 11 0, L_0x5a8322419840;  1 drivers
L_0x779b47529018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a8322415bb0_0 .net *"_ivl_5", 1 0, L_0x779b47529018;  1 drivers
v0x5a8322415c90_0 .net "clk", 0 0, v0x5a8322419090_0;  alias, 1 drivers
L_0x5a83224197a0 .array/port v0x5a83224158d0, L_0x5a8322419840;
L_0x5a8322419840 .concat [ 10 2 0 0], v0x5a83224151d0_0, L_0x779b47529018;
S_0x5a8322415e00 .scope module, "mux1" "mux2" 4 18, 2 46 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5a8322416030 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x5a83224160d0_0 .net "D0", 9 0, L_0x5a8322419660;  alias, 1 drivers
v0x5a83224161b0_0 .net "D1", 9 0, L_0x5a832242b110;  alias, 1 drivers
v0x5a8322416290_0 .net "Y", 9 0, L_0x5a832242a970;  alias, 1 drivers
v0x5a8322416360_0 .net "s", 0 0, v0x5a8322419200_0;  alias, 1 drivers
L_0x5a832242a970 .functor MUXZ 10, L_0x5a8322419660, L_0x5a832242b110, v0x5a8322419200_0, C4<>;
S_0x5a83224164b0 .scope module, "mux2" "mux2" 4 23, 2 46 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5a8322416690 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
L_0x779b475293c0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5a8322416760_0 .net "D0", 9 0, L_0x779b475293c0;  1 drivers
L_0x779b47529408 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8322416860_0 .net "D1", 9 0, L_0x779b47529408;  1 drivers
v0x5a8322416940_0 .net "Y", 9 0, L_0x5a832242aa10;  alias, 1 drivers
v0x5a8322416a30_0 .net "s", 0 0, o0x779b47572df8;  alias, 0 drivers
L_0x5a832242aa10 .functor MUXZ 10, L_0x779b475293c0, L_0x779b47529408, o0x779b47572df8, C4<>;
S_0x5a8322416ba0 .scope module, "mux3" "mux2" 4 27, 2 46 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5a8322416d80 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x5a8322416ec0_0 .net "D0", 9 0, L_0x5a832242ada0;  1 drivers
v0x5a8322416fc0_0 .net "D1", 9 0, L_0x5a832242af30;  1 drivers
v0x5a83224170a0_0 .net "Y", 9 0, L_0x5a832242ab50;  1 drivers
v0x5a8322417190_0 .net "s", 0 0, v0x5a8322419340_0;  alias, 1 drivers
L_0x5a832242ab50 .functor MUXZ 10, L_0x5a832242ada0, L_0x5a832242af30, v0x5a8322419340_0, C4<>;
S_0x5a8322417300 .scope module, "sumador" "sum" 4 29, 2 28 0, S_0x5a83223ecb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x5a8322417550_0 .net "A", 9 0, L_0x5a832242aa10;  alias, 1 drivers
v0x5a8322417630_0 .net "B", 9 0, v0x5a83224151d0_0;  alias, 1 drivers
v0x5a8322417720_0 .net "Y", 9 0, L_0x5a832242b110;  alias, 1 drivers
L_0x5a832242b110 .arith/sum 10, L_0x5a832242aa10, v0x5a83224151d0_0;
    .scope S_0x5a83223bb700;
T_0 ;
    %wait E_0x5a83223c25b0;
    %load/vec4 v0x5a8322412dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a8322412d10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a83223ecfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5a8322412c70_0;
    %assign/vec4 v0x5a8322412d10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a83224154e0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5a83224158d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5a8322414e20;
T_2 ;
    %wait E_0x5a8322389dd0;
    %load/vec4 v0x5a83224153b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a83224151d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a83224150d0_0;
    %assign/vec4 v0x5a83224151d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a83223ee630;
T_3 ;
    %vpi_call 2 14 "$readmemb", "regfile.dat", v0x5a8322413810 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a83223ee630;
T_4 ;
    %wait E_0x5a8322389a70;
    %load/vec4 v0x5a8322414c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5a8322413d00_0;
    %load/vec4 v0x5a8322413c40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a8322413810, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a83223ed1d0;
T_5 ;
    %wait E_0x5a83223c2a20;
    %load/vec4 v0x5a8322413310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5a8322413130_0;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5a8322413130_0;
    %inv;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5a8322413130_0;
    %load/vec4 v0x5a8322413230_0;
    %add;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5a8322413130_0;
    %load/vec4 v0x5a8322413230_0;
    %sub;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5a8322413130_0;
    %load/vec4 v0x5a8322413230_0;
    %and;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5a8322413130_0;
    %load/vec4 v0x5a8322413230_0;
    %or;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5a8322413130_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5a8322413230_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5a83224133d0_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5a83224133d0_0;
    %or/r;
    %inv;
    %store/vec4 v0x5a83224134b0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a83223eec60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419090_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419090_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a83223eec60;
T_7 ;
    %vpi_call 3 25 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 3 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419160_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419160_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5a83223eec60;
T_8 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a83224194d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8322418ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8322419340_0, 0, 1;
    %vpi_call 3 224 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "componentes.v";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "memprog.v";
