// Seed: 1480468439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_5] = -1;
  assign id_1[1-1]  = id_3 || 1;
  parameter id_6 = 1;
endmodule
