
---------- Begin Simulation Statistics ----------
final_tick                               2177428362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702204                       # Number of bytes of host memory used
host_op_rate                                    73289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32238.44                       # Real time elapsed on the host
host_tick_rate                               67541376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355121725                       # Number of instructions simulated
sim_ops                                    2362730637                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.177428                       # Number of seconds simulated
sim_ticks                                2177428362000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.316991                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293745077                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336412275                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19529021                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        459199386                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38830749                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39315706                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          484957                       # Number of indirect misses.
system.cpu0.branchPred.lookups              584212205                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962144                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13771666                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555083203                       # Number of branches committed
system.cpu0.commit.bw_lim_events             63101385                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      107521203                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225033271                       # Number of instructions committed
system.cpu0.commit.committedOps            2228840422                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4041539000                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551483                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311769                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2943677283     72.84%     72.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    676302413     16.73%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    144079469      3.56%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145519846      3.60%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40710524      1.01%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15748548      0.39%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5373107      0.13%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7026425      0.17%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     63101385      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4041539000                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168716                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151131001                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691589246                       # Number of loads committed
system.cpu0.commit.membars                    7608879                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608885      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238928482     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695391105     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264793668     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228840422                       # Class of committed instruction
system.cpu0.commit.refs                     960184797                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225033271                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228840422                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.953832                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.953832                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            732862969                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5775264                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292051999                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2369900917                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1667046468                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1639478080                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13792551                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10848929                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10980852                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  584212205                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                415214877                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2387932485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8849464                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          296                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2392762128                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39099852                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134384                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1656677979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332575826                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550397                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4064160920                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.589684                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2352888722     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1269490897     31.24%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267307672      6.58%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142506484      3.51%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14284579      0.35%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9714681      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350803      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809105      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807977      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4064160920                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      283179920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13988284                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566713882                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533055                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010614603                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274275077                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              591528332                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734124544                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4375119                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279150764                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2336310422                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            736339526                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13081866                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2317373119                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2291474                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11615486                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13792551                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18785707                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       455584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34338328                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76212                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23540                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8712531                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42535298                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10555213                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23540                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1988549                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11999735                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                952821421                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2295690750                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892832                       # average fanout of values written-back
system.cpu0.iew.wb_producers                850709689                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528068                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2295871669                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2828123825                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1471435092                       # number of integer regfile writes
system.cpu0.ipc                              0.511815                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511815                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611774      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282612631     55.04%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332512      0.79%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802435      0.16%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           744367453     31.94%     88.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273728135     11.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2330454986                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5281361                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002266                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1047308     19.83%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3726213     70.55%     90.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               507838      9.62%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2328124525                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8730721782                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2295690704                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2443802440                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2324890568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2330454986                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419854                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      107469996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           369624                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     45363129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4064160920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573416                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2366289368     58.22%     58.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1185474009     29.17%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          424785683     10.45%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67135081      1.65%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12348404      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5367236      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1897907      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             518726      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             344506      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4064160920                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536064                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36273096                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5201002                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734124544                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279150764                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4347340840                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7516096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              638348433                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421479442                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28103686                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1683746036                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24857644                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                58599                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2880961036                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2355926618                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1514263545                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1630802159                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43453267                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13792551                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             97240844                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92784095                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2880960996                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230897                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8871                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57740997                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8858                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6314762034                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4695402059                       # The number of ROB writes
system.cpu0.timesIdled                       54117731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.411941                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18271957                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21392743                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1783070                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33183773                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919208                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         928448                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9240                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36377992                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46789                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801579                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378413                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521345                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3501718                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16480528                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130088454                       # Number of instructions committed
system.cpu1.commit.committedOps             133890215                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702508988                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.872199                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    648462236     92.31%     92.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26453654      3.77%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8367351      1.19%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8778353      1.25%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2436977      0.35%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       703584      0.10%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3548577      0.51%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       256538      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3501718      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702508988                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457677                       # Number of function calls committed.
system.cpu1.commit.int_insts                125294057                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893315                       # Number of loads committed
system.cpu1.commit.membars                    7603287                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603287      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77466229     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694894     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125661      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133890215                       # Class of committed instruction
system.cpu1.commit.refs                      48820567                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130088454                       # Number of Instructions Simulated
system.cpu1.committedOps                    133890215                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.430110                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.430110                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            627410279                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               422650                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17530813                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156574469                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18028066                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49882283                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380221                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1133670                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8793650                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36377992                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19851032                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682626410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               152080                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     158157432                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3569756                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051498                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21083210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19191165                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223894                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         705494499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.668991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               608542944     86.26%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54960252      7.79%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25629176      3.63%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10439421      1.48%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5259321      0.75%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  596474      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65994      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     168      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     749      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           705494499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         900160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1518944                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31720355                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205813                       # Inst execution rate
system.cpu1.iew.exec_refs                    52511060                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12356773                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              528265459                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40492003                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802268                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1203328                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12708866                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          150358348                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40154287                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1494927                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145385087                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2324317                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4037734                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380221                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11105568                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       120365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1120561                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        35701                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2072                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4864                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3598688                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       781614                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2072                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521843                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        997101                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84593628                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143962052                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846220                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71584779                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203798                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     144000408                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180653002                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96897733                       # number of integer regfile writes
system.cpu1.ipc                              0.184158                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184158                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603393      5.18%      5.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86317486     58.77%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44348330     30.19%     94.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8610658      5.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146880014                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4435316                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030197                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 886713     19.99%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3121482     70.38%     90.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               427119      9.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143711923                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1004105617                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143962040                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166828257                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138952561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146880014                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16468132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           415800                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7268140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    705494499                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208194                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.684441                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          618066319     87.61%     87.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54906417      7.78%     95.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18471329      2.62%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5974693      0.85%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5470579      0.78%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1052864      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1092684      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             272792      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             186822      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      705494499                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207929                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23805915                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2215966                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40492003                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12708866                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       706394659                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3648454503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              566447186                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89339541                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25986233                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21376441                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3810517                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36754                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192713164                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154380264                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103787244                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52717366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31989445                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380221                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63547506                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14447703                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192713152                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25779                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               617                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52526727                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   849377779                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303735674                       # The number of ROB writes
system.cpu1.timesIdled                          14927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8316148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16509013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4162639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       115488                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123901387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7222992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247792740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7338480                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3039364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5543440                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2649298                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5276179                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5276177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3039364                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24824554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24824554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    886974784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               886974784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8316275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8316275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8316275                       # Request fanout histogram
system.membus.respLayer1.occupancy        45032443000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41275716500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       536864500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   769868144.938469                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1913255000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2173670310500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3758051500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348870315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348870315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348870315                       # number of overall hits
system.cpu0.icache.overall_hits::total      348870315                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66344561                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66344561                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66344561                       # number of overall misses
system.cpu0.icache.overall_misses::total     66344561                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 863182672496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 863182672496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 863182672496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 863182672496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    415214876                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    415214876                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    415214876                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    415214876                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13010.601917                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13010.601917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13010.601917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13010.601917                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3867                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1081                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.881579                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   120.111111                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62620915                       # number of writebacks
system.cpu0.icache.writebacks::total         62620915                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3723613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3723613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3723613                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3723613                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62620948                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62620948                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62620948                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62620948                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 765621093999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 765621093999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 765621093999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 765621093999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150816                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150816                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150816                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150816                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12226.277603                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12226.277603                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12226.277603                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12226.277603                       # average overall mshr miss latency
system.cpu0.icache.replacements              62620915                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348870315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348870315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66344561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66344561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 863182672496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 863182672496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    415214876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    415214876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13010.601917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13010.601917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3723613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3723613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62620948                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62620948                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 765621093999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 765621093999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12226.277603                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12226.277603                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          411491036                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62620915                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.571144                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        893050699                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       893050699                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    859106968                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       859106968                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    859106968                       # number of overall hits
system.cpu0.dcache.overall_hits::total      859106968                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     96669960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      96669960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     96669960                       # number of overall misses
system.cpu0.dcache.overall_misses::total     96669960                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2702446717205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2702446717205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2702446717205                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2702446717205                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955776928                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955776928                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955776928                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955776928                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101143                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27955.392939                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27955.392939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27955.392939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27955.392939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     30348934                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2399388                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           458128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          28705                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.245534                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.587807                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57581812                       # number of writebacks
system.cpu0.dcache.writebacks::total         57581812                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     40547811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     40547811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     40547811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     40547811                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56122149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56122149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56122149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56122149                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1039259544272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1039259544272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1039259544272                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1039259544272                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058719                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058719                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058719                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058719                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18517.814496                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18517.814496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18517.814496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18517.814496                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57581812                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    619418522                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      619418522                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71570593                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71570593                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1653370177000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1653370177000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690989115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690989115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103577                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103577                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23101.250216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23101.250216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     25792147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25792147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45778446                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45778446                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 740113816000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 740113816000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066251                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066251                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16167.298820                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16167.298820                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239688446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239688446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25099367                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25099367                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1049076540205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1049076540205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264787813                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264787813                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094790                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094790                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41796.932178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41796.932178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14755664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14755664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10343703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10343703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 299145728272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 299145728272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28920.564354                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28920.564354                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442804                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442804                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5365.909091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5365.909091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2620                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2620                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       720500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       720500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003355                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003355                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        36025                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36025                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       696000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       696000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4767.123288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4767.123288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       551000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       551000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024906                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024906                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3773.972603                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3773.972603                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466853                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466853                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133556300500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133556300500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385824                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385824                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91049.546546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91049.546546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466853                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466853                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132089447500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132089447500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385824                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385824                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90049.546546                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90049.546546                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995435                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          919039575                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57588764                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.958661                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995435                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976770034                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976770034                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62529975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52573852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              459281                       # number of demand (read+write) hits
system.l2.demand_hits::total                115572634                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62529975                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52573852                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9526                       # number of overall hits
system.l2.overall_hits::.cpu1.data             459281                       # number of overall hits
system.l2.overall_hits::total               115572634                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             90970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5007679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3211263                       # number of demand (read+write) misses
system.l2.demand_misses::total                8316260                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            90970                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5007679                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6348                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3211263                       # number of overall misses
system.l2.overall_misses::total               8316260                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7819362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 504282256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    585589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 343300295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     855987503000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7819362000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 504282256500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    585589000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 343300295500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    855987503000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62620945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57581531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3670544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123888894                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62620945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57581531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3670544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123888894                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.399899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.874874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067127                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.399899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.874874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067127                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85955.391887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100701.793486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92247.794581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106905.069906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102929.382078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85955.391887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100701.793486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92247.794581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106905.069906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102929.382078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5543440                       # number of writebacks
system.l2.writebacks::total                   5543440                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 714                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                714                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        90925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5007437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3210853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8315546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        90925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5007437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3210853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8315546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6907218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 454194997503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    520634000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 311169768500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 772792618003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6907218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 454194997503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    520634000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 311169768500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 772792618003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.398828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.398828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75966.103932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90704.086243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82235.665772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96911.869992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92933.478812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75966.103932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90704.086243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82235.665772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96911.869992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92933.478812                       # average overall mshr miss latency
system.l2.replacements                       15515648                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15157154                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15157154                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15157154                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15157154                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108376169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108376169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108376169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108376169                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       452500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.685714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13308.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10041.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       682500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       953500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.685714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20073.529412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19864.583333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       236000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       296500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21454.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21178.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8789159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           265896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9055055                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3057492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2218689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5276181                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 312539595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 235734989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  548274584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11846651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14331236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.258089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.368160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102220.903767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106249.676724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103915.044708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3057492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2218689                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5276181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 281964674502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 213548099000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 495512773502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.368160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92220.903440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96249.676724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93915.044518                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62529975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62539501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        90970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7819362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    585589000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8404951000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62620945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62636819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.399899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85955.391887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92247.794581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86365.841879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        90925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        97256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6907218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    520634000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7427852000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.398828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75966.103932                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82235.665772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76374.228839                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     43784693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       193385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          43978078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1950187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       992574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2942761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 191742661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107565306500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 299307967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45734880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46920839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98320.141094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108370.062585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101709.913751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1949945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       992164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2942109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 172230323001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97621669500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269851992501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88325.733803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98392.674497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91720.596518                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          128                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             137                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           139                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.984615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.985612                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2520000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       180000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2700000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.984615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.985612                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19708.029197                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   247421338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15515650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.946566                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.919463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.645155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.476046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.950047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.529992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.351188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1994895274                       # Number of tag accesses
system.l2.tags.data_accesses               1994895274                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5819136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     320475712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        405184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     205494592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          532194624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5819136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       405184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6224320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    354780160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       354780160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          90924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5007433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3210853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8315541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5543440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5543440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2672481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147180829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           186084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94374904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244414298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2672481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       186084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2858565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162935399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162935399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162935399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2672481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147180829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          186084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94374904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            407349697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5496136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     90923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4918331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3148136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018360073750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19290499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5171817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8315541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5543440                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8315541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5543440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 151820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47304                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            422267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            422515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            535957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            783518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            553793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            583833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            526793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            530765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            609706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            493152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           477825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           440021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           504354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           435213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           433157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            354622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            412807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            391041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            401826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            391611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 275453529000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40818605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            428523297750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33741.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52491.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3268449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2907580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8315541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5543440                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4763588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2227348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  531813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  100803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 143139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 342479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 341425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 349502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 349471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 352206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 354049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 343842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 339590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 337367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7483788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.816179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.016043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.895480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5297581     70.79%     70.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1619750     21.64%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       243451      3.25%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89539      1.20%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45402      0.61%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27644      0.37%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18759      0.25%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16098      0.22%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125564      1.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7483788                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.273836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.561421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336309    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           281680     83.76%     83.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8567      2.55%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34261     10.19%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9665      2.87%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1789      0.53%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              284      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              522478144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9716480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351750784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               532194624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            354780160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       239.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    244.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2177428345500                       # Total gap between requests
system.mem_ctrls.avgGap                     157113.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5819072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    314773184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       405184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    201480704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351750784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2672451.641373448540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 144561901.320545017719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 186083.733945594664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92531496.106231018901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161544136.256639778614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        90924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5007433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3210853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5543440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3133387250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 247011739250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    253679500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178124491750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52299086561000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34461.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49329.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40069.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55475.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9434410.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25569303900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13590392145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27162559200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13614005340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171884076000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     489220335870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     424157471520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1165198143975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.125823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1096023232500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72709000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1008696129500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27865013820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14810583315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31126408740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15075667980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171884076000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     780892178460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     178539077760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1220193006075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.382618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 454659118000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72709000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1650060244000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20725964278.409092                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99961730666.572723                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782916258500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353543505500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1823884856500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19833790                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19833790                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19833790                       # number of overall hits
system.cpu1.icache.overall_hits::total       19833790                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17242                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17242                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17242                       # number of overall misses
system.cpu1.icache.overall_misses::total        17242                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    764612500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    764612500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    764612500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    764612500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19851032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19851032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19851032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19851032                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000869                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000869                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000869                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000869                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 44345.928547                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44345.928547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 44345.928547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44345.928547                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15842                       # number of writebacks
system.cpu1.icache.writebacks::total            15842                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1368                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1368                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1368                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1368                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15874                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15874                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    715446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    715446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    715446000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    715446000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000800                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000800                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000800                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000800                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45070.303641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45070.303641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45070.303641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45070.303641                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15842                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19833790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19833790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17242                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17242                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    764612500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    764612500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19851032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19851032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000869                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000869                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 44345.928547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44345.928547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1368                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1368                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    715446000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    715446000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45070.303641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45070.303641                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994894                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19605131                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15842                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1237.541409                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346235000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994894                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39717938                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39717938                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36610978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36610978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36610978                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36610978                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10086733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10086733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10086733                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10086733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1065978805749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1065978805749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1065978805749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1065978805749                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46697711                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46697711                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46697711                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46697711                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216001                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216001                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105681.275171                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105681.275171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105681.275171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105681.275171                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11707514                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1316711                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           114531                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          19103                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   102.221355                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.926922                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3670402                       # number of writebacks
system.cpu1.dcache.writebacks::total          3670402                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7755668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7755668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7755668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7755668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2331065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2331065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2331065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2331065                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 237238477215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 237238477215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 237238477215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 237238477215                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049918                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049918                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049918                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049918                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101772.570570                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101772.570570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101772.570570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101772.570570                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3670402                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32538842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32538842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6033650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6033650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 510326152500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 510326152500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38572492                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38572492                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84580.005884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84580.005884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4847451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4847451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 112389291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 112389291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94747.417170                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94747.417170                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4072136                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4072136                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4053083                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4053083                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 555652653249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 555652653249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125219                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125219                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.498828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.498828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 137093.825428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 137093.825428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2908217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2908217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1144866                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1144866                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124849185715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124849185715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109051.352486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109051.352486                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7013000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7013000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44386.075949                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44386.075949                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097046                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097046                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77836.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77836.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       795000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       795000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7035.398230                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7035.398230                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       684000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       684000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6107.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6107.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455017                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455017                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346562                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346562                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120096507000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120096507000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354211                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354211                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89187.506405                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89187.506405                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346562                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346562                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118749945000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118749945000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88187.506405                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88187.506405                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.839158                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42742050                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3677516                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.622533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346246500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.839158                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901224                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901224                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104677976                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104677976                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2177428362000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109558389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20700594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108731808                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9972208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             362                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            618                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14344629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14344629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62636822                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46921568                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187862807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172752687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11018777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371681861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8015478976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7370453760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2029824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469820160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15857782720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15530304                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355684288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        139419426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              127905967     91.74%     91.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11396379      8.17%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116256      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    824      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          139419426                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247785333996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86386581327                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       94008261011                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5517560230                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23823475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3216994650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703660                       # Number of bytes of host memory used
host_op_rate                                   298346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10423.75                       # Real time elapsed on the host
host_tick_rate                               99730562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3102273818                       # Number of instructions simulated
sim_ops                                    3109884130                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039566                       # Number of seconds simulated
sim_ticks                                1039566288000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.711288                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169429730                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           173398319                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7139486                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188269439                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7667                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12143                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4476                       # Number of indirect misses.
system.cpu0.branchPred.lookups              191975657                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1477                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           747                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7137543                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122839368                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27688136                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      173119605                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542487673                       # Number of instructions committed
system.cpu0.commit.committedOps             542488293                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2041254275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.265762                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.251365                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1911891250     93.66%     93.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     24831316      1.22%     94.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42123317      2.06%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5258104      0.26%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2056331      0.10%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1641388      0.08%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       652352      0.03%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     25112081      1.23%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27688136      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2041254275                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10347                       # Number of function calls committed.
system.cpu0.commit.int_insts                539339512                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166847096                       # Number of loads committed
system.cpu0.commit.membars                        980                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1031      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372597876     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166847787     30.76%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3040243      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542488293                       # Class of committed instruction
system.cpu0.commit.refs                     169888124                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542487673                       # Number of Instructions Simulated
system.cpu0.committedOps                    542488293                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.815290                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.815290                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1679582177                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2000                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           148609410                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             760356699                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                90336418                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                252110791                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7138032                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3872                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             39085350                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  191975657                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172414755                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1885575325                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2130092                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     856414673                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14279950                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.092753                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         175537303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         169437397                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.413777                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2068252768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.414077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.727814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1439667453     69.61%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               436987451     21.13%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174618340      8.44%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6782037      0.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5658335      0.27%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25606      0.00%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4511819      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     454      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1273      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2068252768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1495094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7437132                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141749473                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.454945                       # Inst execution rate
system.cpu0.iew.exec_refs                   500637728                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3080139                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              161014990                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219756376                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2019                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5346609                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3926040                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711003009                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            497557589                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6483071                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            941621768                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1646752                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1057546220                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7138032                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1059904539                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30850133                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1665                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52909280                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       885012                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           560                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1569340                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5867792                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                541359106                       # num instructions consuming a value
system.cpu0.iew.wb_count                    631546833                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737310                       # average fanout of values written-back
system.cpu0.iew.wb_producers                399149517                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.305132                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     633069617                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1153586385                       # number of integer regfile reads
system.cpu0.int_regfile_writes              488246457                       # number of integer regfile writes
system.cpu0.ipc                              0.262103                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.262103                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1289      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            443225005     46.75%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1019      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  275      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           501686236     52.91%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3190693      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             948104838                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   64384524                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.067909                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4990169      7.75%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59393218     92.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1137      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1012487752                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4035233442                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    631546513                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        879517646                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 710999919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                948104838                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3090                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      168514719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6387115                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           296                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    106630302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2068252768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.458409                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.185022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1671154883     80.80%     80.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178082354      8.61%     89.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76088876      3.68%     93.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34155315      1.65%     94.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           57667267      2.79%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           32740225      1.58%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10624546      0.51%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4653098      0.22%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3086204      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2068252768                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.458077                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3282817                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1296160                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219756376                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3926040                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    582                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2069747862                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9384714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1237001989                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416613813                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              38679943                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               111190495                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             424742942                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               488495                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            984469628                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             734209632                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          566157340                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                264563304                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5539910                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7138032                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            448266624                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               149543535                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       984469316                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92324                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1248                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                231783864                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1243                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2729170956                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1458231772                       # The number of ROB writes
system.cpu0.timesIdled                          16485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  258                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.105839                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70032236                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74418587                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9102607                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106915721                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6531                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          38837                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           32306                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111317819                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          300                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           460                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9102003                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46696957                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11656871                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      184905803                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204664420                       # Number of instructions committed
system.cpu1.commit.committedOps             204665200                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    662345466                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.309001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.258744                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    597039274     90.14%     90.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26700631      4.03%     94.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14902238      2.25%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4545846      0.69%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2337820      0.35%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1971995      0.30%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       279205      0.04%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2911586      0.44%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11656871      1.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    662345466                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201517852                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53956476                       # Number of loads committed
system.cpu1.commit.membars                       1140                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1140      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146986860     71.82%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53956936     26.36%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3720024      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204665200                       # Class of committed instruction
system.cpu1.commit.refs                      57676960                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204664420                       # Number of Instructions Simulated
system.cpu1.committedOps                    204665200                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.389743                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.389743                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            397265414                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  627                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59743151                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             438313470                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65729809                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                211912470                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9114233                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2093                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9500345                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111317819                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77457563                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    604379767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2924214                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     510009002                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18229674                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.160456                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80027667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70038767                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.735138                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         693522271                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.735393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044051                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               368350904     53.11%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               205693552     29.66%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90127365     13.00%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9562782      1.38%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11632173      1.68%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   87876      0.01%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8067089      1.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      87      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     443      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           693522271                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         237491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9639400                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66445480                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.467675                       # Inst execution rate
system.cpu1.iew.exec_refs                   102635402                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4177923                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163737514                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102215960                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1626                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12442451                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7263169                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          387768983                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98457479                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7698909                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            324453956                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1144881                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            141526280                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9114233                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            143284722                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3023365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          557567                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2947                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12101                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48259484                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3542685                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12101                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4067526                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5571874                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                245340836                       # num instructions consuming a value
system.cpu1.iew.wb_count                    296164423                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728714                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178783314                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.426898                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297436946                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               419433772                       # number of integer regfile reads
system.cpu1.int_regfile_writes              226817095                       # number of integer regfile writes
system.cpu1.ipc                              0.295008                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.295008                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1325      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225909401     68.01%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3639      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101692241     30.62%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4546099      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             332152865                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4986601                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015013                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1095820     21.98%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3890277     78.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  504      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             337138141                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1364393958                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    296164423                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        570884841                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 387766092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                332152865                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2891                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      183103783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1579356                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    124725693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    693522271                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.478936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.031960                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          511078278     73.69%     73.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104611779     15.08%     88.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41612885      6.00%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15578818      2.25%     97.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12508269      1.80%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3989447      0.58%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2258523      0.33%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1026763      0.15%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             857509      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      693522271                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.478772                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14766880                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2375076                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102215960                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7263169                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    185                       # number of misc regfile reads
system.cpu1.numCycles                       693759762                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1385257024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              321699786                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154250040                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8719585                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76185026                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              65436164                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               459300                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            563741713                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             418924719                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          320157748                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207653387                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5423114                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9114233                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             78832548                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               165907708                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       563741713                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         37291                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1299                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39078281                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1298                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1040259260                       # The number of ROB reads
system.cpu1.rob.rob_writes                  810353885                       # The number of ROB writes
system.cpu1.timesIdled                           2678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     42512200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      84390628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       983608                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       415897                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48043713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24873874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96087697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25289771                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           42311016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1152699                       # Transaction distribution
system.membus.trans_dist::CleanEvict         40726016                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1113                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            199348                       # Transaction distribution
system.membus.trans_dist::ReadExResp           199341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      42311017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    126900985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              126900985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2794435584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2794435584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1326                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          42511913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                42511913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            42511913                       # Request fanout histogram
system.membus.respLayer1.occupancy       228220438750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        103656929000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       234618350                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   117919972.383939                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2199000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    297970000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1034873921000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4692367000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172397722                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172397722                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172397722                       # number of overall hits
system.cpu0.icache.overall_hits::total      172397722                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17033                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17033                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17033                       # number of overall misses
system.cpu0.icache.overall_misses::total        17033                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1212936500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1212936500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1212936500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1212936500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172414755                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172414755                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172414755                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172414755                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71210.972817                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71210.972817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71210.972817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71210.972817                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1178                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.629630                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15255                       # number of writebacks
system.cpu0.icache.writebacks::total            15255                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1777                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1777                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15256                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15256                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15256                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15256                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1090341000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1090341000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1090341000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1090341000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71469.651285                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71469.651285                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71469.651285                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71469.651285                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15255                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172397722                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172397722                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17033                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17033                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1212936500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1212936500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172414755                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172414755                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71210.972817                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71210.972817                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1777                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1777                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15256                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15256                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1090341000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1090341000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71469.651285                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71469.651285                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172413203                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15287                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11278.419768                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        344844765                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       344844765                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128857971                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128857971                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128857971                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128857971                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71543560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71543560                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71543560                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71543560                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5257803691975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5257803691975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5257803691975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5257803691975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    200401531                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    200401531                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    200401531                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    200401531                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.357001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.357001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73490.943028                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73490.943028                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73490.943028                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73490.943028                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1408874120                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        89846                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31287499                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1997                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.029937                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.990486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39838435                       # number of writebacks
system.cpu0.dcache.writebacks::total         39838435                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31703527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31703527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31703527                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31703527                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39840033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39840033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39840033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39840033                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3462803593759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3462803593759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3462803593759                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3462803593759                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.198801                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.198801                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.198801                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.198801                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86917.688892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86917.688892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86917.688892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86917.688892                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39838435                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127343894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127343894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70018114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70018114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5119024879000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5119024879000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197362008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197362008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73110.008062                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73110.008062                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     30283489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     30283489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39734625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39734625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3450491260000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3450491260000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.201329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.201329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86838.400010                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86838.400010                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1514077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1514077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1525446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1525446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 138778812975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 138778812975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3039523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3039523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.501870                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.501870                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90975.893591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90975.893591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1420038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1420038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105408                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105408                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12312333759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12312333759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034679                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034679                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 116806.445042                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 116806.445042                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5907000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5907000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.169746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.169746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40183.673469                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40183.673469                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          141                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006928                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          244                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          244                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1043500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1043500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.322751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.322751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4276.639344                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4276.639344                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          244                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          244                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.322751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.322751                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3276.639344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3276.639344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           86                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           86                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       353000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       353000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          747                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          747                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.115127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.115127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4104.651163                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4104.651163                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           86                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           86                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       267000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       267000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.115127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.115127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3104.651163                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3104.651163                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999612                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          168702311                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39839079                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.234594                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999612                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        440646847                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       440646847                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4332398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1190121                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5525538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2396                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4332398                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                623                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1190121                       # number of overall hits
system.l2.overall_hits::total                 5525538                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          35505523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6995286                       # number of demand (read+write) misses
system.l2.demand_misses::total               42515657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12860                       # number of overall misses
system.l2.overall_misses::.cpu0.data         35505523                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1988                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6995286                       # number of overall misses
system.l2.overall_misses::total              42515657                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1039816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3333614158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    176060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 716445983500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4051276018000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1039816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3333614158500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    176060000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 716445983500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4051276018000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39837921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8185407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48041195                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39837921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8185407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48041195                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.891249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.761394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.854605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.891249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.761394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.854605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80856.609642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93890.017012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88561.368209                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102418.397690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95289.037119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80856.609642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93890.017012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88561.368209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102418.397690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95289.037119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1152699                       # number of writebacks
system.l2.writebacks::total                   1152699                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5299                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5299                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     35503389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6992170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          42510358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     35503389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6992170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         42510358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    909442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2978464086000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155833500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 646349841001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3625879203001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    909442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2978464086000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155833500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 646349841001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3625879203001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.840260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.891196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.758330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884873                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.840260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.891196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.758330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884873                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70944.886497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83892.388020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78703.787879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92439.091298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85294.017119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70944.886497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83892.388020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78703.787879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92439.091298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85294.017119                       # average overall mshr miss latency
system.l2.replacements                       67167179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1325099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1325099                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1325099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1325099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45736578                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45736578                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45736578                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45736578                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  302                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                219                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5117500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5236500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.427105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.323529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.420345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24603.365385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23910.958904                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           219                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4178000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       215000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4393000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.427105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.323529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.420345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20086.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19545.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20059.360731                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       175500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         100842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          98500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              199342                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12080859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11746788000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23827647000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.964847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.925126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119799.875052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119256.730964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119531.493614                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       100842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        98500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         199342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11072439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10761788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21834227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.964847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.925126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109799.875052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109256.730964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109531.493614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1039816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    176060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1215876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.761394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80856.609642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88561.368209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81888.200431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    909442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155833500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1065276000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.840260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.758330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.828287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70944.886497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78703.787879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71982.971822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4328724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1182149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5510873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     35404681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6896786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        42301467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3321533299500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 704699195500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4026232495000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39733405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8078935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47812340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.891056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.853675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93816.218807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102177.912364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95179.500394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2134                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     35402547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6893670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     42296217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2967391647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 635588053001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3602979700001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.891002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.853289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83818.592120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92198.792951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85184.443327                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    95098260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  67167243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.415843                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.320665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.023043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       38.774125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.879316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.317510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.605846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.076239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 827994435                       # Number of tag accesses
system.l2.tags.data_accesses                827994435                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        820416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2272216832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        126720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     447498880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2720662848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       820416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       126720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        947136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     73772736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73772736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       35503388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6992170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            42510357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1152699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1152699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           789191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2185735396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           121897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        430466903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2617113386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       789191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       121897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           911088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70964918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70964918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70964918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          789191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2185735396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          121897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       430466903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2688078304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1100295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  35439562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6925550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.060501362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76600099                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1035926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    42510358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1152699                       # Number of write requests accepted
system.mem_ctrls.readBursts                  42510358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1152699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52404                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1782865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1872768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1694777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1600592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4457173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5066870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3928499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3367889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3223395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2930209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2668197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1761267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2524012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2138981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1650267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1712151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67020                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1068758961000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               211899560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1863382311000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25218.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43968.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21895023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  794898                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              42510358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1152699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10123682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12220623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10077320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6035543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2181914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1156111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  462603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  122116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  69167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  68215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20790296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.847633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.092983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.484299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12924938     62.17%     62.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5249048     25.25%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1296691      6.24%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       515470      2.48%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       263152      1.27%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       159521      0.77%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        96840      0.47%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        67046      0.32%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217590      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20790296                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.428717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.183150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21993.701120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        67838     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-655359           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.699420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            61303     90.32%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1199      1.77%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3452      5.09%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1488      2.19%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              340      0.50%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67870                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2712314368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8348544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70419584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2720662912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73772736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2609.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2617.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039566281000                       # Total gap between requests
system.mem_ctrls.avgGap                      23808.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       820480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2268131968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       126720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    443235200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70419584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 789252.219383243355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2181806003.312796592712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 121896.988641093747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 426365499.840064048767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67739387.870569348335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     35503388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6992170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1152699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    378987750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1505972645250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73470750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 356957207250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26569023658250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29562.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42417.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37106.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51050.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23049402.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70825844040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37644828870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        132864540060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2852959680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82062430320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     465617038290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7094895840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       798962537100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        768.553719                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13868094750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34713380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 990984813250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          77616876540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          41254344450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        169728031620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2890637640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82062430320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     468159798030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4953624480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       846665743080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        814.441323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8503959250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34713380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 996348948750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4329290540.625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8683358060.548639                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        74000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  22658366000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   346879801500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 692686486500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77454710                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77454710                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77454710                       # number of overall hits
system.cpu1.icache.overall_hits::total       77454710                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2853                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2853                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2853                       # number of overall misses
system.cpu1.icache.overall_misses::total         2853                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    202023000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    202023000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    202023000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    202023000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77457563                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77457563                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77457563                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77457563                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70810.725552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70810.725552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70810.725552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70810.725552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2611                       # number of writebacks
system.cpu1.icache.writebacks::total             2611                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          242                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2611                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2611                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    187248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    187248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    187248500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    187248500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71715.243202                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71715.243202                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71715.243202                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71715.243202                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2611                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77454710                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77454710                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2853                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2853                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    202023000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    202023000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77457563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77457563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70810.725552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70810.725552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    187248500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    187248500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71715.243202                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71715.243202                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77701854                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2643                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29399.112372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154917737                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154917737                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61106238                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61106238                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61106238                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61106238                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19525864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19525864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19525864                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19525864                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1460213016747                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1460213016747                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1460213016747                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1460213016747                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80632102                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80632102                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80632102                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80632102                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.242160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.242160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.242160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.242160                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74783.529003                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74783.529003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74783.529003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74783.529003                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    180045702                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        22236                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3176479                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            311                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.680904                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.498392                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8185556                       # number of writebacks
system.cpu1.dcache.writebacks::total          8185556                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11338688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11338688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11338688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11338688                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8187176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8187176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8187176                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8187176                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 747073458340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 747073458340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 747073458340                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 747073458340                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101537                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101537                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101537                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101537                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91249.224194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91249.224194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91249.224194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91249.224194                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8185556                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58916212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58916212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17996667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17996667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1323237756000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1323237756000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76912879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76912879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.233988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.233988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73526.823383                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73526.823383                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9915753                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9915753                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8080914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8080914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 735022405500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 735022405500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90957.830451                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90957.830451                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2190026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2190026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1529197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1529197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 136975260747                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 136975260747                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3719223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3719223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.411160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.411160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89573.325573                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89573.325573                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1422935                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1422935                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106262                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106262                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12051052840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12051052840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113408.865258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113408.865258                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          729                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          729                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11793000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11793000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.168757                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.168757                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 79682.432432                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 79682.432432                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6625500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6625500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094641                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094641                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79825.301205                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79825.301205                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          193                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          193                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       980000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       980000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.241250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.241250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5077.720207                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5077.720207                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          193                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          193                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       787000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       787000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4077.720207                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4077.720207                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       681500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       681500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.328261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.328261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4513.245033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4513.245033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       530500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       530500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.328261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.328261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3513.245033                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3513.245033                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.995887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69297947                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8187102                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.464283                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.995887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169455554                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169455554                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039566288000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47832824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2477798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46716757                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        66014480                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1414                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47814958                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119517217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24558607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144129423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1952640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5099286784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       334208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1047741568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6149315200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67171293                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73951616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115213020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.231664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88938153     77.19%     77.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1               25858970     22.44%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 415897      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115213020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96085707993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59770527367                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22904955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12284647944                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3923985                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
