
---------- Begin Simulation Statistics ----------
final_tick                                 7246221250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    288                       # Simulator instruction rate (inst/s)
host_mem_usage                                7912680                       # Number of bytes of host memory used
host_op_rate                                      295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23053.90                       # Real time elapsed on the host
host_tick_rate                                 156632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6634603                       # Number of instructions simulated
sim_ops                                       6806204                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003611                       # Number of seconds simulated
sim_ticks                                  3610983125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.241028                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  159283                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               167242                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2656                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165064                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              581                       # Number of indirect misses.
system.cpu.branchPred.lookups                  182994                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5270                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          715                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1065117                       # Number of instructions committed
system.cpu.committedOps                       1088010                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.496298                       # CPI: cycles per instruction
system.cpu.discardedOps                          7834                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             551424                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             61883                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           311722                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1345185                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286017                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      135                       # number of quiesce instructions executed
system.cpu.numCycles                          3723966                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       135                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  702511     64.57%     64.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                    806      0.07%     64.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62532      5.75%     70.39% # Class of committed instruction
system.cpu.op_class_0::MemWrite                322161     29.61%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1088010                       # Class of committed instruction
system.cpu.quiesceCycles                      2053607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2378781                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        283984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             109500                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          302                       # Transaction distribution
system.membus.trans_dist::WriteClean              107                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1320                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           314                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        85696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        85696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        53760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9128530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426080                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000307                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017532                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  425949     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     131      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426080                       # Request fanout histogram
system.membus.reqLayer6.occupancy           671205659                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6874500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3655828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1312250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6208460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          626437180                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6785750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    145192592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1016348145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1161540737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    580770368                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    580770368                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1161540737                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    145192592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1597118513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    580770368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2323081474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    725962961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    145192592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    871155553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    435577776                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    435577776                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    871155553                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1161540737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    580770368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1742311105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1448269250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1267782226                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       180528                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       180528    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       180528                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    355725000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1905652772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    290385184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    272236110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    145192592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    145192592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2758659250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1034497219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1161540737                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2196037956                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2940149990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1451925921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    272236110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    145192592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    145192592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4954697206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    127043518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    853006479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145192592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1125242589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    562621294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    562621294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1125242589                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    127043518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1415627773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    707813887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2250485178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        85696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        86528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        85696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        85696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1339                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1352                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23732041                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       230408                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23962449                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23732041                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23732041                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23732041                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       230408                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23962449                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2123328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    889304627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    290385184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    435577776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    290385184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7638917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1913291688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7248995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    290385184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145192592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    145192592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588019364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7248995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1179689811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    435577776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    435577776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    435577776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7638917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2501311052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000632684500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33177                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3333750760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6161820760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30943.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57193.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        55                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    916.799837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.325023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.821393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          369      3.75%      3.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          355      3.61%      7.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          168      1.71%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          146      1.48%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          172      1.75%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          133      1.35%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      1.45%     15.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          199      2.02%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8152     82.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     326.527273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1346.891279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           296     89.70%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      2.42%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      3.03%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.61%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.30%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.30%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.30%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.91%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.30%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      1.21%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.581818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.405705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    181.623615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            190     57.58%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      7.58%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            41     12.42%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           25      7.58%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.61%     85.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     86.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.91%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.91%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.73%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      2.12%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.91%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.91%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      1.82%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.30%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.61%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.30%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6895104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2124288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2123328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1909.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1913.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3610834375                       # Total gap between requests
system.mem_ctrls.avgGap                      25585.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1564032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 888028519.933889269829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 290385184.228741049767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 433131905.040403664112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 290385184.228741049767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7550298.369228740223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7780706.535425861366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 290119328.652359724045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145192592.114370524883                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 145192592.114370524883                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2796685540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    958606695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1425992760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    956225725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24310040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32490584130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  33933218310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   6174571625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11514184875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55737.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58508.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58023.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58363.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56534.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79439081.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2071119.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    753731.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1405540.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1533152905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    195300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1883988345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 270                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9507820.370370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3195208.696645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          135    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2460375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16723375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5962665500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1283555750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       524308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           524308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       524308                       # number of overall hits
system.cpu.icache.overall_hits::total          524308                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58128125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58128125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58128125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58128125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       525647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       525647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       525647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       525647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002547                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43411.594473                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43411.594473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43411.594473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43411.594473                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56052875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56052875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56052875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56052875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.743839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.743839                       # average overall mshr miss latency
system.cpu.icache.replacements                   1179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       524308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          524308                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       525647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       525647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43411.594473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43411.594473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56052875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56052875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.743839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.442819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              498422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            422.749788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.442819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1052633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1052633                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       100448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           100448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       100448                       # number of overall hits
system.cpu.dcache.overall_hits::total          100448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          579                       # number of overall misses
system.cpu.dcache.overall_misses::total           579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51743375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51743375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51743375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51743375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       101027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       101027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       101027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       101027                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005731                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005731                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89366.796200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89366.796200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89366.796200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89366.796200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.dcache.writebacks::total               302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39006875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39006875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7105250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7105250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2105.259259                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2105.259259                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        62596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           62596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29081625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29081625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        62929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        62929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87332.207207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87332.207207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7105250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7105250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86829.617834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86829.617834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.593272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.593272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22661750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22661750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92120.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92120.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11742375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11742375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91026.162791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91026.162791                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1455124625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1455124625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.409793                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.409793                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60760                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60760                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1435729034                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1435729034                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18053.126371                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18053.126371                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.683236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               550                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.418182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.683236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1526856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1526856                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7246221250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7246245000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    288                       # Simulator instruction rate (inst/s)
host_mem_usage                                7912680                       # Number of bytes of host memory used
host_op_rate                                      295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23054.07                       # Real time elapsed on the host
host_tick_rate                                 156632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6634612                       # Number of instructions simulated
sim_ops                                       6806219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003611                       # Number of seconds simulated
sim_ticks                                  3611006875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.237640                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  159284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               167249                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                150                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2658                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165064                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              581                       # Number of indirect misses.
system.cpu.branchPred.lookups                  183003                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5272                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          715                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1065126                       # Number of instructions committed
system.cpu.committedOps                       1088025                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.496304                       # CPI: cycles per instruction
system.cpu.discardedOps                          7841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             551448                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             61883                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           311722                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1345186                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286016                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      135                       # number of quiesce instructions executed
system.cpu.numCycles                          3724004                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       135                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  702519     64.57%     64.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                    806      0.07%     64.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62538      5.75%     70.39% # Class of committed instruction
system.cpu.op_class_0::MemWrite                322161     29.61%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1088025                       # Class of committed instruction
system.cpu.quiesceCycles                      2053607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2378818                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        283984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             109500                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          302                       # Transaction distribution
system.membus.trans_dist::WriteClean              107                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1320                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           314                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        85696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        85696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        53760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9128530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426080                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000307                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017532                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  425949     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     131      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426080                       # Request fanout histogram
system.membus.reqLayer6.occupancy           671205659                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6874500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3655828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1312250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6208460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          626437180                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6785750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    145191637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1016341460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1161533097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    580766549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    580766549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1161533097                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    145191637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1597108009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    580766549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2323066195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    725958186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    145191637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    871149823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    435574911                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    435574911                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    871149823                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1161533097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    580766549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1742299646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1448269250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1267782226                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       180528                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       180528    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       180528                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    355725000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1905640238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    290383274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    272234320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    145191637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    145191637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2758641106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1034490415                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1161533097                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2196023512                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2940130653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1451916372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    272234320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    145191637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    145191637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4954664618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    127042683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    853000868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145191637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1125235188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    562617594                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    562617594                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1125235188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    127042683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1415618462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    707809231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2250470376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        85696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        86528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        85696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        85696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1339                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1352                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23731885                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       230407                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23962292                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23731885                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23731885                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23731885                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       230407                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23962292                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2123328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    889298778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    290383274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    435574911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    290383274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7638867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1913279104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7248948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    290383274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145191637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    145191637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588015496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7248948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1179682052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    435574911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    435574911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    435574911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7638867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2501294601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000632684500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33177                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3333750760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6161820760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30943.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57193.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        55                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    916.799837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.325023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.821393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          369      3.75%      3.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          355      3.61%      7.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          168      1.71%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          146      1.48%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          172      1.75%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          133      1.35%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      1.45%     15.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          199      2.02%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8152     82.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     326.527273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1346.891279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           296     89.70%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      2.42%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      3.03%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.61%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.30%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.30%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.30%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.91%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.30%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      1.21%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.581818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.405705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    181.623615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            190     57.58%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      7.58%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            41     12.42%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           25      7.58%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.61%     85.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     86.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.91%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.91%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.73%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      2.12%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.91%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.91%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      1.82%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.30%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.61%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.30%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6895104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2124288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2123328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1909.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1913.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3610834375                       # Total gap between requests
system.mem_ctrls.avgGap                      25585.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1564032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 888022679.270030498505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 290383274.332591772079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 433129056.282951533794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 290383274.332591772079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7550248.710063727573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7780655.360840319656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 290117420.504772663116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145191637.166295886040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 145191637.166295886040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2796685540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    958606695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1425992760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    956225725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24310040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32490584130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  33933218310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   6174571625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11514184875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55737.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58508.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58023.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58363.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56534.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79439081.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2071119.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    753731.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1405540.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1533152905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    195300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1884012095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 270                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9507820.370370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3195208.696645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          135    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2460375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16723375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5962689250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1283555750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       524320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           524320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       524320                       # number of overall hits
system.cpu.icache.overall_hits::total          524320                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58128125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58128125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58128125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58128125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       525659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       525659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       525659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       525659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002547                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43411.594473                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43411.594473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43411.594473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43411.594473                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56052875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56052875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56052875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56052875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.743839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.743839                       # average overall mshr miss latency
system.cpu.icache.replacements                   1179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       524320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          524320                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       525659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       525659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43411.594473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43411.594473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56052875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56052875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.743839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.743839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.442849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2121480                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1495                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1419.050167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.442849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1052657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1052657                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       100454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           100454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       100454                       # number of overall hits
system.cpu.dcache.overall_hits::total          100454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          579                       # number of overall misses
system.cpu.dcache.overall_misses::total           579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51743375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51743375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51743375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51743375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       101033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       101033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       101033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       101033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005731                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005731                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89366.796200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89366.796200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89366.796200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89366.796200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.dcache.writebacks::total               302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39006875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39006875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7105250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7105250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88051.636569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2105.259259                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2105.259259                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        62602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           62602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29081625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29081625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        62935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        62935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87332.207207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87332.207207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7105250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7105250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86829.617834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86829.617834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.593272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.593272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22661750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22661750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92120.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92120.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11742375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11742375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91026.162791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91026.162791                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1455124625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1455124625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.409793                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.409793                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60760                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60760                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1435729034                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1435729034                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18053.126371                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18053.126371                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.682620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.826360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.682620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1526880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1526880                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7246245000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
