-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_we0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_we0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_0_ce0 : OUT STD_LOGIC;
    C_0_we0 : OUT STD_LOGIC;
    C_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln105_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln113_4_fu_880_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_4_reg_2098 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_4_reg_2098_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_888_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_reg_2126 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_960_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_2131 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_fu_1032_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_reg_2136 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_1104_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_reg_2141 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_3_fu_1408_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_3_reg_2146 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_7_fu_1627_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_7_reg_2151 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_11_fu_1846_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_11_reg_2156 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_15_fu_2065_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln113_15_reg_2161 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal jb_fu_268 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln107_fu_1176_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_272 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln105_fu_850_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_276 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln105_1_fu_808_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (12 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_2_we0_local : STD_LOGIC;
    signal C_2_ce0_local : STD_LOGIC;
    signal C_3_we0_local : STD_LOGIC;
    signal C_3_ce0_local : STD_LOGIC;
    signal tmp_fu_830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_fu_820_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln107_fu_838_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln105_fu_824_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln107_fu_858_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln3_fu_862_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_872_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_888_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_960_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_fu_1032_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_1104_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln105_fu_846_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln113_fu_768_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_26_fu_1224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_1214_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln113_fu_1240_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln113_fu_1244_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_fu_1250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1278_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_10_fu_1292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln113_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_1_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_2_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_1_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_1_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_fu_1312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_2_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_3_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_1_fu_1332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_2_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_4_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_8_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_4_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_3_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_5_fu_1388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_1_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_2_fu_1394_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln113_1_fu_772_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_34_fu_1443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln113_1_fu_1433_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln113_1_fu_1459_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln113_1_fu_1463_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_fu_1469_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_5_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1497_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_1511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln113_6_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_4_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_5_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_3_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_6_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_7_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_4_fu_1531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_7_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_2_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_8_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_5_fu_1551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_8_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_10_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_9_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_9_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_9_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_11_fu_1607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_3_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_6_fu_1613_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln113_2_fu_776_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_42_fu_1662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln113_2_fu_1652_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln113_2_fu_1678_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln113_2_fu_1682_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_47_fu_1688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1670_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_10_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1716_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_16_fu_1730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln113_12_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_7_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_8_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_6_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_11_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_13_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_8_fu_1750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_12_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_4_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_13_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_9_fu_1770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_14_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_16_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_10_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_14_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_15_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_17_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_5_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_10_fu_1832_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln113_3_fu_780_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_50_fu_1881_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln113_3_fu_1871_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln113_3_fu_1897_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln113_3_fu_1901_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_1907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1889_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_15_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1935_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_19_fu_1949_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln113_18_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_10_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_11_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_9_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_16_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_19_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_12_fu_1969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_17_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_6_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_18_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_13_fu_1989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_20_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_22_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_11_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_19_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_21_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_23_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_7_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln113_14_fu_2051_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_8_fu_888_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_888_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_960_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1032_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1104_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_33_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U229 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_8_reg_2126,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        dout => mul_ln113_fu_768_p2);

    mul_24s_24s_48_1_1_U230 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_11_reg_2131,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        dout => mul_ln113_1_fu_772_p2);

    mul_24s_24s_48_1_1_U231 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_14_reg_2136,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        dout => mul_ln113_2_fu_776_p2);

    mul_24s_24s_48_1_1_U232 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_17_reg_2141,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        dout => mul_ln113_3_fu_780_p2);

    sparsemux_33_6_24_1_1_U233 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_4_reload,
        din2 => scale_8_reload,
        din3 => scale_12_reload,
        din4 => scale_16_reload,
        din5 => scale_20_reload,
        din6 => scale_24_reload,
        din7 => scale_28_reload,
        din8 => scale_32_reload,
        din9 => scale_36_reload,
        din10 => scale_40_reload,
        din11 => scale_44_reload,
        din12 => scale_48_reload,
        din13 => scale_52_reload,
        din14 => scale_56_reload,
        din15 => scale_60_reload,
        def => tmp_8_fu_888_p33,
        sel => select_ln107_fu_838_p3,
        dout => tmp_8_fu_888_p35);

    sparsemux_33_6_24_1_1_U234 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_5_reload,
        din2 => scale_9_reload,
        din3 => scale_13_reload,
        din4 => scale_17_reload,
        din5 => scale_21_reload,
        din6 => scale_25_reload,
        din7 => scale_29_reload,
        din8 => scale_33_reload,
        din9 => scale_37_reload,
        din10 => scale_41_reload,
        din11 => scale_45_reload,
        din12 => scale_49_reload,
        din13 => scale_53_reload,
        din14 => scale_57_reload,
        din15 => scale_61_reload,
        def => tmp_11_fu_960_p33,
        sel => select_ln107_fu_838_p3,
        dout => tmp_11_fu_960_p35);

    sparsemux_33_6_24_1_1_U235 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_6_reload,
        din2 => scale_10_reload,
        din3 => scale_14_reload,
        din4 => scale_18_reload,
        din5 => scale_22_reload,
        din6 => scale_26_reload,
        din7 => scale_30_reload,
        din8 => scale_34_reload,
        din9 => scale_38_reload,
        din10 => scale_42_reload,
        din11 => scale_46_reload,
        din12 => scale_50_reload,
        din13 => scale_54_reload,
        din14 => scale_58_reload,
        din15 => scale_62_reload,
        def => tmp_14_fu_1032_p33,
        sel => select_ln107_fu_838_p3,
        dout => tmp_14_fu_1032_p35);

    sparsemux_33_6_24_1_1_U236 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_7_reload,
        din2 => scale_11_reload,
        din3 => scale_15_reload,
        din4 => scale_19_reload,
        din5 => scale_23_reload,
        din6 => scale_27_reload,
        din7 => scale_31_reload,
        din8 => scale_35_reload,
        din9 => scale_39_reload,
        din10 => scale_43_reload,
        din11 => scale_47_reload,
        din12 => scale_51_reload,
        din13 => scale_55_reload,
        din14 => scale_59_reload,
        din15 => scale_63_reload,
        def => tmp_17_fu_1104_p33,
        sel => select_ln107_fu_838_p3,
        dout => tmp_17_fu_1104_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln105_fu_802_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_272 <= select_ln105_fu_850_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_272 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln105_fu_802_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_276 <= add_ln105_1_fu_808_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_276 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    jb_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln105_fu_802_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    jb_fu_268 <= add_ln107_fu_1176_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    jb_fu_268 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln113_11_reg_2156 <= select_ln113_11_fu_1846_p3;
                select_ln113_15_reg_2161 <= select_ln113_15_fu_2065_p3;
                select_ln113_3_reg_2146 <= select_ln113_3_fu_1408_p3;
                select_ln113_7_reg_2151 <= select_ln113_7_fu_1627_p3;
                tmp_11_reg_2131 <= tmp_11_fu_960_p35;
                tmp_14_reg_2136 <= tmp_14_fu_1032_p35;
                tmp_17_reg_2141 <= tmp_17_fu_1104_p35;
                tmp_8_reg_2126 <= tmp_8_fu_888_p35;
                    zext_ln113_4_reg_2098(11 downto 0) <= zext_ln113_4_fu_880_p1(11 downto 0);
                    zext_ln113_4_reg_2098_pp0_iter1_reg(11 downto 0) <= zext_ln113_4_reg_2098(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln113_4_reg_2098(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln113_4_reg_2098_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_0_address0 <= zext_ln113_4_reg_2098_pp0_iter1_reg(12 - 1 downto 0);
    C_0_ce0 <= C_0_ce0_local;

    C_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_0_d0 <= select_ln113_3_reg_2146;
    C_0_we0 <= C_0_we0_local;

    C_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln113_4_reg_2098_pp0_iter1_reg(12 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln113_7_reg_2151;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln113_4_reg_2098_pp0_iter1_reg(12 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_d0 <= select_ln113_11_reg_2156;
    C_2_we0 <= C_2_we0_local;

    C_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we0_local <= ap_const_logic_1;
        else 
            C_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln113_4_reg_2098_pp0_iter1_reg(12 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_d0 <= select_ln113_15_reg_2161;
    C_3_we0 <= C_3_we0_local;

    C_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we0_local <= ap_const_logic_1;
        else 
            C_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln105_1_fu_808_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv13_1));
    add_ln105_fu_824_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln107_fu_1176_p2 <= std_logic_vector(unsigned(zext_ln105_fu_846_p1) + unsigned(ap_const_lv7_4));
    add_ln113_1_fu_1463_p2 <= std_logic_vector(unsigned(trunc_ln113_1_fu_1433_p4) + unsigned(zext_ln113_1_fu_1459_p1));
    add_ln113_2_fu_1682_p2 <= std_logic_vector(unsigned(trunc_ln113_2_fu_1652_p4) + unsigned(zext_ln113_2_fu_1678_p1));
    add_ln113_3_fu_1901_p2 <= std_logic_vector(unsigned(trunc_ln113_3_fu_1871_p4) + unsigned(zext_ln113_3_fu_1897_p1));
    add_ln113_fu_1244_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_1214_p4) + unsigned(zext_ln113_fu_1240_p1));
    and_ln113_10_fu_1589_p2 <= (tmp_39_fu_1469_p3 and select_ln113_5_fu_1551_p3);
    and_ln113_11_fu_1607_p2 <= (xor_ln113_9_fu_1601_p2 and tmp_33_fu_1425_p3);
    and_ln113_12_fu_1702_p2 <= (xor_ln113_10_fu_1696_p2 and tmp_46_fu_1670_p3);
    and_ln113_13_fu_1764_p2 <= (xor_ln113_11_fu_1758_p2 and icmp_ln113_6_fu_1724_p2);
    and_ln113_14_fu_1778_p2 <= (icmp_ln113_7_fu_1738_p2 and and_ln113_12_fu_1702_p2);
    and_ln113_15_fu_1802_p2 <= (xor_ln113_13_fu_1796_p2 and or_ln113_4_fu_1790_p2);
    and_ln113_16_fu_1808_p2 <= (tmp_47_fu_1688_p3 and select_ln113_9_fu_1770_p3);
    and_ln113_17_fu_1826_p2 <= (xor_ln113_14_fu_1820_p2 and tmp_41_fu_1644_p3);
    and_ln113_18_fu_1921_p2 <= (xor_ln113_15_fu_1915_p2 and tmp_53_fu_1889_p3);
    and_ln113_19_fu_1983_p2 <= (xor_ln113_16_fu_1977_p2 and icmp_ln113_9_fu_1943_p2);
    and_ln113_1_fu_1326_p2 <= (xor_ln113_1_fu_1320_p2 and icmp_ln113_fu_1286_p2);
    and_ln113_20_fu_1997_p2 <= (icmp_ln113_10_fu_1957_p2 and and_ln113_18_fu_1921_p2);
    and_ln113_21_fu_2021_p2 <= (xor_ln113_18_fu_2015_p2 and or_ln113_6_fu_2009_p2);
    and_ln113_22_fu_2027_p2 <= (tmp_54_fu_1907_p3 and select_ln113_13_fu_1989_p3);
    and_ln113_23_fu_2045_p2 <= (xor_ln113_19_fu_2039_p2 and tmp_49_fu_1863_p3);
    and_ln113_2_fu_1340_p2 <= (icmp_ln113_1_fu_1300_p2 and and_ln113_fu_1264_p2);
    and_ln113_3_fu_1364_p2 <= (xor_ln113_3_fu_1358_p2 and or_ln113_fu_1352_p2);
    and_ln113_4_fu_1370_p2 <= (tmp_31_fu_1250_p3 and select_ln113_1_fu_1332_p3);
    and_ln113_5_fu_1388_p2 <= (xor_ln113_4_fu_1382_p2 and tmp_25_fu_1206_p3);
    and_ln113_6_fu_1483_p2 <= (xor_ln113_5_fu_1477_p2 and tmp_38_fu_1451_p3);
    and_ln113_7_fu_1545_p2 <= (xor_ln113_6_fu_1539_p2 and icmp_ln113_3_fu_1505_p2);
    and_ln113_8_fu_1559_p2 <= (icmp_ln113_4_fu_1519_p2 and and_ln113_6_fu_1483_p2);
    and_ln113_9_fu_1583_p2 <= (xor_ln113_8_fu_1577_p2 and or_ln113_2_fu_1571_p2);
    and_ln113_fu_1264_p2 <= (xor_ln113_fu_1258_p2 and tmp_30_fu_1232_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln105_fu_802_p2)
    begin
        if (((icmp_ln105_fu_802_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_272)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_272;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_276)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_276;
        end if; 
    end process;


    ap_sig_allocacmp_jb_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, jb_fu_268, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_jb_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb_load <= jb_fu_268;
        end if; 
    end process;

    icmp_ln105_fu_802_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv13_1000) else "0";
    icmp_ln113_10_fu_1957_p2 <= "1" when (tmp_19_fu_1949_p3 = ap_const_lv8_FF) else "0";
    icmp_ln113_11_fu_1963_p2 <= "1" when (tmp_19_fu_1949_p3 = ap_const_lv8_0) else "0";
    icmp_ln113_1_fu_1300_p2 <= "1" when (tmp_10_fu_1292_p3 = ap_const_lv8_FF) else "0";
    icmp_ln113_2_fu_1306_p2 <= "1" when (tmp_10_fu_1292_p3 = ap_const_lv8_0) else "0";
    icmp_ln113_3_fu_1505_p2 <= "1" when (tmp_12_fu_1497_p3 = ap_const_lv7_7F) else "0";
    icmp_ln113_4_fu_1519_p2 <= "1" when (tmp_13_fu_1511_p3 = ap_const_lv8_FF) else "0";
    icmp_ln113_5_fu_1525_p2 <= "1" when (tmp_13_fu_1511_p3 = ap_const_lv8_0) else "0";
    icmp_ln113_6_fu_1724_p2 <= "1" when (tmp_15_fu_1716_p3 = ap_const_lv7_7F) else "0";
    icmp_ln113_7_fu_1738_p2 <= "1" when (tmp_16_fu_1730_p3 = ap_const_lv8_FF) else "0";
    icmp_ln113_8_fu_1744_p2 <= "1" when (tmp_16_fu_1730_p3 = ap_const_lv8_0) else "0";
    icmp_ln113_9_fu_1943_p2 <= "1" when (tmp_18_fu_1935_p3 = ap_const_lv7_7F) else "0";
    icmp_ln113_fu_1286_p2 <= "1" when (tmp_9_fu_1278_p3 = ap_const_lv7_7F) else "0";
    lshr_ln3_fu_862_p4 <= select_ln107_fu_838_p3(5 downto 2);
    or_ln113_10_fu_1814_p2 <= (and_ln113_16_fu_1808_p2 or and_ln113_14_fu_1778_p2);
    or_ln113_11_fu_2033_p2 <= (and_ln113_22_fu_2027_p2 or and_ln113_20_fu_1997_p2);
    or_ln113_1_fu_1402_p2 <= (and_ln113_5_fu_1388_p2 or and_ln113_3_fu_1364_p2);
    or_ln113_2_fu_1571_p2 <= (xor_ln113_7_fu_1565_p2 or tmp_39_fu_1469_p3);
    or_ln113_3_fu_1621_p2 <= (and_ln113_9_fu_1583_p2 or and_ln113_11_fu_1607_p2);
    or_ln113_4_fu_1790_p2 <= (xor_ln113_12_fu_1784_p2 or tmp_47_fu_1688_p3);
    or_ln113_5_fu_1840_p2 <= (and_ln113_17_fu_1826_p2 or and_ln113_15_fu_1802_p2);
    or_ln113_6_fu_2009_p2 <= (xor_ln113_17_fu_2003_p2 or tmp_54_fu_1907_p3);
    or_ln113_7_fu_2059_p2 <= (and_ln113_23_fu_2045_p2 or and_ln113_21_fu_2021_p2);
    or_ln113_8_fu_1376_p2 <= (and_ln113_4_fu_1370_p2 or and_ln113_2_fu_1340_p2);
    or_ln113_9_fu_1595_p2 <= (and_ln113_8_fu_1559_p2 or and_ln113_10_fu_1589_p2);
    or_ln113_fu_1352_p2 <= (xor_ln113_2_fu_1346_p2 or tmp_31_fu_1250_p3);
    select_ln105_fu_850_p3 <= 
        add_ln105_fu_824_p2 when (tmp_fu_830_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln107_fu_838_p3 <= 
        ap_const_lv6_0 when (tmp_fu_830_p3(0) = '1') else 
        trunc_ln105_fu_820_p1;
    select_ln113_10_fu_1832_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln113_15_fu_1802_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln113_11_fu_1846_p3 <= 
        select_ln113_10_fu_1832_p3 when (or_ln113_5_fu_1840_p2(0) = '1') else 
        add_ln113_2_fu_1682_p2;
    select_ln113_12_fu_1969_p3 <= 
        icmp_ln113_10_fu_1957_p2 when (and_ln113_18_fu_1921_p2(0) = '1') else 
        icmp_ln113_11_fu_1963_p2;
    select_ln113_13_fu_1989_p3 <= 
        and_ln113_19_fu_1983_p2 when (and_ln113_18_fu_1921_p2(0) = '1') else 
        icmp_ln113_10_fu_1957_p2;
    select_ln113_14_fu_2051_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln113_21_fu_2021_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln113_15_fu_2065_p3 <= 
        select_ln113_14_fu_2051_p3 when (or_ln113_7_fu_2059_p2(0) = '1') else 
        add_ln113_3_fu_1901_p2;
    select_ln113_1_fu_1332_p3 <= 
        and_ln113_1_fu_1326_p2 when (and_ln113_fu_1264_p2(0) = '1') else 
        icmp_ln113_1_fu_1300_p2;
    select_ln113_2_fu_1394_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln113_3_fu_1364_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln113_3_fu_1408_p3 <= 
        select_ln113_2_fu_1394_p3 when (or_ln113_1_fu_1402_p2(0) = '1') else 
        add_ln113_fu_1244_p2;
    select_ln113_4_fu_1531_p3 <= 
        icmp_ln113_4_fu_1519_p2 when (and_ln113_6_fu_1483_p2(0) = '1') else 
        icmp_ln113_5_fu_1525_p2;
    select_ln113_5_fu_1551_p3 <= 
        and_ln113_7_fu_1545_p2 when (and_ln113_6_fu_1483_p2(0) = '1') else 
        icmp_ln113_4_fu_1519_p2;
    select_ln113_6_fu_1613_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln113_9_fu_1583_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln113_7_fu_1627_p3 <= 
        select_ln113_6_fu_1613_p3 when (or_ln113_3_fu_1621_p2(0) = '1') else 
        add_ln113_1_fu_1463_p2;
    select_ln113_8_fu_1750_p3 <= 
        icmp_ln113_7_fu_1738_p2 when (and_ln113_12_fu_1702_p2(0) = '1') else 
        icmp_ln113_8_fu_1744_p2;
    select_ln113_9_fu_1770_p3 <= 
        and_ln113_13_fu_1764_p2 when (and_ln113_12_fu_1702_p2(0) = '1') else 
        icmp_ln113_7_fu_1738_p2;
    select_ln113_fu_1312_p3 <= 
        icmp_ln113_1_fu_1300_p2 when (and_ln113_fu_1264_p2(0) = '1') else 
        icmp_ln113_2_fu_1306_p2;
    tmp_10_fu_1292_p3 <= mul_ln113_fu_768_p2(47 downto 40);
    tmp_11_fu_960_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_12_fu_1497_p3 <= mul_ln113_1_fu_772_p2(47 downto 41);
    tmp_13_fu_1511_p3 <= mul_ln113_1_fu_772_p2(47 downto 40);
    tmp_14_fu_1032_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_15_fu_1716_p3 <= mul_ln113_2_fu_776_p2(47 downto 41);
    tmp_16_fu_1730_p3 <= mul_ln113_2_fu_776_p2(47 downto 40);
    tmp_17_fu_1104_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_18_fu_1935_p3 <= mul_ln113_3_fu_780_p2(47 downto 41);
    tmp_19_fu_1949_p3 <= mul_ln113_3_fu_780_p2(47 downto 40);
    tmp_25_fu_1206_p3 <= mul_ln113_fu_768_p2(47 downto 47);
    tmp_26_fu_1224_p3 <= mul_ln113_fu_768_p2(15 downto 15);
    tmp_30_fu_1232_p3 <= mul_ln113_fu_768_p2(39 downto 39);
    tmp_31_fu_1250_p3 <= add_ln113_fu_1244_p2(23 downto 23);
    tmp_32_fu_1270_p3 <= mul_ln113_fu_768_p2(40 downto 40);
    tmp_33_fu_1425_p3 <= mul_ln113_1_fu_772_p2(47 downto 47);
    tmp_34_fu_1443_p3 <= mul_ln113_1_fu_772_p2(15 downto 15);
    tmp_38_fu_1451_p3 <= mul_ln113_1_fu_772_p2(39 downto 39);
    tmp_39_fu_1469_p3 <= add_ln113_1_fu_1463_p2(23 downto 23);
    tmp_40_fu_1489_p3 <= mul_ln113_1_fu_772_p2(40 downto 40);
    tmp_41_fu_1644_p3 <= mul_ln113_2_fu_776_p2(47 downto 47);
    tmp_42_fu_1662_p3 <= mul_ln113_2_fu_776_p2(15 downto 15);
    tmp_46_fu_1670_p3 <= mul_ln113_2_fu_776_p2(39 downto 39);
    tmp_47_fu_1688_p3 <= add_ln113_2_fu_1682_p2(23 downto 23);
    tmp_48_fu_1708_p3 <= mul_ln113_2_fu_776_p2(40 downto 40);
    tmp_49_fu_1863_p3 <= mul_ln113_3_fu_780_p2(47 downto 47);
    tmp_50_fu_1881_p3 <= mul_ln113_3_fu_780_p2(15 downto 15);
    tmp_53_fu_1889_p3 <= mul_ln113_3_fu_780_p2(39 downto 39);
    tmp_54_fu_1907_p3 <= add_ln113_3_fu_1901_p2(23 downto 23);
    tmp_55_fu_1927_p3 <= mul_ln113_3_fu_780_p2(40 downto 40);
    tmp_8_fu_888_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_9_fu_1278_p3 <= mul_ln113_fu_768_p2(47 downto 41);
    tmp_fu_830_p3 <= ap_sig_allocacmp_jb_load(6 downto 6);
    tmp_s_fu_872_p3 <= (trunc_ln107_fu_858_p1 & lshr_ln3_fu_862_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln113_4_fu_880_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln113_4_fu_880_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln113_4_fu_880_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln113_4_fu_880_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln105_fu_820_p1 <= ap_sig_allocacmp_jb_load(6 - 1 downto 0);
    trunc_ln107_fu_858_p1 <= select_ln105_fu_850_p3(8 - 1 downto 0);
    trunc_ln113_1_fu_1433_p4 <= mul_ln113_1_fu_772_p2(39 downto 16);
    trunc_ln113_2_fu_1652_p4 <= mul_ln113_2_fu_776_p2(39 downto 16);
    trunc_ln113_3_fu_1871_p4 <= mul_ln113_3_fu_780_p2(39 downto 16);
    trunc_ln5_fu_1214_p4 <= mul_ln113_fu_768_p2(39 downto 16);
    xor_ln113_10_fu_1696_p2 <= (tmp_47_fu_1688_p3 xor ap_const_lv1_1);
    xor_ln113_11_fu_1758_p2 <= (tmp_48_fu_1708_p3 xor ap_const_lv1_1);
    xor_ln113_12_fu_1784_p2 <= (select_ln113_8_fu_1750_p3 xor ap_const_lv1_1);
    xor_ln113_13_fu_1796_p2 <= (tmp_41_fu_1644_p3 xor ap_const_lv1_1);
    xor_ln113_14_fu_1820_p2 <= (or_ln113_10_fu_1814_p2 xor ap_const_lv1_1);
    xor_ln113_15_fu_1915_p2 <= (tmp_54_fu_1907_p3 xor ap_const_lv1_1);
    xor_ln113_16_fu_1977_p2 <= (tmp_55_fu_1927_p3 xor ap_const_lv1_1);
    xor_ln113_17_fu_2003_p2 <= (select_ln113_12_fu_1969_p3 xor ap_const_lv1_1);
    xor_ln113_18_fu_2015_p2 <= (tmp_49_fu_1863_p3 xor ap_const_lv1_1);
    xor_ln113_19_fu_2039_p2 <= (or_ln113_11_fu_2033_p2 xor ap_const_lv1_1);
    xor_ln113_1_fu_1320_p2 <= (tmp_32_fu_1270_p3 xor ap_const_lv1_1);
    xor_ln113_2_fu_1346_p2 <= (select_ln113_fu_1312_p3 xor ap_const_lv1_1);
    xor_ln113_3_fu_1358_p2 <= (tmp_25_fu_1206_p3 xor ap_const_lv1_1);
    xor_ln113_4_fu_1382_p2 <= (or_ln113_8_fu_1376_p2 xor ap_const_lv1_1);
    xor_ln113_5_fu_1477_p2 <= (tmp_39_fu_1469_p3 xor ap_const_lv1_1);
    xor_ln113_6_fu_1539_p2 <= (tmp_40_fu_1489_p3 xor ap_const_lv1_1);
    xor_ln113_7_fu_1565_p2 <= (select_ln113_4_fu_1531_p3 xor ap_const_lv1_1);
    xor_ln113_8_fu_1577_p2 <= (tmp_33_fu_1425_p3 xor ap_const_lv1_1);
    xor_ln113_9_fu_1601_p2 <= (or_ln113_9_fu_1595_p2 xor ap_const_lv1_1);
    xor_ln113_fu_1258_p2 <= (tmp_31_fu_1250_p3 xor ap_const_lv1_1);
    zext_ln105_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln107_fu_838_p3),7));
    zext_ln113_1_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1443_p3),24));
    zext_ln113_2_fu_1678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_1662_p3),24));
    zext_ln113_3_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_1881_p3),24));
    zext_ln113_4_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_872_p3),64));
    zext_ln113_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1224_p3),24));
end behav;
