

================================================================
== Vivado HLS Report for 'Y'
================================================================
* Date:           Sun Aug  6 19:42:34 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SynthzY
* Solution:       solution1
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.567|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   26|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    681|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     25|    1729|   2086|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|     411|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     25|    2140|   2962|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      240|    160|  128000|  64000|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     15|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Y_dadd_64ns_64ns_bkb_U1  |Y_dadd_64ns_64ns_bkb  |        0|      3|  445|  788|    0|
    |Y_dmul_64ns_64ns_cud_U2  |Y_dmul_64ns_64ns_cud  |        0|     11|  299|  204|    0|
    |Y_dmul_64ns_64ns_cud_U3  |Y_dmul_64ns_64ns_cud  |        0|     11|  299|  204|    0|
    |Y_sitodp_32ns_64_dEe_U4  |Y_sitodp_32ns_64_dEe  |        0|      0|  343|  445|    0|
    |Y_sitodp_32ns_64_dEe_U5  |Y_sitodp_32ns_64_dEe  |        0|      0|  343|  445|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     25| 1729| 2086|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln502_fu_234_p2    |     +    |      0|  0|   19|          11|          12|
    |sub_ln1311_fu_248_p2   |     -    |      0|  0|   18|          10|          11|
    |and_ln10_1_fu_164_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln10_2_fu_170_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln10_3_fu_176_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln10_4_fu_182_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln10_fu_158_p2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln10_1_fu_128_p2  |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln10_2_fu_134_p2  |   icmp   |      0|  0|   11|           8|           7|
    |icmp_ln10_3_fu_140_p2  |   icmp   |      0|  0|   11|           8|           6|
    |icmp_ln10_4_fu_146_p2  |   icmp   |      0|  0|   11|           8|           7|
    |icmp_ln10_5_fu_152_p2  |   icmp   |      0|  0|   11|           8|           6|
    |icmp_ln10_fu_122_p2    |   icmp   |      0|  0|   11|           8|           7|
    |r_V_fu_277_p2          |   lshr   |      0|  0|  162|          54|          54|
    |ap_return              |  select  |      0|  0|    8|           1|           6|
    |ush_fu_257_p3          |  select  |      0|  0|   12|           1|          12|
    |val_V_fu_311_p3        |  select  |      0|  0|    8|           1|           8|
    |r_V_1_fu_283_p2        |    shl   |      0|  0|  378|         113|         113|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  681|         244|         259|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  129|         28|    1|         28|
    |grp_fu_100_p0  |   15|          3|   32|         96|
    |grp_fu_84_p0   |   15|          3|   64|        192|
    |grp_fu_84_p1   |   21|          4|   64|        256|
    |grp_fu_89_p1   |   15|          3|   64|        192|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  195|         41|  225|        764|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |and_ln10_4_reg_341  |   1|   0|    1|          0|
    |ap_CS_fsm           |  27|   0|   27|          0|
    |reg_106             |  64|   0|   64|          0|
    |reg_111             |  64|   0|   64|          0|
    |reg_117             |  64|   0|   64|          0|
    |tmp_4_reg_356       |  64|   0|   64|          0|
    |tmp_5_reg_366       |  64|   0|   64|          0|
    |tmp_V_1_reg_377     |  52|   0|   52|          0|
    |tmp_V_reg_371       |  11|   0|   11|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 411|   0|  411|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |       Y      | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |       Y      | return value |
|ap_start   |  in |    1| ap_ctrl_hs |       Y      | return value |
|ap_done    | out |    1| ap_ctrl_hs |       Y      | return value |
|ap_idle    | out |    1| ap_ctrl_hs |       Y      | return value |
|ap_ready   | out |    1| ap_ctrl_hs |       Y      | return value |
|ap_return  | out |    8| ap_ctrl_hs |       Y      | return value |
|R          |  in |    8|   ap_none  |       R      |    scalar    |
|G          |  in |    8|   ap_none  |       G      |    scalar    |
|B          |  in |    8|   ap_none  |       B      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

