#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000097e200 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000000000973e10 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000000000980c98 .functor BUFZ 1, C4<z>; HiZ drive
v000000000096db40_0 .net "clk", 0 0, o0000000000980c98;  0 drivers
o0000000000980cc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000096ed60_0 .net "d", 7 0, o0000000000980cc8;  0 drivers
o0000000000980cf8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000096f760_0 .net "en", 0 0, o0000000000980cf8;  0 drivers
v000000000096de60_0 .var "q", 7 0;
o0000000000980d58 .functor BUFZ 1, C4<z>; HiZ drive
v000000000096eb80_0 .net "reset", 0 0, o0000000000980d58;  0 drivers
E_0000000000973e90 .event posedge, v000000000096eb80_0, v000000000096db40_0;
S_000000000097e520 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v00000000010e1750_0 .var "clk", 0 0;
v00000000010e02b0_0 .net "dataadr", 31 0, v00000000009d6bf0_0;  1 drivers
v00000000010e17f0_0 .net "memwrite", 0 0, L_00000000010e0f30;  1 drivers
v00000000010e1890_0 .var "reset", 0 0;
v00000000010e0850_0 .net "writedata", 31 0, L_00000000010e11b0;  1 drivers
E_0000000000973f50 .event negedge, v000000000096ee00_0;
S_000000000094ff00 .scope module, "dut" "top" 3 10, 4 2 0, S_000000000097e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v00000000009dc190_0 .net "clk", 0 0, v00000000010e1750_0;  1 drivers
v00000000009dc370_0 .net "dataadr", 31 0, v00000000009d6bf0_0;  alias, 1 drivers
v00000000010e19d0_0 .net "instr", 31 0, L_0000000000967060;  1 drivers
v00000000010e1cf0_0 .net "memwrite", 0 0, L_00000000010e0f30;  alias, 1 drivers
v00000000010e0170_0 .net "pc", 31 0, v00000000009d78a0_0;  1 drivers
v00000000010e0670_0 .net "readdata", 31 0, L_0000000000967920;  1 drivers
v00000000010e1f70_0 .net "reset", 0 0, v00000000010e1890_0;  1 drivers
v00000000010e0490_0 .net "writedata", 31 0, L_00000000010e11b0;  alias, 1 drivers
L_000000000113f2a0 .part v00000000009d78a0_0, 2, 6;
S_0000000000950090 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_000000000094ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000000967920 .functor BUFZ 32, L_000000000113fb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000096f440 .array "RAM", 0 63, 31 0;
v000000000096ecc0_0 .net *"_s0", 31 0, L_000000000113fb60;  1 drivers
v000000000096da00_0 .net *"_s3", 29 0, L_000000000113eee0;  1 drivers
v000000000096f260_0 .net "a", 31 0, v00000000009d6bf0_0;  alias, 1 drivers
v000000000096ee00_0 .net "clk", 0 0, v00000000010e1750_0;  alias, 1 drivers
v000000000096f580_0 .net "rd", 31 0, L_0000000000967920;  alias, 1 drivers
v000000000096f4e0_0 .net "wd", 31 0, L_00000000010e11b0;  alias, 1 drivers
v000000000096d8c0_0 .net "we", 0 0, L_00000000010e0f30;  alias, 1 drivers
E_0000000000974050 .event posedge, v000000000096ee00_0;
L_000000000113fb60 .array/port v000000000096f440, L_000000000113eee0;
L_000000000113eee0 .part v00000000009d6bf0_0, 2, 30;
S_000000000094c8d0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_000000000094ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000000967060 .functor BUFZ 32, L_000000000113e940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000096eea0 .array "RAM", 17 0, 31 0;
v000000000096daa0_0 .net *"_s0", 31 0, L_000000000113e940;  1 drivers
v000000000096ef40_0 .net "a", 5 0, L_000000000113f2a0;  1 drivers
v000000000096f080_0 .net "rd", 31 0, L_0000000000967060;  alias, 1 drivers
L_000000000113e940 .array/port v000000000096eea0, L_000000000113f2a0;
S_000000000094ca60 .scope module, "mips" "mips" 4 9, 7 2 0, S_000000000094ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v00000000009db330_0 .net "alucontrol", 3 0, v000000000096f300_0;  1 drivers
v00000000009db3d0_0 .net "aluout", 31 0, v00000000009d6bf0_0;  alias, 1 drivers
v00000000009dc4b0_0 .net "alusrc", 0 0, L_00000000010e03f0;  1 drivers
v00000000009db6f0_0 .net "clk", 0 0, v00000000010e1750_0;  alias, 1 drivers
v00000000009db470_0 .net "instr", 31 0, L_0000000000967060;  alias, 1 drivers
v00000000009db510_0 .net "jump", 0 0, L_00000000010e1bb0;  1 drivers
v00000000009db5b0_0 .net "memtoreg", 0 0, L_00000000010e0210;  1 drivers
v00000000009db790_0 .net "memwrite", 0 0, L_00000000010e0f30;  alias, 1 drivers
v00000000009db970_0 .net "pc", 31 0, v00000000009d78a0_0;  alias, 1 drivers
v00000000009dbab0_0 .net "pcsrc", 0 0, L_0000000000967f40;  1 drivers
v00000000009dbb50_0 .net "readdata", 31 0, L_0000000000967920;  alias, 1 drivers
v00000000009dbbf0_0 .net "regdst", 0 0, L_00000000010e1ed0;  1 drivers
v00000000009dbf10_0 .net "regwrite", 0 0, L_00000000010e0d50;  1 drivers
v00000000009dbfb0_0 .net "reset", 0 0, v00000000010e1890_0;  alias, 1 drivers
v00000000009dc050_0 .net "writedata", 31 0, L_00000000010e11b0;  alias, 1 drivers
v00000000009dc2d0_0 .net "zero", 0 0, v00000000009d59d0_0;  1 drivers
L_00000000010e0710 .part L_0000000000967060, 26, 6;
L_00000000010e0990 .part L_0000000000967060, 0, 6;
S_0000000000956020 .scope module, "c" "controller" 7 14, 8 2 0, S_000000000094ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000000967f40 .functor AND 1, L_00000000010e00d0, v00000000009d59d0_0, C4<1>, C4<1>;
v00000000009d6330_0 .net "alucontrol", 3 0, v000000000096f300_0;  alias, 1 drivers
v00000000009d5750_0 .net "aluop", 1 0, L_00000000010e0350;  1 drivers
v00000000009d65b0_0 .net "alusrc", 0 0, L_00000000010e03f0;  alias, 1 drivers
v00000000009d5250_0 .net "branch", 0 0, L_00000000010e00d0;  1 drivers
v00000000009d51b0_0 .net "funct", 5 0, L_00000000010e0990;  1 drivers
v00000000009d5570_0 .net "jump", 0 0, L_00000000010e1bb0;  alias, 1 drivers
v00000000009d52f0_0 .net "memtoreg", 0 0, L_00000000010e0210;  alias, 1 drivers
v00000000009d6dd0_0 .net "memwrite", 0 0, L_00000000010e0f30;  alias, 1 drivers
v00000000009d5610_0 .net "op", 5 0, L_00000000010e0710;  1 drivers
v00000000009d5f70_0 .net "pcsrc", 0 0, L_0000000000967f40;  alias, 1 drivers
v00000000009d57f0_0 .net "regdst", 0 0, L_00000000010e1ed0;  alias, 1 drivers
v00000000009d5430_0 .net "regwrite", 0 0, L_00000000010e0d50;  alias, 1 drivers
v00000000009d6650_0 .net "zero", 0 0, v00000000009d59d0_0;  alias, 1 drivers
S_00000000009561b0 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0000000000956020;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000096f300_0 .var "alucontrol", 3 0;
v000000000096f3a0_0 .net "aluop", 1 0, L_00000000010e0350;  alias, 1 drivers
v00000000009d60b0_0 .net "funct", 5 0, L_00000000010e0990;  alias, 1 drivers
E_00000000009748d0 .event edge, v000000000096f3a0_0, v00000000009d60b0_0;
S_0000000000954b50 .scope module, "md" "maindec" 8 13, 10 2 0, S_0000000000956020;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v00000000009d6c90_0 .net *"_s10", 8 0, v00000000009d5070_0;  1 drivers
v00000000009d6b50_0 .net "aluop", 1 0, L_00000000010e0350;  alias, 1 drivers
v00000000009d6a10_0 .net "alusrc", 0 0, L_00000000010e03f0;  alias, 1 drivers
v00000000009d6290_0 .net "branch", 0 0, L_00000000010e00d0;  alias, 1 drivers
v00000000009d5070_0 .var "controls", 8 0;
v00000000009d5e30_0 .net "jump", 0 0, L_00000000010e1bb0;  alias, 1 drivers
v00000000009d5930_0 .net "memtoreg", 0 0, L_00000000010e0210;  alias, 1 drivers
v00000000009d5110_0 .net "memwrite", 0 0, L_00000000010e0f30;  alias, 1 drivers
v00000000009d6e70_0 .net "op", 5 0, L_00000000010e0710;  alias, 1 drivers
v00000000009d5ed0_0 .net "regdst", 0 0, L_00000000010e1ed0;  alias, 1 drivers
v00000000009d56b0_0 .net "regwrite", 0 0, L_00000000010e0d50;  alias, 1 drivers
E_0000000000974410 .event edge, v00000000009d6e70_0;
L_00000000010e0d50 .part v00000000009d5070_0, 8, 1;
L_00000000010e1ed0 .part v00000000009d5070_0, 7, 1;
L_00000000010e03f0 .part v00000000009d5070_0, 6, 1;
L_00000000010e00d0 .part v00000000009d5070_0, 5, 1;
L_00000000010e0f30 .part v00000000009d5070_0, 4, 1;
L_00000000010e0210 .part v00000000009d5070_0, 3, 1;
L_00000000010e1bb0 .part v00000000009d5070_0, 2, 1;
L_00000000010e0350 .part v00000000009d5070_0, 0, 2;
S_0000000000954ce0 .scope module, "dp" "datapath" 7 18, 11 1 0, S_000000000094ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v00000000009dc7d0_0 .net *"_s3", 3 0, L_00000000010e0fd0;  1 drivers
v00000000009dca50_0 .net *"_s5", 25 0, L_00000000010e05d0;  1 drivers
L_00000000010e2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009db650_0 .net/2u *"_s6", 1 0, L_00000000010e2128;  1 drivers
v00000000009dc5f0_0 .net "alucontrol", 3 0, v000000000096f300_0;  alias, 1 drivers
v00000000009dbc90_0 .net "aluout", 31 0, v00000000009d6bf0_0;  alias, 1 drivers
v00000000009dcc30_0 .net "alusrc", 0 0, L_00000000010e03f0;  alias, 1 drivers
v00000000009db150_0 .net "clk", 0 0, v00000000010e1750_0;  alias, 1 drivers
v00000000009dc0f0_0 .net "instr", 31 0, L_0000000000967060;  alias, 1 drivers
v00000000009db830_0 .net "jump", 0 0, L_00000000010e1bb0;  alias, 1 drivers
v00000000009db1f0_0 .net "memtoreg", 0 0, L_00000000010e0210;  alias, 1 drivers
v00000000009dbdd0_0 .net "pc", 31 0, v00000000009d78a0_0;  alias, 1 drivers
v00000000009dc910_0 .net "pcbranch", 31 0, L_00000000010e1930;  1 drivers
v00000000009dc410_0 .net "pcnext", 31 0, L_00000000010e0530;  1 drivers
v00000000009dcd70_0 .net "pcnextbr", 31 0, L_00000000010e0a30;  1 drivers
v00000000009dccd0_0 .net "pcplus4", 31 0, L_00000000010e1390;  1 drivers
v00000000009db8d0_0 .net "pcsrc", 0 0, L_0000000000967f40;  alias, 1 drivers
v00000000009dc9b0_0 .net "readdata", 31 0, L_0000000000967920;  alias, 1 drivers
v00000000009dce10_0 .net "regdst", 0 0, L_00000000010e1ed0;  alias, 1 drivers
v00000000009db290_0 .net "regwrite", 0 0, L_00000000010e0d50;  alias, 1 drivers
v00000000009dcaf0_0 .net "reset", 0 0, v00000000010e1890_0;  alias, 1 drivers
v00000000009dbd30_0 .net "result", 31 0, L_00000000010e1a70;  1 drivers
v00000000009dc230_0 .net "signimm", 31 0, L_00000000010e1c50;  1 drivers
v00000000009dc690_0 .net "signimmsh", 31 0, L_00000000010e0b70;  1 drivers
v00000000009dba10_0 .net "srca", 31 0, L_00000000010e0ad0;  1 drivers
v00000000009dceb0_0 .net "srcb", 31 0, L_000000000113fa20;  1 drivers
v00000000009dbe70_0 .net "writedata", 31 0, L_00000000010e11b0;  alias, 1 drivers
v00000000009dcf50_0 .net "writereg", 4 0, L_00000000010e1430;  1 drivers
v00000000009db0b0_0 .net "zero", 0 0, v00000000009d59d0_0;  alias, 1 drivers
L_00000000010e0fd0 .part L_00000000010e1390, 28, 4;
L_00000000010e05d0 .part L_0000000000967060, 0, 26;
L_00000000010e1e30 .concat [ 2 26 4 0], L_00000000010e2128, L_00000000010e05d0, L_00000000010e0fd0;
L_00000000010e1250 .part L_0000000000967060, 21, 5;
L_00000000010e12f0 .part L_0000000000967060, 16, 5;
L_00000000010e14d0 .part L_0000000000967060, 16, 5;
L_00000000010e1570 .part L_0000000000967060, 11, 5;
L_00000000010e1d90 .part L_0000000000967060, 0, 16;
S_000000000094a880 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000000009d54d0_0 .net "A", 31 0, L_00000000010e0ad0;  alias, 1 drivers
v00000000009d5890_0 .net "B", 31 0, L_000000000113fa20;  alias, 1 drivers
v00000000009d6bf0_0 .var "Result", 31 0;
v00000000009d59d0_0 .var "Zero", 0 0;
v00000000009d63d0_0 .net "aluOp", 3 0, v000000000096f300_0;  alias, 1 drivers
v00000000009d5cf0_0 .net "result_arithmetic", 31 0, v00000000009d61f0_0;  1 drivers
v00000000009d5a70_0 .net "result_logic", 31 0, v00000000009d6ab0_0;  1 drivers
E_0000000000973910 .event edge, v000000000096f300_0, v00000000009d6ab0_0, v00000000009d61f0_0, v000000000096f260_0;
S_000000000094aa10 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_000000000094a880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000009d5bb0_0 .net "A", 31 0, L_00000000010e0ad0;  alias, 1 drivers
v00000000009d6d30_0 .net "B", 31 0, L_000000000113fa20;  alias, 1 drivers
v00000000009d61f0_0 .var "Result", 31 0;
v00000000009d6010_0 .net "aluOp", 3 0, v000000000096f300_0;  alias, 1 drivers
E_00000000009740d0 .event edge, v000000000096f300_0, v00000000009d5bb0_0, v00000000009d6d30_0;
S_0000000000945f80 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_000000000094a880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000009d6f10_0 .net "A", 31 0, L_00000000010e0ad0;  alias, 1 drivers
v00000000009d66f0_0 .net "B", 31 0, L_000000000113fa20;  alias, 1 drivers
v00000000009d6ab0_0 .var "Result", 31 0;
v00000000009d5390_0 .net "aluOp", 3 0, v000000000096f300_0;  alias, 1 drivers
S_0000000000946110 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000009d5b10_0 .net *"_s1", 29 0, L_00000000010e0c10;  1 drivers
L_00000000010e20e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009d5c50_0 .net/2u *"_s2", 1 0, L_00000000010e20e0;  1 drivers
v00000000009d6790_0 .net "a", 31 0, L_00000000010e1c50;  alias, 1 drivers
v00000000009d68d0_0 .net "y", 31 0, L_00000000010e0b70;  alias, 1 drivers
L_00000000010e0c10 .part L_00000000010e1c50, 0, 30;
L_00000000010e0b70 .concat [ 2 30 0 0], L_00000000010e20e0, L_00000000010e0c10;
S_00000000009284b0 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000009d5d90_0 .net "a", 31 0, v00000000009d78a0_0;  alias, 1 drivers
L_00000000010e2098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000009d6150_0 .net "b", 31 0, L_00000000010e2098;  1 drivers
v00000000009d6470_0 .net "y", 31 0, L_00000000010e1390;  alias, 1 drivers
L_00000000010e1390 .arith/sum 32, v00000000009d78a0_0, L_00000000010e2098;
S_0000000000928640 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000009d6830_0 .net "a", 31 0, L_00000000010e1390;  alias, 1 drivers
v00000000009d6970_0 .net "b", 31 0, L_00000000010e0b70;  alias, 1 drivers
v00000000009d8020_0 .net "y", 31 0, L_00000000010e1930;  alias, 1 drivers
L_00000000010e1930 .arith/sum 32, L_00000000010e1390, L_00000000010e0b70;
S_00000000009d9b80 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000973ad0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000009d7580_0 .net "d0", 31 0, L_00000000010e1390;  alias, 1 drivers
v00000000009d7260_0 .net "d1", 31 0, L_00000000010e1930;  alias, 1 drivers
v00000000009d74e0_0 .net "s", 0 0, L_0000000000967f40;  alias, 1 drivers
v00000000009d7ee0_0 .net "y", 31 0, L_00000000010e0a30;  alias, 1 drivers
L_00000000010e0a30 .functor MUXZ 32, L_00000000010e1390, L_00000000010e1930, L_0000000000967f40, C4<>;
S_00000000009d93b0 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000973b10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000009d7e40_0 .net "d0", 31 0, L_00000000010e0a30;  alias, 1 drivers
v00000000009d8520_0 .net "d1", 31 0, L_00000000010e1e30;  1 drivers
v00000000009d8ca0_0 .net "s", 0 0, L_00000000010e1bb0;  alias, 1 drivers
v00000000009d8840_0 .net "y", 31 0, L_00000000010e0530;  alias, 1 drivers
L_00000000010e0530 .functor MUXZ 32, L_00000000010e0a30, L_00000000010e1e30, L_00000000010e1bb0, C4<>;
S_00000000009d9860 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000000974910 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v00000000009d8160_0 .net "clk", 0 0, v00000000010e1750_0;  alias, 1 drivers
v00000000009d8a20_0 .net "d", 31 0, L_00000000010e0530;  alias, 1 drivers
v00000000009d78a0_0 .var "q", 31 0;
v00000000009d7bc0_0 .net "reset", 0 0, v00000000010e1890_0;  alias, 1 drivers
E_0000000000975610 .event posedge, v00000000009d7bc0_0, v000000000096ee00_0;
S_00000000009d9220 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000974b90 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000009d80c0_0 .net "d0", 31 0, v00000000009d6bf0_0;  alias, 1 drivers
v00000000009d8700_0 .net "d1", 31 0, L_0000000000967920;  alias, 1 drivers
v00000000009d8200_0 .net "s", 0 0, L_00000000010e0210;  alias, 1 drivers
v00000000009d87a0_0 .net "y", 31 0, L_00000000010e1a70;  alias, 1 drivers
L_00000000010e1a70 .functor MUXZ 32, v00000000009d6bf0_0, L_0000000000967920, L_00000000010e0210, C4<>;
S_00000000009d9ea0 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000000009d7080_0 .net *"_s0", 31 0, L_00000000010e07b0;  1 drivers
v00000000009d7f80_0 .net *"_s10", 6 0, L_00000000010e0df0;  1 drivers
L_00000000010e2200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009d8980_0 .net *"_s13", 1 0, L_00000000010e2200;  1 drivers
L_00000000010e2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d8660_0 .net/2u *"_s14", 31 0, L_00000000010e2248;  1 drivers
v00000000009d7c60_0 .net *"_s18", 31 0, L_00000000010e0e90;  1 drivers
L_00000000010e2290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d8ac0_0 .net *"_s21", 26 0, L_00000000010e2290;  1 drivers
L_00000000010e22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d7300_0 .net/2u *"_s22", 31 0, L_00000000010e22d8;  1 drivers
v00000000009d82a0_0 .net *"_s24", 0 0, L_00000000010e1610;  1 drivers
v00000000009d8d40_0 .net *"_s26", 31 0, L_00000000010e0cb0;  1 drivers
v00000000009d7d00_0 .net *"_s28", 6 0, L_00000000010e1070;  1 drivers
L_00000000010e2170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d8de0_0 .net *"_s3", 26 0, L_00000000010e2170;  1 drivers
L_00000000010e2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009d7800_0 .net *"_s31", 1 0, L_00000000010e2320;  1 drivers
L_00000000010e2368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d8340_0 .net/2u *"_s32", 31 0, L_00000000010e2368;  1 drivers
L_00000000010e21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d7760_0 .net/2u *"_s4", 31 0, L_00000000010e21b8;  1 drivers
v00000000009d8e80_0 .net *"_s6", 0 0, L_00000000010e1110;  1 drivers
v00000000009d8480_0 .net *"_s8", 31 0, L_00000000010e08f0;  1 drivers
v00000000009d73a0_0 .net "clk", 0 0, v00000000010e1750_0;  alias, 1 drivers
v00000000009d8b60_0 .net "ra1", 4 0, L_00000000010e1250;  1 drivers
v00000000009d7940_0 .net "ra2", 4 0, L_00000000010e12f0;  1 drivers
v00000000009d83e0_0 .net "rd1", 31 0, L_00000000010e0ad0;  alias, 1 drivers
v00000000009d7120_0 .net "rd2", 31 0, L_00000000010e11b0;  alias, 1 drivers
v00000000009d8f20 .array "rf", 0 31, 31 0;
v00000000009d88e0_0 .net "wa3", 4 0, L_00000000010e1430;  alias, 1 drivers
v00000000009d8c00_0 .net "wd3", 31 0, L_00000000010e1a70;  alias, 1 drivers
v00000000009d79e0_0 .net "we3", 0 0, L_00000000010e0d50;  alias, 1 drivers
L_00000000010e07b0 .concat [ 5 27 0 0], L_00000000010e1250, L_00000000010e2170;
L_00000000010e1110 .cmp/ne 32, L_00000000010e07b0, L_00000000010e21b8;
L_00000000010e08f0 .array/port v00000000009d8f20, L_00000000010e0df0;
L_00000000010e0df0 .concat [ 5 2 0 0], L_00000000010e1250, L_00000000010e2200;
L_00000000010e0ad0 .functor MUXZ 32, L_00000000010e2248, L_00000000010e08f0, L_00000000010e1110, C4<>;
L_00000000010e0e90 .concat [ 5 27 0 0], L_00000000010e12f0, L_00000000010e2290;
L_00000000010e1610 .cmp/ne 32, L_00000000010e0e90, L_00000000010e22d8;
L_00000000010e0cb0 .array/port v00000000009d8f20, L_00000000010e1070;
L_00000000010e1070 .concat [ 5 2 0 0], L_00000000010e12f0, L_00000000010e2320;
L_00000000010e11b0 .functor MUXZ 32, L_00000000010e2368, L_00000000010e0cb0, L_00000000010e1610, C4<>;
S_00000000009d9540 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000009d71c0_0 .net *"_s1", 0 0, L_00000000010e16b0;  1 drivers
v00000000009d85c0_0 .net *"_s2", 15 0, L_00000000010e1b10;  1 drivers
v00000000009d7440_0 .net "a", 15 0, L_00000000010e1d90;  1 drivers
v00000000009d7da0_0 .net "y", 31 0, L_00000000010e1c50;  alias, 1 drivers
L_00000000010e16b0 .part L_00000000010e1d90, 15, 1;
LS_00000000010e1b10_0_0 .concat [ 1 1 1 1], L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0;
LS_00000000010e1b10_0_4 .concat [ 1 1 1 1], L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0;
LS_00000000010e1b10_0_8 .concat [ 1 1 1 1], L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0;
LS_00000000010e1b10_0_12 .concat [ 1 1 1 1], L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0, L_00000000010e16b0;
L_00000000010e1b10 .concat [ 4 4 4 4], LS_00000000010e1b10_0_0, LS_00000000010e1b10_0_4, LS_00000000010e1b10_0_8, LS_00000000010e1b10_0_12;
L_00000000010e1c50 .concat [ 16 16 0 0], L_00000000010e1d90, L_00000000010e1b10;
S_00000000009d9090 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000975310 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000009d7620_0 .net "d0", 31 0, L_00000000010e11b0;  alias, 1 drivers
v00000000009d76c0_0 .net "d1", 31 0, L_00000000010e1c50;  alias, 1 drivers
v00000000009d7a80_0 .net "s", 0 0, L_00000000010e03f0;  alias, 1 drivers
v00000000009d7b20_0 .net "y", 31 0, L_000000000113fa20;  alias, 1 drivers
L_000000000113fa20 .functor MUXZ 32, L_00000000010e11b0, L_00000000010e1c50, L_00000000010e03f0, C4<>;
S_00000000009d96d0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000000954ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0000000000974dd0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v00000000009dc870_0 .net "d0", 4 0, L_00000000010e14d0;  1 drivers
v00000000009dc730_0 .net "d1", 4 0, L_00000000010e1570;  1 drivers
v00000000009dc550_0 .net "s", 0 0, L_00000000010e1ed0;  alias, 1 drivers
v00000000009dcb90_0 .net "y", 4 0, L_00000000010e1430;  alias, 1 drivers
L_00000000010e1430 .functor MUXZ 5, L_00000000010e14d0, L_00000000010e1570, L_00000000010e1ed0, C4<>;
    .scope S_000000000097e200;
T_0 ;
    %wait E_0000000000973e90;
    %load/vec4 v000000000096eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000096de60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000096f760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000096ed60_0;
    %assign/vec4 v000000000096de60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000954b50;
T_1 ;
    %wait E_0000000000974410;
    %load/vec4 v00000000009d6e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 34, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 323, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v00000000009d5070_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009561b0;
T_2 ;
    %wait E_00000000009748d0;
    %load/vec4 v000000000096f3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v00000000009d60b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000096f300_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009d9860;
T_3 ;
    %wait E_0000000000975610;
    %load/vec4 v00000000009d7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000009d78a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000009d8a20_0;
    %assign/vec4 v00000000009d78a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000009d9ea0;
T_4 ;
    %wait E_0000000000974050;
    %load/vec4 v00000000009d79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000009d8c00_0;
    %load/vec4 v00000000009d88e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009d8f20, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000094aa10;
T_5 ;
    %wait E_00000000009740d0;
    %load/vec4 v00000000009d6010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v00000000009d5bb0_0;
    %load/vec4 v00000000009d6d30_0;
    %add;
    %store/vec4 v00000000009d61f0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000009d5bb0_0;
    %load/vec4 v00000000009d6d30_0;
    %add;
    %store/vec4 v00000000009d61f0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000009d5bb0_0;
    %load/vec4 v00000000009d6d30_0;
    %sub;
    %store/vec4 v00000000009d61f0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000009d5bb0_0;
    %load/vec4 v00000000009d6d30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v00000000009d61f0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000945f80;
T_6 ;
    %wait E_00000000009740d0;
    %load/vec4 v00000000009d5390_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000000009d6f10_0;
    %load/vec4 v00000000009d66f0_0;
    %and;
    %store/vec4 v00000000009d6ab0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000000009d6f10_0;
    %load/vec4 v00000000009d66f0_0;
    %or;
    %store/vec4 v00000000009d6ab0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000000009d6f10_0;
    %load/vec4 v00000000009d66f0_0;
    %xor;
    %store/vec4 v00000000009d6ab0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000000009d6f10_0;
    %load/vec4 v00000000009d66f0_0;
    %or;
    %inv;
    %store/vec4 v00000000009d6ab0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000094a880;
T_7 ;
    %wait E_0000000000973910;
    %load/vec4 v00000000009d63d0_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000009d5a70_0;
    %store/vec4 v00000000009d6bf0_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000009d5cf0_0;
    %store/vec4 v00000000009d6bf0_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v00000000009d6bf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009d59d0_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009d59d0_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000094c8d0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile2.dat", v000000000096eea0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000950090;
T_9 ;
    %wait E_0000000000974050;
    %load/vec4 v000000000096d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000096f4e0_0;
    %load/vec4 v000000000096f260_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000096f440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000097e520;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e1890_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e1890_0, 0;
    %end;
    .thread T_10;
    .scope S_000000000097e520;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e1750_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e1750_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %h, reset: %h, pc: %h, instr: %h, writedata: %h, memwrite: %h, readdata: %h, dataadr: %h", v00000000010e1750_0, v00000000010e1890_0, v00000000010e0170_0, v00000000010e19d0_0, v00000000010e0850_0, v00000000010e17f0_0, v00000000010e0670_0, v00000000010e02b0_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000097e520;
T_12 ;
    %wait E_0000000000973f50;
    %load/vec4 v00000000010e17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000010e02b0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000010e0850_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 30 "$display" {0 0 0};
    %vpi_call 3 31 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 32 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000010e02b0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 34 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 35 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
