// Seed: 3910453327
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  assign id_0 = id_1;
  module_2 modCall_1 (id_0);
  id_4(
      id_4, id_3, 1'b0, id_1, id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    output wor id_0,
    input supply0 _id_1,
    output uwire id_2[id_1 : -1],
    input wor id_3,
    input uwire id_4
);
  logic id_6;
  ;
  logic id_7;
  wire id_8, id_9;
  xnor primCall (id_0, id_8, id_3, id_6, id_9, id_4);
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
module module_2 (
    output tri id_0
);
  assign id_0 = 1;
  logic [-1 : 1 'b0] id_2;
  assign module_0.id_1 = 0;
endmodule
