$date
	Sat Sep 24 21:11:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$scope module ram $end
$var wire 1 ! clk $end
$var wire 1 " clrn $end
$var wire 32 # m_a [31:0] $end
$var wire 32 $ m_din [31:0] $end
$var wire 32 % m_dout [31:0] $end
$var wire 1 & m_rw $end
$var wire 1 ' m_strobe $end
$var wire 1 ( m_ready $end
$var integer 32 ) state_nxt [31:0] $end
$var integer 32 * state_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
0(
0'
0&
b0 %
b0 $
b0 #
0"
1!
$end
#1
1"
#2
1&
1'
b10101 $
0!
#4
1!
#6
0!
0&
0'
#7
b1 )
1'
#8
b10 )
b1 *
1!
#10
0!
#12
b11 )
b10 *
1!
#14
0!
#16
b100 )
b11 *
1!
#18
0!
#20
b101 )
b100 *
1!
#22
0!
#24
b10101 %
1(
b101 *
1!
#26
0!
#28
1!
#30
0!
#32
1!
#34
0!
#36
1!
#38
0!
#40
1!
#42
0!
#44
1!
#46
0!
#47
