
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.02

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[3]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.28    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.08    0.62    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.62    0.00    1.32 ^ input_buffer_valid[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer_valid[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  1.02   slack (MET)


Startpoint: south_in_data[29] (input port clocked by core_clock)
Endpoint: input_buffer[2][29]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.19    0.00    0.00    0.20 v south_in_data[29] (in)
                                         south_in_data[29] (net)
                  0.00    0.00    0.20 v _1591_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _1591_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0090_ (net)
                  0.06    0.00    0.39 v input_buffer[2][29]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer[2][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.28    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.08    0.62    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.62    0.00    1.32 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.61   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     8    0.12    0.47    0.57    0.57 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dest_id[1][2] (net)
                  0.47    0.00    0.57 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.05    0.21    0.13    0.70 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _1224_ (net)
                  0.21    0.00    0.70 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.18    0.92    0.57    1.27 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  0.92    0.00    1.27 ^ _1445_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.20    0.02    1.29 v _1445_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1232_ (net)
                  0.20    0.00    1.29 v _1446_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.03    0.15    0.33    1.63 v _1446_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1301_ (net)
                  0.15    0.00    1.63 v _2837_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.24    1.87 v _2837_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1306_ (net)
                  0.11    0.00    1.87 v _2840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.28    2.15 v _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1314_ (net)
                  0.17    0.00    2.15 v _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    10    0.16    0.72    0.46    2.61 ^ _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0667_ (net)
                  0.72    0.00    2.61 ^ _2236_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.20    0.74    0.54    3.15 ^ _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0668_ (net)
                  0.74    0.00    3.15 ^ _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.12    0.47    0.44    3.59 ^ _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0758_ (net)
                  0.47    0.00    3.59 ^ _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.25    0.15    3.74 v _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.74 v _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.33    0.24    3.98 ^ _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.33    0.00    3.98 ^ _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.18    4.16 ^ _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    4.16 ^ _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.22    0.85    0.62    4.78 ^ _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         north_out_data[27] (net)
                  0.85    0.00    4.78 ^ north_out_data[27] (out)
                                  4.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.28    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.08    0.62    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.62    0.00    1.32 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.61   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     8    0.12    0.47    0.57    0.57 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dest_id[1][2] (net)
                  0.47    0.00    0.57 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.05    0.21    0.13    0.70 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _1224_ (net)
                  0.21    0.00    0.70 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.18    0.92    0.57    1.27 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  0.92    0.00    1.27 ^ _1445_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.20    0.02    1.29 v _1445_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1232_ (net)
                  0.20    0.00    1.29 v _1446_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.03    0.15    0.33    1.63 v _1446_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1301_ (net)
                  0.15    0.00    1.63 v _2837_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.24    1.87 v _2837_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1306_ (net)
                  0.11    0.00    1.87 v _2840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.28    2.15 v _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1314_ (net)
                  0.17    0.00    2.15 v _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    10    0.16    0.72    0.46    2.61 ^ _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0667_ (net)
                  0.72    0.00    2.61 ^ _2236_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.20    0.74    0.54    3.15 ^ _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0668_ (net)
                  0.74    0.00    3.15 ^ _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.12    0.47    0.44    3.59 ^ _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0758_ (net)
                  0.47    0.00    3.59 ^ _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.25    0.15    3.74 v _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.74 v _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.33    0.24    3.98 ^ _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.33    0.00    3.98 ^ _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.18    4.16 ^ _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    4.16 ^ _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.22    0.85    0.62    4.78 ^ _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         north_out_data[27] (net)
                  0.85    0.00    4.78 ^ north_out_data[27] (out)
                                  4.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-02   1.03e-02   9.70e-08   3.27e-02  39.1%
Combinational          2.39e-02   2.71e-02   3.38e-07   5.09e-02  60.9%
Clock                  0.00e+00   0.00e+00   8.38e-07   8.38e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.63e-02   3.73e-02   1.27e-06   8.37e-02 100.0%
                          55.4%      44.6%       0.0%
