// Seed: 3991304550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : -1 'b0] id_6;
  wire ["" : 1] id_7;
  parameter id_8 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd80
) (
    output tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    input wor _id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output wand id_8
);
  assign id_0 = !id_3;
  wire id_10;
  ;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10
  );
  logic [id_3 : 1] id_12;
endmodule
