# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_insert_header_revise.srcs/sources_1/new/axi_stream_insert_header_revise.v" \
"../../../../../../../../github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
