Analysis & Synthesis report for usbtomipi_v3
Mon Feb 20 21:25:02 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|pkt_decode:u_cmd_decode|tx_st
 11. State Machine - |top|pkt_decode:u_cmd_decode|tx_msg_type
 12. State Machine - |top|pkt_decode:u_cmd_decode|rx_st
 13. State Machine - |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st
 14. State Machine - |top|usb_slavefifo:u_usb_slavefifo|tx_st
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated
 21. Source assignments for buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated
 22. Parameter Settings for User Entity Instance: clk_gen:main_clk_gen|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|atoi:atoi_u
 25. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer
 26. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram
 27. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sclk_delay
 28. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sdo_delay
 29. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sdi_delay
 30. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|itoa:itoa_u
 31. Parameter Settings for User Entity Instance: buffered_ram:tx_buffer
 32. Parameter Settings for User Entity Instance: buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sdi_delay"
 36. Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sdo_delay"
 37. Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sclk_delay"
 38. Port Connectivity Checks: "clk_gen:main_clk_gen"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 20 21:25:02 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; usbtomipi_v3                                    ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,432                                           ;
;     Total combinational functions  ; 1,134                                           ;
;     Dedicated logic registers      ; 786                                             ;
; Total registers                    ; 786                                             ;
; Total pins                         ; 70                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,448                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top                ; usbtomipi_v3       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+--------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ; Library ;
+--------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; ../src/iodelay.v                     ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/iodelay.v                               ;         ;
; ../src/mipi.v                        ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/mipi.v                                  ;         ;
; ../src/buffered_ram.v                ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v                          ;         ;
; ../src/pkt_decode.v                  ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v                            ;         ;
; ../src/usb.v                         ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/usb.v                                   ;         ;
; ../src/top.v                         ; yes             ; User Verilog HDL File            ; C:/HWorks/USBToMIPI/FPGA/src/top.v                                   ;         ;
; ../src/core/clk_gen.v                ; yes             ; User Wizard-Generated File       ; C:/HWorks/USBToMIPI/FPGA/src/core/clk_gen.v                          ;         ;
; ../src/tx_buf_512x16.mif             ; yes             ; User Memory Initialization File  ; C:/HWorks/USBToMIPI/FPGA/src/tx_buf_512x16.mif                       ;         ;
; ../src/core/mipi_clkpll_v3.v         ; yes             ; User Wizard-Generated File       ; C:/HWorks/USBToMIPI/FPGA/src/core/mipi_clkpll_v3.v                   ;         ;
; /hworks/usbtomipi/fpga/src/globals.v ; yes             ; Auto-Found Verilog HDL File      ; /hworks/usbtomipi/fpga/src/globals.v                                 ;         ;
; altpll.tdf                           ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal151.inc                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clk_gen_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v                     ;         ;
; db/mipi_clkpll_v3_altpll.v           ; yes             ; Auto-Generated Megafunction      ; C:/HWorks/USBToMIPI/FPGA/prj/db/mipi_clkpll_v3_altpll.v              ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_23u1.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/HWorks/USBToMIPI/FPGA/prj/db/altsyncram_23u1.tdf                  ;         ;
; db/altsyncram_jur1.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/HWorks/USBToMIPI/FPGA/prj/db/altsyncram_jur1.tdf                  ;         ;
+--------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,432                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 1134                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 535                                                                                         ;
;     -- 3 input functions                    ; 229                                                                                         ;
;     -- <=2 input functions                  ; 370                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 1048                                                                                        ;
;     -- arithmetic mode                      ; 86                                                                                          ;
;                                             ;                                                                                             ;
; Total registers                             ; 786                                                                                         ;
;     -- Dedicated logic registers            ; 786                                                                                         ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 70                                                                                          ;
; Total memory bits                           ; 8448                                                                                        ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 2                                                                                           ;
;     -- PLLs                                 ; 2                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 666                                                                                         ;
; Total fan-out                               ; 6706                                                                                        ;
; Average fan-out                             ; 3.13                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                             ; 1134 (16)         ; 786 (66)     ; 8448        ; 0            ; 0       ; 0         ; 70   ; 0            ; |top                                                                                                                                    ; work         ;
;    |buffered_ram:tx_buffer|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer                                                                                                             ; work         ;
;       |altsyncram:buffered_ram_altsyncram|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram                                                                          ; work         ;
;          |altsyncram_jur1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated                                           ; work         ;
;    |clk_gen:main_clk_gen|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen                                                                                                               ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen|altpll:altpll_component                                                                                       ; work         ;
;          |clk_gen_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated                                                         ; work         ;
;    |mipi_clkpll_v3:mipi_clk_gen|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll_v3:mipi_clk_gen                                                                                                        ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component                                                                                ; work         ;
;          |mipi_clkpll_v3_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_v3_altpll:auto_generated                                           ; work         ;
;    |pkt_decode:u_cmd_decode|                     ; 1080 (665)        ; 697 (561)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode                                                                                                            ; work         ;
;       |atoi:atoi_u|                              ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u                                                                                                ; work         ;
;       |iodelay:sclk_delay|                       ; 11 (11)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|iodelay:sclk_delay                                                                                         ; work         ;
;       |iodelay:sdo_delay|                        ; 21 (21)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|iodelay:sdo_delay                                                                                          ; work         ;
;       |itoa:itoa_u|                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|itoa:itoa_u                                                                                                ; work         ;
;       |mipi:mipi_u|                              ; 345 (342)         ; 77 (76)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u                                                                                                ; work         ;
;          |buffered_ram_tdp:mipi_buffer|          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer                                                                   ; work         ;
;             |altsyncram:buffered_ram_altsyncram| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram                                ; work         ;
;                |altsyncram_23u1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated ; work         ;
;          |parity:parity_u|                       ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u                                                                                ; work         ;
;    |usb_slavefifo:u_usb_slavefifo|               ; 38 (38)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_slavefifo:u_usb_slavefifo                                                                                                      ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|ALTSYNCRAM                                           ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; ./tx_buf_512x16.mif ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; None                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------+
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |top|clk_gen:main_clk_gen        ; ../src/core/clk_gen.v        ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |top|mipi_clkpll_v3:mipi_clk_gen ; ../src/core/mipi_clkpll_v3.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|tx_st                                                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; tx_st.111 ; tx_st.110 ; tx_st.101 ; tx_st.100 ; tx_st.011 ; tx_st.010 ; tx_st.001 ; tx_st.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; tx_st.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; tx_st.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; tx_st.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; tx_st.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; tx_st.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|tx_msg_type                                                                  ;
+------------------------------+------------------------------+------------------------------+------------------------------+
; Name                         ; tx_msg_type.0011000000110000 ; tx_msg_type.0011001000110000 ; tx_msg_type.0011000100110000 ;
+------------------------------+------------------------------+------------------------------+------------------------------+
; tx_msg_type.0011000000110000 ; 0                            ; 0                            ; 0                            ;
; tx_msg_type.0011000100110000 ; 1                            ; 0                            ; 1                            ;
; tx_msg_type.0011001000110000 ; 1                            ; 1                            ; 0                            ;
+------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|rx_st                                            ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; rx_st.111 ; rx_st.101 ; rx_st.100 ; rx_st.011 ; rx_st.010 ; rx_st.001 ; rx_st.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; rx_st.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; rx_st.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; rx_st.010 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; rx_st.011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; rx_st.100 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; rx_st.101 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; rx_st.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st                    ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; st.111 ; st.110 ; st.101 ; st.100 ; st.011 ; st.010 ; st.001 ; st.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; st.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; st.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; st.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; st.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; st.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; st.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; st.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; st.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |top|usb_slavefifo:u_usb_slavefifo|tx_st ;
+----------+----------+----------+----------+--------------+
; Name     ; tx_st.11 ; tx_st.10 ; tx_st.01 ; tx_st.00     ;
+----------+----------+----------+----------+--------------+
; tx_st.00 ; 0        ; 0        ; 0        ; 0            ;
; tx_st.01 ; 0        ; 0        ; 1        ; 1            ;
; tx_st.10 ; 0        ; 1        ; 0        ; 1            ;
; tx_st.11 ; 1        ; 0        ; 0        ; 1            ;
+----------+----------+----------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+------------------------------------------------------------+---------------------------------------------------+
; Register name                                              ; Reason for Removal                                ;
+------------------------------------------------------------+---------------------------------------------------+
; pkt_decode:u_cmd_decode|tx_msg_pf[1..3,6,7,11,14,15]       ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[0]  ;
; pkt_decode:u_cmd_decode|tx_pf_code[2,3,6,7,10,11,14,15]    ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[0]  ;
; pkt_decode:u_cmd_decode|tx_msg_pf[4,5,8,12,13]             ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[10] ;
; pkt_decode:u_cmd_decode|tx_pf_code[4,5,12,13]              ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[10] ;
; pkt_decode:u_cmd_decode|tx_msg_pf[0]                       ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|proc_mipi_cmd[3..7]                ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~6                            ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~7                            ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~8                            ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~2                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~3                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~4                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~5                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~6                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~7                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~8                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~9                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~12                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~13                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~14                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~15                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~16                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~17                     ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~9                            ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~10                           ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~11                           ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~9                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~10                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~11                  ; Lost fanout                                       ;
; usb_slavefifo:u_usb_slavefifo|tx_st~5                      ; Lost fanout                                       ;
; usb_slavefifo:u_usb_slavefifo|tx_st~6                      ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_pf[10]                      ; Stuck at VCC due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[1][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[2][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[3][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[4][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[5][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[6][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[7][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[8][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[9][0]   ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[10][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[11][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[12][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[13][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[14][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[15][0]  ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[1]  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[1]                 ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[0]  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[0]                 ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[3]  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[3]                 ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[2]  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[2]                 ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|p_delay_we[0..2] ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|m_mipi_sdin_dly_set                ; Lost fanout                                       ;
; Total Number of Removed Registers = 84                     ;                                                   ;
+------------------------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                     ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[1][0] ; Stuck at GND              ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[2][0],  ;
;                                                          ; due to stuck port data_in ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[3][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[4][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[5][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[6][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[7][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[8][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[9][0],  ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[10][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[11][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[12][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[13][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[14][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay[15][0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[1], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[1],                ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[0], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[0],                ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[3], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[3],                ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|io_delay_num[2], ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|m_mipi_sdin_dly[2],                ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|p_delay_we[2],   ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|p_delay_we[1],   ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|iodelay:sdi_delay|p_delay_we[0],   ;
;                                                          ;                           ; pkt_decode:u_cmd_decode|m_mipi_sdin_dly_set                ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 786   ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 105   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 638   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; OE~reg0                                        ; 2       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0] ; 4       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1] ; 3       ;
; Total number of inverted registers = 3         ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]        ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[9]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[83]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|usb_slavefifo:u_usb_slavefifo|tx_cache_addr[0]        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_type[7]                ;
; 5:1                ; 104 bits  ; 312 LEs       ; 104 LEs              ; 208 LEs                ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_data[15]               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_mode[13]               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_ch_addr[4]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[7]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[95]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[2]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[13]                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[6]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[10]                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[4]                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[11]                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_ch_addr[7]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_addr[7]                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_addr[2]                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_pf_code[9]                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|num[1]            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]        ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]        ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2] ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|comb              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u|char_offset[1][0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u|char_err[0]       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|iodelay:sdo_delay|Mux0        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|usb_slavefifo:u_usb_slavefifo|Selector18              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector222                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector225                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector0                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:main_clk_gen|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20833                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 13                        ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 12                        ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component ;
+-------------------------------+----------------------------------+-------------------------------+
; Parameter Name                ; Value                            ; Type                          ;
+-------------------------------+----------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                       ;
; PLL_TYPE                      ; AUTO                             ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mipi_clkpll_v3 ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 38461                            ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                       ;
; LOCK_HIGH                     ; 1                                ; Untyped                       ;
; LOCK_LOW                      ; 1                                ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                       ;
; SKIP_VCO                      ; OFF                              ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                       ;
; BANDWIDTH                     ; 0                                ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                       ;
; DOWN_SPREAD                   ; 0                                ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 16                               ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                                ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                                ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                       ;
; DPA_DIVIDER                   ; 0                                ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                       ;
; VCO_MIN                       ; 0                                ; Untyped                       ;
; VCO_MAX                       ; 0                                ; Untyped                       ;
; VCO_CENTER                    ; 0                                ; Untyped                       ;
; PFD_MIN                       ; 0                                ; Untyped                       ;
; PFD_MAX                       ; 0                                ; Untyped                       ;
; M_INITIAL                     ; 0                                ; Untyped                       ;
; M                             ; 0                                ; Untyped                       ;
; N                             ; 1                                ; Untyped                       ;
; M2                            ; 1                                ; Untyped                       ;
; N2                            ; 1                                ; Untyped                       ;
; SS                            ; 1                                ; Untyped                       ;
; C0_HIGH                       ; 0                                ; Untyped                       ;
; C1_HIGH                       ; 0                                ; Untyped                       ;
; C2_HIGH                       ; 0                                ; Untyped                       ;
; C3_HIGH                       ; 0                                ; Untyped                       ;
; C4_HIGH                       ; 0                                ; Untyped                       ;
; C5_HIGH                       ; 0                                ; Untyped                       ;
; C6_HIGH                       ; 0                                ; Untyped                       ;
; C7_HIGH                       ; 0                                ; Untyped                       ;
; C8_HIGH                       ; 0                                ; Untyped                       ;
; C9_HIGH                       ; 0                                ; Untyped                       ;
; C0_LOW                        ; 0                                ; Untyped                       ;
; C1_LOW                        ; 0                                ; Untyped                       ;
; C2_LOW                        ; 0                                ; Untyped                       ;
; C3_LOW                        ; 0                                ; Untyped                       ;
; C4_LOW                        ; 0                                ; Untyped                       ;
; C5_LOW                        ; 0                                ; Untyped                       ;
; C6_LOW                        ; 0                                ; Untyped                       ;
; C7_LOW                        ; 0                                ; Untyped                       ;
; C8_LOW                        ; 0                                ; Untyped                       ;
; C9_LOW                        ; 0                                ; Untyped                       ;
; C0_INITIAL                    ; 0                                ; Untyped                       ;
; C1_INITIAL                    ; 0                                ; Untyped                       ;
; C2_INITIAL                    ; 0                                ; Untyped                       ;
; C3_INITIAL                    ; 0                                ; Untyped                       ;
; C4_INITIAL                    ; 0                                ; Untyped                       ;
; C5_INITIAL                    ; 0                                ; Untyped                       ;
; C6_INITIAL                    ; 0                                ; Untyped                       ;
; C7_INITIAL                    ; 0                                ; Untyped                       ;
; C8_INITIAL                    ; 0                                ; Untyped                       ;
; C9_INITIAL                    ; 0                                ; Untyped                       ;
; C0_MODE                       ; BYPASS                           ; Untyped                       ;
; C1_MODE                       ; BYPASS                           ; Untyped                       ;
; C2_MODE                       ; BYPASS                           ; Untyped                       ;
; C3_MODE                       ; BYPASS                           ; Untyped                       ;
; C4_MODE                       ; BYPASS                           ; Untyped                       ;
; C5_MODE                       ; BYPASS                           ; Untyped                       ;
; C6_MODE                       ; BYPASS                           ; Untyped                       ;
; C7_MODE                       ; BYPASS                           ; Untyped                       ;
; C8_MODE                       ; BYPASS                           ; Untyped                       ;
; C9_MODE                       ; BYPASS                           ; Untyped                       ;
; C0_PH                         ; 0                                ; Untyped                       ;
; C1_PH                         ; 0                                ; Untyped                       ;
; C2_PH                         ; 0                                ; Untyped                       ;
; C3_PH                         ; 0                                ; Untyped                       ;
; C4_PH                         ; 0                                ; Untyped                       ;
; C5_PH                         ; 0                                ; Untyped                       ;
; C6_PH                         ; 0                                ; Untyped                       ;
; C7_PH                         ; 0                                ; Untyped                       ;
; C8_PH                         ; 0                                ; Untyped                       ;
; C9_PH                         ; 0                                ; Untyped                       ;
; L0_HIGH                       ; 1                                ; Untyped                       ;
; L1_HIGH                       ; 1                                ; Untyped                       ;
; G0_HIGH                       ; 1                                ; Untyped                       ;
; G1_HIGH                       ; 1                                ; Untyped                       ;
; G2_HIGH                       ; 1                                ; Untyped                       ;
; G3_HIGH                       ; 1                                ; Untyped                       ;
; E0_HIGH                       ; 1                                ; Untyped                       ;
; E1_HIGH                       ; 1                                ; Untyped                       ;
; E2_HIGH                       ; 1                                ; Untyped                       ;
; E3_HIGH                       ; 1                                ; Untyped                       ;
; L0_LOW                        ; 1                                ; Untyped                       ;
; L1_LOW                        ; 1                                ; Untyped                       ;
; G0_LOW                        ; 1                                ; Untyped                       ;
; G1_LOW                        ; 1                                ; Untyped                       ;
; G2_LOW                        ; 1                                ; Untyped                       ;
; G3_LOW                        ; 1                                ; Untyped                       ;
; E0_LOW                        ; 1                                ; Untyped                       ;
; E1_LOW                        ; 1                                ; Untyped                       ;
; E2_LOW                        ; 1                                ; Untyped                       ;
; E3_LOW                        ; 1                                ; Untyped                       ;
; L0_INITIAL                    ; 1                                ; Untyped                       ;
; L1_INITIAL                    ; 1                                ; Untyped                       ;
; G0_INITIAL                    ; 1                                ; Untyped                       ;
; G1_INITIAL                    ; 1                                ; Untyped                       ;
; G2_INITIAL                    ; 1                                ; Untyped                       ;
; G3_INITIAL                    ; 1                                ; Untyped                       ;
; E0_INITIAL                    ; 1                                ; Untyped                       ;
; E1_INITIAL                    ; 1                                ; Untyped                       ;
; E2_INITIAL                    ; 1                                ; Untyped                       ;
; E3_INITIAL                    ; 1                                ; Untyped                       ;
; L0_MODE                       ; BYPASS                           ; Untyped                       ;
; L1_MODE                       ; BYPASS                           ; Untyped                       ;
; G0_MODE                       ; BYPASS                           ; Untyped                       ;
; G1_MODE                       ; BYPASS                           ; Untyped                       ;
; G2_MODE                       ; BYPASS                           ; Untyped                       ;
; G3_MODE                       ; BYPASS                           ; Untyped                       ;
; E0_MODE                       ; BYPASS                           ; Untyped                       ;
; E1_MODE                       ; BYPASS                           ; Untyped                       ;
; E2_MODE                       ; BYPASS                           ; Untyped                       ;
; E3_MODE                       ; BYPASS                           ; Untyped                       ;
; L0_PH                         ; 0                                ; Untyped                       ;
; L1_PH                         ; 0                                ; Untyped                       ;
; G0_PH                         ; 0                                ; Untyped                       ;
; G1_PH                         ; 0                                ; Untyped                       ;
; G2_PH                         ; 0                                ; Untyped                       ;
; G3_PH                         ; 0                                ; Untyped                       ;
; E0_PH                         ; 0                                ; Untyped                       ;
; E1_PH                         ; 0                                ; Untyped                       ;
; E2_PH                         ; 0                                ; Untyped                       ;
; E3_PH                         ; 0                                ; Untyped                       ;
; M_PH                          ; 0                                ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                       ;
; CLK0_COUNTER                  ; G0                               ; Untyped                       ;
; CLK1_COUNTER                  ; G0                               ; Untyped                       ;
; CLK2_COUNTER                  ; G0                               ; Untyped                       ;
; CLK3_COUNTER                  ; G0                               ; Untyped                       ;
; CLK4_COUNTER                  ; G0                               ; Untyped                       ;
; CLK5_COUNTER                  ; G0                               ; Untyped                       ;
; CLK6_COUNTER                  ; E0                               ; Untyped                       ;
; CLK7_COUNTER                  ; E1                               ; Untyped                       ;
; CLK8_COUNTER                  ; E2                               ; Untyped                       ;
; CLK9_COUNTER                  ; E3                               ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                       ;
; M_TIME_DELAY                  ; 0                                ; Untyped                       ;
; N_TIME_DELAY                  ; 0                                ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                       ;
; VCO_POST_SCALE                ; 0                                ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                       ;
; CBXI_PARAMETER                ; mipi_clkpll_v3_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|atoi:atoi_u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_int_nbit     ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; p_waddresswidth ; 5     ; Signed Integer                                                                      ;
; p_wdatawidth    ; 8     ; Signed Integer                                                                      ;
; p_raddresswidth ; 5     ; Signed Integer                                                                      ;
; p_rdatawidth    ; 8     ; Signed Integer                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_23u1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sclk_delay ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; P_DATA_NBIT    ; 1     ; Signed Integer                                                 ;
; P_DELAY_NBIT   ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sdo_delay ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; P_DATA_NBIT    ; 2     ; Signed Integer                                                ;
; P_DELAY_NBIT   ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|iodelay:sdi_delay ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; P_DATA_NBIT    ; 1     ; Signed Integer                                                ;
; P_DELAY_NBIT   ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|itoa:itoa_u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_int_nbit     ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffered_ram:tx_buffer ;
+----------------+---------------------+------------------------------+
; Parameter Name ; Value               ; Type                         ;
+----------------+---------------------+------------------------------+
; p_addresswidth ; 9                   ; Signed Integer               ;
; p_datawidth    ; 16                  ; Signed Integer               ;
; p_init_file    ; ./tx_buf_512x16.mif ; String                       ;
+----------------+---------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./tx_buf_512x16.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_jur1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 2                                                   ;
; Entity Instance               ; clk_gen:main_clk_gen|altpll:altpll_component        ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
; Entity Instance               ; mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 38461                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                   ;
; Entity Instance                           ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sdi_delay" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                               ;
+-------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sdo_delay" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                               ;
+-------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_decode:u_cmd_decode|iodelay:sclk_delay" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                ;
+-------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_gen:main_clk_gen"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c2     ; Output ; Info     ; Explicitly unconnected                                                              ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 786                         ;
;     ENA               ; 507                         ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 97                          ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 7                           ;
;     SLD               ; 1                           ;
;     plain             ; 127                         ;
; cycloneiii_io_obuf    ; 56                          ;
; cycloneiii_lcell_comb ; 1139                        ;
;     arith             ; 86                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 1053                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 283                         ;
;         3 data inputs ; 213                         ;
;         4 data inputs ; 535                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon Feb 20 21:24:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usbtomipi -c usbtomipi_v3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /hworks/usbtomipi/fpga/src/iodelay.v
    Info (12023): Found entity 1: iodelay File: C:/HWorks/USBToMIPI/FPGA/src/iodelay.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /hworks/usbtomipi/fpga/src/mipi.v
    Info (12023): Found entity 1: mipi File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 20
    Info (12023): Found entity 2: parity File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 543
Info (12021): Found 2 design units, including 2 entities, in source file /hworks/usbtomipi/fpga/src/buffered_ram.v
    Info (12023): Found entity 1: buffered_ram File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 22
    Info (12023): Found entity 2: buffered_ram_tdp File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 104
Info (12021): Found 3 design units, including 3 entities, in source file /hworks/usbtomipi/fpga/src/pkt_decode.v
    Info (12023): Found entity 1: pkt_decode File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 21
    Info (12023): Found entity 2: atoi File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 684
    Info (12023): Found entity 3: itoa File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 756
Info (12021): Found 1 design units, including 1 entities, in source file /hworks/usbtomipi/fpga/src/usb.v
    Info (12023): Found entity 1: usb_slavefifo File: C:/HWorks/USBToMIPI/FPGA/src/usb.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /hworks/usbtomipi/fpga/src/top.v
    Info (12023): Found entity 1: top File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /hworks/usbtomipi/fpga/src/core/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: C:/HWorks/USBToMIPI/FPGA/src/core/clk_gen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /hworks/usbtomipi/fpga/src/core/mipi_clkpll_v3.v
    Info (12023): Found entity 1: mipi_clkpll_v3 File: C:/HWorks/USBToMIPI/FPGA/src/core/mipi_clkpll_v3.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:main_clk_gen" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 98
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:main_clk_gen|altpll:altpll_component" File: C:/HWorks/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
Info (12130): Elaborated megafunction instantiation "clk_gen:main_clk_gen|altpll:altpll_component" File: C:/HWorks/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
Info (12133): Instantiated megafunction "clk_gen:main_clk_gen|altpll:altpll_component" with the following parameter: File: C:/HWorks/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll File: C:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 31
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mipi_clkpll_v3" for hierarchy "mipi_clkpll_v3:mipi_clk_gen" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 111
Info (12128): Elaborating entity "altpll" for hierarchy "mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component" File: C:/HWorks/USBToMIPI/FPGA/src/core/mipi_clkpll_v3.v Line: 95
Info (12130): Elaborated megafunction instantiation "mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component" File: C:/HWorks/USBToMIPI/FPGA/src/core/mipi_clkpll_v3.v Line: 95
Info (12133): Instantiated megafunction "mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component" with the following parameter: File: C:/HWorks/USBToMIPI/FPGA/src/core/mipi_clkpll_v3.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "16"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "38461"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mipi_clkpll_v3"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mipi_clkpll_v3_altpll.v
    Info (12023): Found entity 1: mipi_clkpll_v3_altpll File: C:/HWorks/USBToMIPI/FPGA/prj/db/mipi_clkpll_v3_altpll.v Line: 30
Info (12128): Elaborating entity "mipi_clkpll_v3_altpll" for hierarchy "mipi_clkpll_v3:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_v3_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "usb_slavefifo" for hierarchy "usb_slavefifo:u_usb_slavefifo" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 162
Info (12128): Elaborating entity "pkt_decode" for hierarchy "pkt_decode:u_cmd_decode" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 247
Info (12128): Elaborating entity "atoi" for hierarchy "pkt_decode:u_cmd_decode|atoi:atoi_u" File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 113
Info (12128): Elaborating entity "mipi" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u" File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 515
Warning (10230): Verilog HDL assignment warning at mipi.v(225): truncated value with size 32 to match size of target (4) File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 225
Warning (10230): Verilog HDL assignment warning at mipi.v(226): truncated value with size 5 to match size of target (4) File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 226
Warning (10230): Verilog HDL assignment warning at mipi.v(368): truncated value with size 32 to match size of target (4) File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 368
Info (12128): Elaborating entity "buffered_ram_tdp" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer" File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
Info (12130): Elaborated megafunction instantiation "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
Info (12133): Instantiated megafunction "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" with the following parameter: File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "ram_block_type" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23u1.tdf
    Info (12023): Found entity 1: altsyncram_23u1 File: C:/HWorks/USBToMIPI/FPGA/prj/db/altsyncram_23u1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23u1" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "parity" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u" File: C:/HWorks/USBToMIPI/FPGA/src/mipi.v Line: 158
Info (12128): Elaborating entity "iodelay" for hierarchy "pkt_decode:u_cmd_decode|iodelay:sclk_delay" File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 527
Info (12128): Elaborating entity "iodelay" for hierarchy "pkt_decode:u_cmd_decode|iodelay:sdo_delay" File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 540
Info (12128): Elaborating entity "itoa" for hierarchy "pkt_decode:u_cmd_decode|itoa:itoa_u" File: C:/HWorks/USBToMIPI/FPGA/src/pkt_decode.v Line: 583
Info (12128): Elaborating entity "buffered_ram" for hierarchy "buffered_ram:tx_buffer" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 261
Info (12128): Elaborating entity "altsyncram" for hierarchy "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
Info (12130): Elaborated megafunction instantiation "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
Info (12133): Instantiated megafunction "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" with the following parameter: File: C:/HWorks/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "init_file" = "./tx_buf_512x16.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jur1.tdf
    Info (12023): Found entity 1: altsyncram_jur1 File: C:/HWorks/USBToMIPI/FPGA/prj/db/altsyncram_jur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jur1" for hierarchy "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[0]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[1]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[2]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[3]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[0]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[1]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[2]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[3]" and its non-tri-state driver. File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[0]" is moved to its source File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[1]" is moved to its source File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[2]" is moved to its source File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[3]" is moved to its source File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SCLK[0]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[1]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[2]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[3]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SDA[0]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[1]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[2]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[3]~synth" File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "USB_PKEND" is stuck at VCC File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 66
    Warning (13410): Pin "USB_FIFOADR[0]" is stuck at GND File: C:/HWorks/USBToMIPI/FPGA/src/top.v Line: 67
Info (286030): Timing-Driven Synthesis is running
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 51
Info (21057): Implemented 1605 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 1509 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 865 megabytes
    Info: Processing ended: Mon Feb 20 21:25:02 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:33


