vendor_name = ModelSim
source_file = 1, C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/pwm_test/pwm.sv
source_file = 1, C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/pwm_test/top_level.sv
source_file = 1, C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/pwm_test/db/pwm_test.cbx.xml
design_name = top_level
instance = comp, \LEDG[0]~output , LEDG[0]~output, top_level, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, top_level, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, top_level, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, top_level, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, top_level, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, top_level, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, top_level, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, top_level, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, top_level, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, top_level, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, top_level, 1
instance = comp, \u1|Add0~0 , u1|Add0~0, top_level, 1
instance = comp, \u1|cnt[0] , u1|cnt[0], top_level, 1
instance = comp, \u1|Add0~2 , u1|Add0~2, top_level, 1
instance = comp, \u1|cnt[1] , u1|cnt[1], top_level, 1
instance = comp, \u1|Add0~4 , u1|Add0~4, top_level, 1
instance = comp, \u1|cnt[2] , u1|cnt[2], top_level, 1
instance = comp, \u1|Add0~6 , u1|Add0~6, top_level, 1
instance = comp, \u1|cnt~1 , u1|cnt~1, top_level, 1
instance = comp, \u1|cnt[3] , u1|cnt[3], top_level, 1
instance = comp, \u1|Add0~8 , u1|Add0~8, top_level, 1
instance = comp, \u1|cnt[4] , u1|cnt[4], top_level, 1
instance = comp, \u1|Add0~10 , u1|Add0~10, top_level, 1
instance = comp, \u1|cnt[5] , u1|cnt[5], top_level, 1
instance = comp, \u1|Add0~12 , u1|Add0~12, top_level, 1
instance = comp, \u1|cnt[6] , u1|cnt[6], top_level, 1
instance = comp, \u1|Add0~14 , u1|Add0~14, top_level, 1
instance = comp, \u1|cnt~2 , u1|cnt~2, top_level, 1
instance = comp, \u1|cnt[7] , u1|cnt[7], top_level, 1
instance = comp, \u1|Add0~16 , u1|Add0~16, top_level, 1
instance = comp, \u1|Add0~18 , u1|Add0~18, top_level, 1
instance = comp, \u1|cnt~4 , u1|cnt~4, top_level, 1
instance = comp, \u1|cnt[9] , u1|cnt[9], top_level, 1
instance = comp, \u1|Add0~20 , u1|Add0~20, top_level, 1
instance = comp, \u1|cnt[10] , u1|cnt[10], top_level, 1
instance = comp, \u1|Add0~22 , u1|Add0~22, top_level, 1
instance = comp, \u1|cnt[11] , u1|cnt[11], top_level, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, top_level, 1
instance = comp, \u1|Add0~24 , u1|Add0~24, top_level, 1
instance = comp, \u1|cnt~0 , u1|cnt~0, top_level, 1
instance = comp, \u1|cnt[12] , u1|cnt[12], top_level, 1
instance = comp, \u1|cnt~3 , u1|cnt~3, top_level, 1
instance = comp, \u1|cnt[8] , u1|cnt[8], top_level, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, top_level, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, top_level, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, top_level, 1
instance = comp, \u1|cmp~0 , u1|cmp~0, top_level, 1
instance = comp, \u1|cmp , u1|cmp, top_level, 1
instance = comp, \u1|pwm_out~1 , u1|pwm_out~1, top_level, 1
instance = comp, \u1|pwm_out~0 , u1|pwm_out~0, top_level, 1
instance = comp, \u1|pwm_out~2 , u1|pwm_out~2, top_level, 1
instance = comp, \u1|pwm_out~3 , u1|pwm_out~3, top_level, 1
instance = comp, \u1|pwm_out~4 , u1|pwm_out~4, top_level, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
