// Seed: 2869159448
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 sample,
    input wor id_3,
    output tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    input uwire id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    output uwire id_16,
    input uwire id_17,
    output supply0 id_18,
    input wire id_19,
    input wire id_20,
    output supply0 id_21,
    input supply1 module_0,
    output tri0 id_23,
    input wor id_24,
    input supply0 id_25,
    output tri id_26
);
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  logic id_3,
    output uwire id_4,
    output uwire id_5
);
  always @(1) force id_5 = id_3;
  wire id_7;
  module_0(
      id_1,
      id_5,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_5,
      id_1,
      id_4,
      id_1,
      id_1,
      id_5
  );
endmodule
