vendor_name = ModelSim
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/ccd.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/YCrCb_to_RGB.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/BT656.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/RAMSYS.qsys
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/vga.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/RAM.vhd
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/output_files/Chain1.cdf
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/my.vhd
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v
source_file = 1, c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/db/SDRAM.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/db/altsyncram_4gi1.tdf
design_name = CCD
instance = comp, \LEDR[0]~output\, LEDR[0]~output, CCD, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, CCD, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, CCD, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, CCD, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, CCD, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, CCD, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, CCD, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, CCD, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, CCD, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, CCD, 1
instance = comp, \TD_RESET_N~output\, TD_RESET_N~output, CCD, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, CCD, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, CCD, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, CCD, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, CCD, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, CCD, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, CCD, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, CCD, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, CCD, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, CCD, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, CCD, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, CCD, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, CCD, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, CCD, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, CCD, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, CCD, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, CCD, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, CCD, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, CCD, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, CCD, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, CCD, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, CCD, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, CCD, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, CCD, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, CCD, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, CCD, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, CCD, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, CCD, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, CCD, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, CCD, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, CCD, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, CCD, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, CCD, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, CCD, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, CCD, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, CCD, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, CCD, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, CCD, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, CCD, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, CCD, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, CCD, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, CCD, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, CCD, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, CCD, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, CCD, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, CCD, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, CCD, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, CCD, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, CCD, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, CCD, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, CCD, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, CCD, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, CCD, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, CCD, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, CCD, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, CCD, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, CCD, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, CCD, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, CCD, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, CCD, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, CCD, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, CCD, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, CCD, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, CCD, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, CCD, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, CCD, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, CCD, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, CCD, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, CCD, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, CCD, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, CCD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, CCD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], CCD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], CCD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, CCD, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, CCD, 1
instance = comp, \TD_CLK27~input\, TD_CLK27~input, CCD, 1
instance = comp, \TD_CLK27~inputCLKENA0\, TD_CLK27~inputCLKENA0, CCD, 1
instance = comp, \TD_DATA[1]~input\, TD_DATA[1]~input, CCD, 1
instance = comp, \u3|tv_buff[0][1]\, u3|tv_buff[0][1], CCD, 1
instance = comp, \TD_DATA[4]~input\, TD_DATA[4]~input, CCD, 1
instance = comp, \u3|tv_buff[0][4]\, u3|tv_buff[0][4], CCD, 1
instance = comp, \u3|process_0~12\, u3|process_0~12, CCD, 1
instance = comp, \TD_DATA[5]~input\, TD_DATA[5]~input, CCD, 1
instance = comp, \u3|tv_buff[0][5]\, u3|tv_buff[0][5], CCD, 1
instance = comp, \TD_DATA[3]~input\, TD_DATA[3]~input, CCD, 1
instance = comp, \u3|tv_buff[0][3]\, u3|tv_buff[0][3], CCD, 1
instance = comp, \TD_DATA[2]~input\, TD_DATA[2]~input, CCD, 1
instance = comp, \u3|tv_buff[0][2]\, u3|tv_buff[0][2], CCD, 1
instance = comp, \TD_DATA[6]~input\, TD_DATA[6]~input, CCD, 1
instance = comp, \u3|tv_buff[0][6]\, u3|tv_buff[0][6], CCD, 1
instance = comp, \u3|process_0~13\, u3|process_0~13, CCD, 1
instance = comp, \TD_DATA[7]~input\, TD_DATA[7]~input, CCD, 1
instance = comp, \u3|tv_buff[0][7]\, u3|tv_buff[0][7], CCD, 1
instance = comp, \u3|tv_buff[1][2]\, u3|tv_buff[1][2], CCD, 1
instance = comp, \TD_DATA[0]~input\, TD_DATA[0]~input, CCD, 1
instance = comp, \u3|tv_buff[0][0]\, u3|tv_buff[0][0], CCD, 1
instance = comp, \u3|tv_buff[1][0]\, u3|tv_buff[1][0], CCD, 1
instance = comp, \u3|tv_buff[1][1]\, u3|tv_buff[1][1], CCD, 1
instance = comp, \u3|tv_buff[1][4]\, u3|tv_buff[1][4], CCD, 1
instance = comp, \u3|tv_buff[1][3]\, u3|tv_buff[1][3], CCD, 1
instance = comp, \u3|process_0~2\, u3|process_0~2, CCD, 1
instance = comp, \u3|tv_buff[1][5]\, u3|tv_buff[1][5], CCD, 1
instance = comp, \u3|tv_buff[1][0]~DUPLICATE\, u3|tv_buff[1][0]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[2][0]~DUPLICATE\, u3|tv_buff[2][0]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[1][7]\, u3|tv_buff[1][7], CCD, 1
instance = comp, \u3|tv_buff[2][1]\, u3|tv_buff[2][1], CCD, 1
instance = comp, \u3|tv_buff[1][6]\, u3|tv_buff[1][6], CCD, 1
instance = comp, \u3|tv_buff[2][2]\, u3|tv_buff[2][2], CCD, 1
instance = comp, \u3|process_0~3\, u3|process_0~3, CCD, 1
instance = comp, \u3|tv_buff[1][7]~DUPLICATE\, u3|tv_buff[1][7]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[2][7]\, u3|tv_buff[2][7], CCD, 1
instance = comp, \u3|tv_buff[3][7]\, u3|tv_buff[3][7], CCD, 1
instance = comp, \u3|tv_buff[1][4]~DUPLICATE\, u3|tv_buff[1][4]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[2][4]\, u3|tv_buff[2][4], CCD, 1
instance = comp, \u3|tv_buff[3][4]\, u3|tv_buff[3][4], CCD, 1
instance = comp, \u3|tv_buff[3][1]\, u3|tv_buff[3][1], CCD, 1
instance = comp, \u3|tv_buff[3][2]\, u3|tv_buff[3][2], CCD, 1
instance = comp, \u3|tv_buff[1][3]~DUPLICATE\, u3|tv_buff[1][3]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[2][3]\, u3|tv_buff[2][3], CCD, 1
instance = comp, \u3|tv_buff[3][3]\, u3|tv_buff[3][3], CCD, 1
instance = comp, \u3|tv_buff[2][6]\, u3|tv_buff[2][6], CCD, 1
instance = comp, \u3|tv_buff[3][6]\, u3|tv_buff[3][6], CCD, 1
instance = comp, \u3|tv_buff[1][5]~DUPLICATE\, u3|tv_buff[1][5]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[2][5]\, u3|tv_buff[2][5], CCD, 1
instance = comp, \u3|tv_buff[3][5]\, u3|tv_buff[3][5], CCD, 1
instance = comp, \u3|process_0~0\, u3|process_0~0, CCD, 1
instance = comp, \u3|tv_buff[2][0]\, u3|tv_buff[2][0], CCD, 1
instance = comp, \u3|tv_buff[3][0]\, u3|tv_buff[3][0], CCD, 1
instance = comp, \u3|process_0~1\, u3|process_0~1, CCD, 1
instance = comp, \u3|process_0~4\, u3|process_0~4, CCD, 1
instance = comp, \u3|process_0~14\, u3|process_0~14, CCD, 1
instance = comp, \u3|process_0~5\, u3|process_0~5, CCD, 1
instance = comp, \u3|videostate.IMGDONE\, u3|videostate.IMGDONE, CCD, 1
instance = comp, \u3|process_0~6\, u3|process_0~6, CCD, 1
instance = comp, \u3|process_0~7\, u3|process_0~7, CCD, 1
instance = comp, \u3|process_0~9\, u3|process_0~9, CCD, 1
instance = comp, \u3|process_0~8\, u3|process_0~8, CCD, 1
instance = comp, \u3|Selector11~0\, u3|Selector11~0, CCD, 1
instance = comp, \u3|Selector10~1\, u3|Selector10~1, CCD, 1
instance = comp, \u3|videostate.EAV1\, u3|videostate.EAV1, CCD, 1
instance = comp, \u3|Selector9~5\, u3|Selector9~5, CCD, 1
instance = comp, \u3|Selector9~6\, u3|Selector9~6, CCD, 1
instance = comp, \u3|Selector7~0\, u3|Selector7~0, CCD, 1
instance = comp, \u3|videostate.VS1\, u3|videostate.VS1, CCD, 1
instance = comp, \u3|Selector9~7\, u3|Selector9~7, CCD, 1
instance = comp, \u3|process_0~10\, u3|process_0~10, CCD, 1
instance = comp, \u3|process_0~11\, u3|process_0~11, CCD, 1
instance = comp, \u3|Selector9~14\, u3|Selector9~14, CCD, 1
instance = comp, \u3|Selector8~1\, u3|Selector8~1, CCD, 1
instance = comp, \u3|videostate.VS2\, u3|videostate.VS2, CCD, 1
instance = comp, \u3|videostate.EAV2~DUPLICATE\, u3|videostate.EAV2~DUPLICATE, CCD, 1
instance = comp, \u3|Selector9~8\, u3|Selector9~8, CCD, 1
instance = comp, \u3|Selector9~9\, u3|Selector9~9, CCD, 1
instance = comp, \u3|Selector9~10\, u3|Selector9~10, CCD, 1
instance = comp, \u3|Selector10~0\, u3|Selector10~0, CCD, 1
instance = comp, \u3|Selector9~15\, u3|Selector9~15, CCD, 1
instance = comp, \u3|Selector11~1\, u3|Selector11~1, CCD, 1
instance = comp, \u3|videostate.SAV2\, u3|videostate.SAV2, CCD, 1
instance = comp, \u3|Selector9~11\, u3|Selector9~11, CCD, 1
instance = comp, \u3|Selector9~12\, u3|Selector9~12, CCD, 1
instance = comp, \u3|Selector8~0\, u3|Selector8~0, CCD, 1
instance = comp, \u3|Selector9~16\, u3|Selector9~16, CCD, 1
instance = comp, \u3|videostate.SAV1\, u3|videostate.SAV1, CCD, 1
instance = comp, \u3|Selector9~4\, u3|Selector9~4, CCD, 1
instance = comp, \u3|Selector12~0\, u3|Selector12~0, CCD, 1
instance = comp, \u3|videostate.EAV2\, u3|videostate.EAV2, CCD, 1
instance = comp, \u3|Selector9~13\, u3|Selector9~13, CCD, 1
instance = comp, \u3|videostate.IMGDONE~DUPLICATE\, u3|videostate.IMGDONE~DUPLICATE, CCD, 1
instance = comp, \u3|Selector4~0\, u3|Selector4~0, CCD, 1
instance = comp, \u3|Selector5~0\, u3|Selector5~0, CCD, 1
instance = comp, \u3|Selector5~1\, u3|Selector5~1, CCD, 1
instance = comp, \u3|count[0]\, u3|count[0], CCD, 1
instance = comp, \u3|Selector4~1\, u3|Selector4~1, CCD, 1
instance = comp, \u3|count[1]\, u3|count[1], CCD, 1
instance = comp, \u3|count[0]~DUPLICATE\, u3|count[0]~DUPLICATE, CCD, 1
instance = comp, \u3|Selector3~0\, u3|Selector3~0, CCD, 1
instance = comp, \u3|count[2]\, u3|count[2], CCD, 1
instance = comp, \u3|Add0~0\, u3|Add0~0, CCD, 1
instance = comp, \u3|Selector2~0\, u3|Selector2~0, CCD, 1
instance = comp, \u3|count[3]\, u3|count[3], CCD, 1
instance = comp, \u3|Selector1~0\, u3|Selector1~0, CCD, 1
instance = comp, \u3|count[4]\, u3|count[4], CCD, 1
instance = comp, \u3|LessThan0~0\, u3|LessThan0~0, CCD, 1
instance = comp, \u3|Selector6~0\, u3|Selector6~0, CCD, 1
instance = comp, \u3|beginfrm\, u3|beginfrm, CCD, 1
instance = comp, \TV_FLAG[0]\, TV_FLAG[0], CCD, 1
instance = comp, \TV_FLAG[1]\, TV_FLAG[1], CCD, 1
instance = comp, \TV_FLAG[2]~feeder\, TV_FLAG[2]~feeder, CCD, 1
instance = comp, \TV_FLAG[2]\, TV_FLAG[2], CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, CCD, 1
instance = comp, \u1|Add1~25\, u1|Add1~25, CCD, 1
instance = comp, \u1|Add0~41\, u1|Add0~41, CCD, 1
instance = comp, \u1|Xpos[9]~0\, u1|Xpos[9]~0, CCD, 1
instance = comp, \u1|Xpos[10]\, u1|Xpos[10], CCD, 1
instance = comp, \u1|Add0~25\, u1|Add0~25, CCD, 1
instance = comp, \u1|Add0~21\, u1|Add0~21, CCD, 1
instance = comp, \u1|Xpos[7]\, u1|Xpos[7], CCD, 1
instance = comp, \u1|Add0~9\, u1|Add0~9, CCD, 1
instance = comp, \u1|Xpos[8]\, u1|Xpos[8], CCD, 1
instance = comp, \u1|Add0~5\, u1|Add0~5, CCD, 1
instance = comp, \u1|Xpos[9]\, u1|Xpos[9], CCD, 1
instance = comp, \u1|Add0~1\, u1|Add0~1, CCD, 1
instance = comp, \u1|Xpos[10]~DUPLICATE\, u1|Xpos[10]~DUPLICATE, CCD, 1
instance = comp, \u1|Equal3~0\, u1|Equal3~0, CCD, 1
instance = comp, \u1|LessThan0~1\, u1|LessThan0~1, CCD, 1
instance = comp, \u1|Xpos[0]\, u1|Xpos[0], CCD, 1
instance = comp, \u1|Add0~29\, u1|Add0~29, CCD, 1
instance = comp, \u1|Xpos[1]\, u1|Xpos[1], CCD, 1
instance = comp, \u1|Add0~33\, u1|Add0~33, CCD, 1
instance = comp, \u1|Xpos[2]\, u1|Xpos[2], CCD, 1
instance = comp, \u1|Add0~37\, u1|Add0~37, CCD, 1
instance = comp, \u1|Xpos[3]\, u1|Xpos[3], CCD, 1
instance = comp, \u1|Add0~13\, u1|Add0~13, CCD, 1
instance = comp, \u1|Xpos[4]\, u1|Xpos[4], CCD, 1
instance = comp, \u1|Add0~17\, u1|Add0~17, CCD, 1
instance = comp, \u1|Xpos[5]\, u1|Xpos[5], CCD, 1
instance = comp, \u1|Xpos[6]\, u1|Xpos[6], CCD, 1
instance = comp, \u1|LessThan0~0\, u1|LessThan0~0, CCD, 1
instance = comp, \u1|Add1~29\, u1|Add1~29, CCD, 1
instance = comp, \u1|Add1~21\, u1|Add1~21, CCD, 1
instance = comp, \u1|Ypos[3]\, u1|Ypos[3], CCD, 1
instance = comp, \u1|Add1~17\, u1|Add1~17, CCD, 1
instance = comp, \u1|Ypos[4]\, u1|Ypos[4], CCD, 1
instance = comp, \u1|Add1~13\, u1|Add1~13, CCD, 1
instance = comp, \u1|Ypos[5]\, u1|Ypos[5], CCD, 1
instance = comp, \u1|Equal0~1\, u1|Equal0~1, CCD, 1
instance = comp, \u1|Ypos[2]~0\, u1|Ypos[2]~0, CCD, 1
instance = comp, \u1|Ypos[9]\, u1|Ypos[9], CCD, 1
instance = comp, \u1|Add1~9\, u1|Add1~9, CCD, 1
instance = comp, \u1|Ypos[6]\, u1|Ypos[6], CCD, 1
instance = comp, \u1|Add1~41\, u1|Add1~41, CCD, 1
instance = comp, \u1|Ypos[7]\, u1|Ypos[7], CCD, 1
instance = comp, \u1|Add1~37\, u1|Add1~37, CCD, 1
instance = comp, \u1|Ypos[8]\, u1|Ypos[8], CCD, 1
instance = comp, \u1|Add1~5\, u1|Add1~5, CCD, 1
instance = comp, \u1|Ypos[9]~DUPLICATE\, u1|Ypos[9]~DUPLICATE, CCD, 1
instance = comp, \u1|Add1~1\, u1|Add1~1, CCD, 1
instance = comp, \u1|Ypos[10]\, u1|Ypos[10], CCD, 1
instance = comp, \u1|Ypos[6]~DUPLICATE\, u1|Ypos[6]~DUPLICATE, CCD, 1
instance = comp, \u1|Equal0~0\, u1|Equal0~0, CCD, 1
instance = comp, \u1|Equal0~2\, u1|Equal0~2, CCD, 1
instance = comp, \u1|Ypos[0]\, u1|Ypos[0], CCD, 1
instance = comp, \u1|Add1~33\, u1|Add1~33, CCD, 1
instance = comp, \u1|Ypos[1]\, u1|Ypos[1], CCD, 1
instance = comp, \u1|Ypos[2]\, u1|Ypos[2], CCD, 1
instance = comp, \u1|Equal1~0\, u1|Equal1~0, CCD, 1
instance = comp, \u1|VGA_FRAMEEND\, u1|VGA_FRAMEEND, CCD, 1
instance = comp, \Add3~13\, Add3~13, CCD, 1
instance = comp, \Selector59~0\, Selector59~0, CCD, 1
instance = comp, \Add3~25\, Add3~25, CCD, 1
instance = comp, \Add3~29\, Add3~29, CCD, 1
instance = comp, \Selector55~0\, Selector55~0, CCD, 1
instance = comp, \u3|Selector26~0\, u3|Selector26~0, CCD, 1
instance = comp, \u3|endfrm\, u3|endfrm, CCD, 1
instance = comp, \BT656_ENDFRAME[1]~feeder\, BT656_ENDFRAME[1]~feeder, CCD, 1
instance = comp, \BT656_ENDFRAME[1]\, BT656_ENDFRAME[1], CCD, 1
instance = comp, \BT656_ENDFRAME[2]~feeder\, BT656_ENDFRAME[2]~feeder, CCD, 1
instance = comp, \BT656_ENDFRAME[2]\, BT656_ENDFRAME[2], CCD, 1
instance = comp, \Add11~1\, Add11~1, CCD, 1
instance = comp, \Add11~9\, Add11~9, CCD, 1
instance = comp, \Add11~13\, Add11~13, CCD, 1
instance = comp, \RAMADDR2[0]~12\, RAMADDR2[0]~12, CCD, 1
instance = comp, \RAMADDR2[3]\, RAMADDR2[3], CCD, 1
instance = comp, \Add11~17\, Add11~17, CCD, 1
instance = comp, \RAMADDR2[4]\, RAMADDR2[4], CCD, 1
instance = comp, \Add11~21\, Add11~21, CCD, 1
instance = comp, \RAMADDR2[5]\, RAMADDR2[5], CCD, 1
instance = comp, \Add10~1\, Add10~1, CCD, 1
instance = comp, \LessThan5~0\, LessThan5~0, CCD, 1
instance = comp, \RAMADDR1[1]~0\, RAMADDR1[1]~0, CCD, 1
instance = comp, \Add0~1\, Add0~1, CCD, 1
instance = comp, \u3|WideOr2\, u3|WideOr2, CCD, 1
instance = comp, \u3|Selector17~0\, u3|Selector17~0, CCD, 1
instance = comp, \u3|delay[0]\, u3|delay[0], CCD, 1
instance = comp, \u3|Selector16~0\, u3|Selector16~0, CCD, 1
instance = comp, \u3|delay[1]\, u3|delay[1], CCD, 1
instance = comp, \u3|Selector15~0\, u3|Selector15~0, CCD, 1
instance = comp, \u3|delay[2]\, u3|delay[2], CCD, 1
instance = comp, \u3|Selector14~0\, u3|Selector14~0, CCD, 1
instance = comp, \u3|delay[3]\, u3|delay[3], CCD, 1
instance = comp, \u3|Selector0~0\, u3|Selector0~0, CCD, 1
instance = comp, \u3|venable\, u3|venable, CCD, 1
instance = comp, \COLOR_CTRL.GETY\, COLOR_CTRL.GETY, CCD, 1
instance = comp, \COLOR_CTRL~5\, COLOR_CTRL~5, CCD, 1
instance = comp, \COLOR_CTRL.GETY~DUPLICATE\, COLOR_CTRL.GETY~DUPLICATE, CCD, 1
instance = comp, \Comp_Y[7]~0\, Comp_Y[7]~0, CCD, 1
instance = comp, \validin~feeder\, validin~feeder, CCD, 1
instance = comp, \u2|EN0~feeder\, u2|EN0~feeder, CCD, 1
instance = comp, \u2|EN0\, u2|EN0, CCD, 1
instance = comp, \u2|EN1\, u2|EN1, CCD, 1
instance = comp, \u2|EN2\, u2|EN2, CCD, 1
instance = comp, \u2|enableout~feeder\, u2|enableout~feeder, CCD, 1
instance = comp, \u2|enableout\, u2|enableout, CCD, 1
instance = comp, \Add0~21\, Add0~21, CCD, 1
instance = comp, \Add0~25\, Add0~25, CCD, 1
instance = comp, \TVADDR1[8]~1\, TVADDR1[8]~1, CCD, 1
instance = comp, \TVADDR1[6]\, TVADDR1[6], CCD, 1
instance = comp, \Add0~29\, Add0~29, CCD, 1
instance = comp, \TVADDR1[7]\, TVADDR1[7], CCD, 1
instance = comp, \Add0~33\, Add0~33, CCD, 1
instance = comp, \TVADDR1[8]\, TVADDR1[8], CCD, 1
instance = comp, \LessThan0~0\, LessThan0~0, CCD, 1
instance = comp, \TVADDR1[8]~0\, TVADDR1[8]~0, CCD, 1
instance = comp, \TVADDR1[0]\, TVADDR1[0], CCD, 1
instance = comp, \Add0~5\, Add0~5, CCD, 1
instance = comp, \TVADDR1[1]\, TVADDR1[1], CCD, 1
instance = comp, \Add0~9\, Add0~9, CCD, 1
instance = comp, \TVADDR1[2]\, TVADDR1[2], CCD, 1
instance = comp, \Add0~13\, Add0~13, CCD, 1
instance = comp, \TVADDR1[3]\, TVADDR1[3], CCD, 1
instance = comp, \Add0~17\, Add0~17, CCD, 1
instance = comp, \TVADDR1[4]\, TVADDR1[4], CCD, 1
instance = comp, \TVADDR1[5]\, TVADDR1[5], CCD, 1
instance = comp, \TVADDR1[6]~DUPLICATE\, TVADDR1[6]~DUPLICATE, CCD, 1
instance = comp, \gray~10\, gray~10, CCD, 1
instance = comp, \TVADDR1GR[5]\, TVADDR1GR[5], CCD, 1
instance = comp, \TVADDR1GR_sync0[5]\, TVADDR1GR_sync0[5], CCD, 1
instance = comp, \TVADDR1GR_sync1[5]~feeder\, TVADDR1GR_sync1[5]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync1[5]\, TVADDR1GR_sync1[5], CCD, 1
instance = comp, \gray~9\, gray~9, CCD, 1
instance = comp, \TVADDR1GR[6]\, TVADDR1GR[6], CCD, 1
instance = comp, \TVADDR1GR_sync0[6]~feeder\, TVADDR1GR_sync0[6]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[6]\, TVADDR1GR_sync0[6], CCD, 1
instance = comp, \TVADDR1GR_sync1[6]~feeder\, TVADDR1GR_sync1[6]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync1[6]\, TVADDR1GR_sync1[6], CCD, 1
instance = comp, \gray~8\, gray~8, CCD, 1
instance = comp, \TVADDR1GR[7]\, TVADDR1GR[7], CCD, 1
instance = comp, \TVADDR1GR_sync0[7]\, TVADDR1GR_sync0[7], CCD, 1
instance = comp, \TVADDR1GR_sync1[7]\, TVADDR1GR_sync1[7], CCD, 1
instance = comp, \TVADDR1GR[8]~feeder\, TVADDR1GR[8]~feeder, CCD, 1
instance = comp, \TVADDR1GR[8]\, TVADDR1GR[8], CCD, 1
instance = comp, \TVADDR1GR_sync0[8]~feeder\, TVADDR1GR_sync0[8]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[8]\, TVADDR1GR_sync0[8], CCD, 1
instance = comp, \TVADDR1GR_sync1[8]~feeder\, TVADDR1GR_sync1[8]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync1[8]\, TVADDR1GR_sync1[8], CCD, 1
instance = comp, \binary~8\, binary~8, CCD, 1
instance = comp, \gray~11\, gray~11, CCD, 1
instance = comp, \TVADDR1GR[4]\, TVADDR1GR[4], CCD, 1
instance = comp, \TVADDR1GR_sync0[4]~feeder\, TVADDR1GR_sync0[4]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[4]\, TVADDR1GR_sync0[4], CCD, 1
instance = comp, \TVADDR1GR_sync1[4]\, TVADDR1GR_sync1[4], CCD, 1
instance = comp, \binary~14\, binary~14, CCD, 1
instance = comp, \TVADDR1_bin[4]\, TVADDR1_bin[4], CCD, 1
instance = comp, \binary~15\, binary~15, CCD, 1
instance = comp, \TVADDR1_bin[5]\, TVADDR1_bin[5], CCD, 1
instance = comp, \Add2~13\, Add2~13, CCD, 1
instance = comp, \Add2~33\, Add2~33, CCD, 1
instance = comp, \Add2~1\, Add2~1, CCD, 1
instance = comp, \TVADDR1_bin[7]\, TVADDR1_bin[7], CCD, 1
instance = comp, \Add2~5\, Add2~5, CCD, 1
instance = comp, \Add2~9\, Add2~9, CCD, 1
instance = comp, \TVADDR2[8]~feeder\, TVADDR2[8]~feeder, CCD, 1
instance = comp, \TVADDR2[8]\, TVADDR2[8], CCD, 1
instance = comp, \binary~9\, binary~9, CCD, 1
instance = comp, \TVADDR1_bin[6]\, TVADDR1_bin[6], CCD, 1
instance = comp, \TVADDR1GR_sync1[8]~DUPLICATE\, TVADDR1GR_sync1[8]~DUPLICATE, CCD, 1
instance = comp, \TVADDR1_bin[8]\, TVADDR1_bin[8], CCD, 1
instance = comp, \Equal0~0\, Equal0~0, CCD, 1
instance = comp, \gray~13\, gray~13, CCD, 1
instance = comp, \TVADDR1GR[2]\, TVADDR1GR[2], CCD, 1
instance = comp, \TVADDR1GR_sync0[2]~feeder\, TVADDR1GR_sync0[2]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[2]\, TVADDR1GR_sync0[2], CCD, 1
instance = comp, \TVADDR1GR_sync1[2]~feeder\, TVADDR1GR_sync1[2]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync1[2]\, TVADDR1GR_sync1[2], CCD, 1
instance = comp, \TVADDR1GR_sync1[4]~DUPLICATE\, TVADDR1GR_sync1[4]~DUPLICATE, CCD, 1
instance = comp, \gray~12\, gray~12, CCD, 1
instance = comp, \TVADDR1GR[3]\, TVADDR1GR[3], CCD, 1
instance = comp, \TVADDR1GR_sync0[3]~feeder\, TVADDR1GR_sync0[3]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[3]\, TVADDR1GR_sync0[3], CCD, 1
instance = comp, \TVADDR1GR_sync1[3]\, TVADDR1GR_sync1[3], CCD, 1
instance = comp, \binary~10\, binary~10, CCD, 1
instance = comp, \binary~13\, binary~13, CCD, 1
instance = comp, \TVADDR1_bin[2]\, TVADDR1_bin[2], CCD, 1
instance = comp, \TVADDR1[1]~DUPLICATE\, TVADDR1[1]~DUPLICATE, CCD, 1
instance = comp, \gray~14\, gray~14, CCD, 1
instance = comp, \TVADDR1GR[1]\, TVADDR1GR[1], CCD, 1
instance = comp, \TVADDR1GR_sync0[1]\, TVADDR1GR_sync0[1], CCD, 1
instance = comp, \TVADDR1GR_sync1[1]\, TVADDR1GR_sync1[1], CCD, 1
instance = comp, \binary~12\, binary~12, CCD, 1
instance = comp, \TVADDR1_bin[1]\, TVADDR1_bin[1], CCD, 1
instance = comp, \gray~15\, gray~15, CCD, 1
instance = comp, \TVADDR1GR[0]\, TVADDR1GR[0], CCD, 1
instance = comp, \TVADDR1GR_sync0[0]~feeder\, TVADDR1GR_sync0[0]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync0[0]\, TVADDR1GR_sync0[0], CCD, 1
instance = comp, \TVADDR1GR_sync1[0]~feeder\, TVADDR1GR_sync1[0]~feeder, CCD, 1
instance = comp, \TVADDR1GR_sync1[0]\, TVADDR1GR_sync1[0], CCD, 1
instance = comp, \binary~11\, binary~11, CCD, 1
instance = comp, \TVADDR1_bin[0]~feeder\, TVADDR1_bin[0]~feeder, CCD, 1
instance = comp, \TVADDR1_bin[0]\, TVADDR1_bin[0], CCD, 1
instance = comp, \Equal0~1\, Equal0~1, CCD, 1
instance = comp, \Add11~25\, Add11~25, CCD, 1
instance = comp, \RAMADDR2[6]\, RAMADDR2[6], CCD, 1
instance = comp, \Add11~29\, Add11~29, CCD, 1
instance = comp, \RAMADDR2[7]\, RAMADDR2[7], CCD, 1
instance = comp, \Add11~33\, Add11~33, CCD, 1
instance = comp, \RAMADDR2[8]\, RAMADDR2[8], CCD, 1
instance = comp, \RAMADDR2GR[8]\, RAMADDR2GR[8], CCD, 1
instance = comp, \RAMADDR2GR_sync0[8]\, RAMADDR2GR_sync0[8], CCD, 1
instance = comp, \RAMADDR2GR_sync1[8]\, RAMADDR2GR_sync1[8], CCD, 1
instance = comp, \RAMADDR2_bin[8]\, RAMADDR2_bin[8], CCD, 1
instance = comp, \gray~17\, gray~17, CCD, 1
instance = comp, \RAMADDR2GR[6]\, RAMADDR2GR[6], CCD, 1
instance = comp, \RAMADDR2GR_sync0[6]\, RAMADDR2GR_sync0[6], CCD, 1
instance = comp, \RAMADDR2GR_sync1[6]~feeder\, RAMADDR2GR_sync1[6]~feeder, CCD, 1
instance = comp, \RAMADDR2GR_sync1[6]\, RAMADDR2GR_sync1[6], CCD, 1
instance = comp, \gray~16\, gray~16, CCD, 1
instance = comp, \RAMADDR2GR[7]\, RAMADDR2GR[7], CCD, 1
instance = comp, \RAMADDR2GR_sync0[7]\, RAMADDR2GR_sync0[7], CCD, 1
instance = comp, \RAMADDR2GR_sync1[7]\, RAMADDR2GR_sync1[7], CCD, 1
instance = comp, \binary~16\, binary~16, CCD, 1
instance = comp, \binary~17\, binary~17, CCD, 1
instance = comp, \RAMADDR2_bin[6]\, RAMADDR2_bin[6], CCD, 1
instance = comp, \RAMADDR2_bin[7]\, RAMADDR2_bin[7], CCD, 1
instance = comp, \Equal1~0\, Equal1~0, CCD, 1
instance = comp, \Equal1~3\, Equal1~3, CCD, 1
instance = comp, \Selector5~0\, Selector5~0, CCD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, CCD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], CCD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, CCD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], CCD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.010\, u0|new_sdram_controller_0|i_state.010, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector6~0\, u0|new_sdram_controller_0|Selector6~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[0]\, u0|new_sdram_controller_0|i_refs[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector5~0\, u0|new_sdram_controller_0|Selector5~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[1]\, u0|new_sdram_controller_0|i_refs[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector4~0\, u0|new_sdram_controller_0|Selector4~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[2]\, u0|new_sdram_controller_0|i_refs[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~0\, u0|new_sdram_controller_0|Selector19~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~13\, u0|new_sdram_controller_0|Add0~13, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[0]~11\, u0|new_sdram_controller_0|refresh_counter[0]~11, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[0]\, u0|new_sdram_controller_0|refresh_counter[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~9\, u0|new_sdram_controller_0|Add0~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[1]~10\, u0|new_sdram_controller_0|refresh_counter[1]~10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[1]\, u0|new_sdram_controller_0|refresh_counter[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE\, u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~5\, u0|new_sdram_controller_0|Add0~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[2]~9\, u0|new_sdram_controller_0|refresh_counter[2]~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[2]\, u0|new_sdram_controller_0|refresh_counter[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~53\, u0|new_sdram_controller_0|Add0~53, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[3]~18\, u0|new_sdram_controller_0|refresh_counter[3]~18, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[3]\, u0|new_sdram_controller_0|refresh_counter[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~49\, u0|new_sdram_controller_0|Add0~49, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~7\, u0|new_sdram_controller_0|refresh_counter~7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[4]\, u0|new_sdram_controller_0|refresh_counter[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~45\, u0|new_sdram_controller_0|Add0~45, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~6\, u0|new_sdram_controller_0|refresh_counter~6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[5]\, u0|new_sdram_controller_0|refresh_counter[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~41\, u0|new_sdram_controller_0|Add0~41, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[6]\, u0|new_sdram_controller_0|refresh_counter[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~37\, u0|new_sdram_controller_0|Add0~37, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~5\, u0|new_sdram_controller_0|refresh_counter~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[7]\, u0|new_sdram_controller_0|refresh_counter[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~1\, u0|new_sdram_controller_0|Add0~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~0\, u0|new_sdram_controller_0|refresh_counter~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[8]\, u0|new_sdram_controller_0|refresh_counter[8], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~33\, u0|new_sdram_controller_0|Add0~33, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~4\, u0|new_sdram_controller_0|refresh_counter~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE\, u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~29\, u0|new_sdram_controller_0|Add0~29, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]~14\, u0|new_sdram_controller_0|refresh_counter[10]~14, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE\, u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~25\, u0|new_sdram_controller_0|Add0~25, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~3\, u0|new_sdram_controller_0|refresh_counter~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[11]\, u0|new_sdram_controller_0|refresh_counter[11], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~21\, u0|new_sdram_controller_0|Add0~21, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~2\, u0|new_sdram_controller_0|refresh_counter~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[12]\, u0|new_sdram_controller_0|refresh_counter[12], CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]\, u0|new_sdram_controller_0|refresh_counter[10], CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[9]\, u0|new_sdram_controller_0|refresh_counter[9], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add0~17\, u0|new_sdram_controller_0|Add0~17, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~1\, u0|new_sdram_controller_0|refresh_counter~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[13]\, u0|new_sdram_controller_0|refresh_counter[13], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~0\, u0|new_sdram_controller_0|Equal0~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~1\, u0|new_sdram_controller_0|Equal0~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~2\, u0|new_sdram_controller_0|Equal0~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector8~0\, u0|new_sdram_controller_0|Selector8~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.001\, u0|new_sdram_controller_0|i_state.001, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector17~0\, u0|new_sdram_controller_0|Selector17~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_next.010\, u0|new_sdram_controller_0|i_next.010, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector9~0\, u0|new_sdram_controller_0|Selector9~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.010~DUPLICATE\, u0|new_sdram_controller_0|i_state.010~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~3\, u0|new_sdram_controller_0|i_count[0]~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]\, u0|new_sdram_controller_0|i_count[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101~DUPLICATE\, u0|new_sdram_controller_0|i_state.101~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector15~0\, u0|new_sdram_controller_0|Selector15~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]\, u0|new_sdram_controller_0|i_count[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[2]~DUPLICATE\, u0|new_sdram_controller_0|i_count[2]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~1\, u0|new_sdram_controller_0|Selector19~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_next.111\, u0|new_sdram_controller_0|i_next.111, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector12~0\, u0|new_sdram_controller_0|Selector12~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.111\, u0|new_sdram_controller_0|i_state.111, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector14~0\, u0|new_sdram_controller_0|Selector14~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector14~1\, u0|new_sdram_controller_0|Selector14~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[2]\, u0|new_sdram_controller_0|i_count[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~0\, u0|new_sdram_controller_0|i_count[0]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000~0\, u0|new_sdram_controller_0|i_next.000~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000\, u0|new_sdram_controller_0|i_next.000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector7~0\, u0|new_sdram_controller_0|Selector7~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.000\, u0|new_sdram_controller_0|i_state.000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~1\, u0|new_sdram_controller_0|i_count[0]~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add2~0\, u0|new_sdram_controller_0|Add2~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[3]~2\, u0|new_sdram_controller_0|i_count[3]~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_count[3]\, u0|new_sdram_controller_0|i_count[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~0\, u0|new_sdram_controller_0|Selector10~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~1\, u0|new_sdram_controller_0|Selector10~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.011\, u0|new_sdram_controller_0|i_state.011, CCD, 1
instance = comp, \u0|new_sdram_controller_0|WideOr6\, u0|new_sdram_controller_0|WideOr6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector18~0\, u0|new_sdram_controller_0|Selector18~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_next.101\, u0|new_sdram_controller_0|i_next.101, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101~0\, u0|new_sdram_controller_0|i_state.101~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101\, u0|new_sdram_controller_0|i_state.101, CCD, 1
instance = comp, \u0|new_sdram_controller_0|init_done~0\, u0|new_sdram_controller_0|init_done~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|init_done\, u0|new_sdram_controller_0|init_done, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector24~0\, u0|new_sdram_controller_0|Selector24~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|ack_refresh_request\, u0|new_sdram_controller_0|ack_refresh_request, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request~0\, u0|new_sdram_controller_0|refresh_request~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request\, u0|new_sdram_controller_0|refresh_request, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~0\, u0|new_sdram_controller_0|Selector31~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector26~0\, u0|new_sdram_controller_0|Selector26~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000010000\, u0|new_sdram_controller_0|m_state.000010000, CCD, 1
instance = comp, \offset[11]~feeder\, offset[11]~feeder, CCD, 1
instance = comp, \offset[11]\, offset[11], CCD, 1
instance = comp, \RAMADDR1[1]~2\, RAMADDR1[1]~2, CCD, 1
instance = comp, \Add4~25\, Add4~25, CCD, 1
instance = comp, \Add4~13\, Add4~13, CCD, 1
instance = comp, \Add4~9\, Add4~9, CCD, 1
instance = comp, \pixcount[7]\, pixcount[7], CCD, 1
instance = comp, \LessThan3~0\, LessThan3~0, CCD, 1
instance = comp, \Add4~5\, Add4~5, CCD, 1
instance = comp, \pixcount[8]\, pixcount[8], CCD, 1
instance = comp, \Add4~1\, Add4~1, CCD, 1
instance = comp, \pixcount[9]\, pixcount[9], CCD, 1
instance = comp, \pixcount[9]~0\, pixcount[9]~0, CCD, 1
instance = comp, \pixcount[0]\, pixcount[0], CCD, 1
instance = comp, \Add4~37\, Add4~37, CCD, 1
instance = comp, \pixcount[1]\, pixcount[1], CCD, 1
instance = comp, \Add4~33\, Add4~33, CCD, 1
instance = comp, \pixcount[2]\, pixcount[2], CCD, 1
instance = comp, \Add4~29\, Add4~29, CCD, 1
instance = comp, \pixcount[3]\, pixcount[3], CCD, 1
instance = comp, \Add4~21\, Add4~21, CCD, 1
instance = comp, \pixcount[4]\, pixcount[4], CCD, 1
instance = comp, \Add4~17\, Add4~17, CCD, 1
instance = comp, \pixcount[5]\, pixcount[5], CCD, 1
instance = comp, \pixcount[6]\, pixcount[6], CCD, 1
instance = comp, \LessThan3~1\, LessThan3~1, CCD, 1
instance = comp, \Selector70~1\, Selector70~1, CCD, 1
instance = comp, \Add6~61\, Add6~61, CCD, 1
instance = comp, \SDRAM_ADDR2[0]\, SDRAM_ADDR2[0], CCD, 1
instance = comp, \Add6~65\, Add6~65, CCD, 1
instance = comp, \SDRAM_ADDR2[1]\, SDRAM_ADDR2[1], CCD, 1
instance = comp, \Add6~69\, Add6~69, CCD, 1
instance = comp, \SDRAM_ADDR2[2]\, SDRAM_ADDR2[2], CCD, 1
instance = comp, \Add6~73\, Add6~73, CCD, 1
instance = comp, \SDRAM_ADDR2[3]\, SDRAM_ADDR2[3], CCD, 1
instance = comp, \Add6~77\, Add6~77, CCD, 1
instance = comp, \SDRAM_ADDR2[4]\, SDRAM_ADDR2[4], CCD, 1
instance = comp, \Add6~81\, Add6~81, CCD, 1
instance = comp, \SDRAM_ADDR2[5]\, SDRAM_ADDR2[5], CCD, 1
instance = comp, \Add6~85\, Add6~85, CCD, 1
instance = comp, \SDRAM_ADDR2[6]\, SDRAM_ADDR2[6], CCD, 1
instance = comp, \Add6~89\, Add6~89, CCD, 1
instance = comp, \SDRAM_ADDR2[7]\, SDRAM_ADDR2[7], CCD, 1
instance = comp, \Add6~93\, Add6~93, CCD, 1
instance = comp, \SDRAM_ADDR2[8]\, SDRAM_ADDR2[8], CCD, 1
instance = comp, \Add6~97\, Add6~97, CCD, 1
instance = comp, \Selector111~0\, Selector111~0, CCD, 1
instance = comp, \SDRAM_ADDR2[9]\, SDRAM_ADDR2[9], CCD, 1
instance = comp, \Add6~17\, Add6~17, CCD, 1
instance = comp, \SDRAM_ADDR2[10]\, SDRAM_ADDR2[10], CCD, 1
instance = comp, \Add6~25\, Add6~25, CCD, 1
instance = comp, \Selector109~0\, Selector109~0, CCD, 1
instance = comp, \SDRAM_ADDR2[11]\, SDRAM_ADDR2[11], CCD, 1
instance = comp, \Add6~29\, Add6~29, CCD, 1
instance = comp, \SDRAM_ADDR2[12]\, SDRAM_ADDR2[12], CCD, 1
instance = comp, \Add6~33\, Add6~33, CCD, 1
instance = comp, \Selector107~0\, Selector107~0, CCD, 1
instance = comp, \SDRAM_ADDR2[13]\, SDRAM_ADDR2[13], CCD, 1
instance = comp, \Add6~37\, Add6~37, CCD, 1
instance = comp, \SDRAM_ADDR2[14]\, SDRAM_ADDR2[14], CCD, 1
instance = comp, \Add6~41\, Add6~41, CCD, 1
instance = comp, \SDRAM_ADDR2[15]\, SDRAM_ADDR2[15], CCD, 1
instance = comp, \Add6~45\, Add6~45, CCD, 1
instance = comp, \Selector104~0\, Selector104~0, CCD, 1
instance = comp, \SDRAM_ADDR2[16]\, SDRAM_ADDR2[16], CCD, 1
instance = comp, \Add5~61\, Add5~61, CCD, 1
instance = comp, \SDRAM_ADDR1[0]\, SDRAM_ADDR1[0], CCD, 1
instance = comp, \Add5~65\, Add5~65, CCD, 1
instance = comp, \SDRAM_ADDR1[1]\, SDRAM_ADDR1[1], CCD, 1
instance = comp, \Add5~69\, Add5~69, CCD, 1
instance = comp, \SDRAM_ADDR1[2]\, SDRAM_ADDR1[2], CCD, 1
instance = comp, \Add5~73\, Add5~73, CCD, 1
instance = comp, \SDRAM_ADDR1[3]\, SDRAM_ADDR1[3], CCD, 1
instance = comp, \Add5~77\, Add5~77, CCD, 1
instance = comp, \SDRAM_ADDR1[4]\, SDRAM_ADDR1[4], CCD, 1
instance = comp, \Add5~81\, Add5~81, CCD, 1
instance = comp, \SDRAM_ADDR1[5]\, SDRAM_ADDR1[5], CCD, 1
instance = comp, \Add5~85\, Add5~85, CCD, 1
instance = comp, \SDRAM_ADDR1[6]\, SDRAM_ADDR1[6], CCD, 1
instance = comp, \Add5~89\, Add5~89, CCD, 1
instance = comp, \SDRAM_ADDR1[7]\, SDRAM_ADDR1[7], CCD, 1
instance = comp, \Add5~93\, Add5~93, CCD, 1
instance = comp, \SDRAM_ADDR1[8]\, SDRAM_ADDR1[8], CCD, 1
instance = comp, \Add5~97\, Add5~97, CCD, 1
instance = comp, \SDRAM_ADDR1[9]\, SDRAM_ADDR1[9], CCD, 1
instance = comp, \Add5~17\, Add5~17, CCD, 1
instance = comp, \SDRAM_ADDR1[10]\, SDRAM_ADDR1[10], CCD, 1
instance = comp, \Add5~25\, Add5~25, CCD, 1
instance = comp, \SDRAM_ADDR1[11]\, SDRAM_ADDR1[11], CCD, 1
instance = comp, \Add5~29\, Add5~29, CCD, 1
instance = comp, \SDRAM_ADDR1[12]\, SDRAM_ADDR1[12], CCD, 1
instance = comp, \Add5~33\, Add5~33, CCD, 1
instance = comp, \SDRAM_ADDR1[13]\, SDRAM_ADDR1[13], CCD, 1
instance = comp, \Add5~37\, Add5~37, CCD, 1
instance = comp, \SDRAM_ADDR1[14]\, SDRAM_ADDR1[14], CCD, 1
instance = comp, \Add5~41\, Add5~41, CCD, 1
instance = comp, \SDRAM_ADDR1[15]\, SDRAM_ADDR1[15], CCD, 1
instance = comp, \Add5~45\, Add5~45, CCD, 1
instance = comp, \SDRAM_ADDR1[16]\, SDRAM_ADDR1[16], CCD, 1
instance = comp, \Add1~61\, Add1~61, CCD, 1
instance = comp, \Selector31~0\, Selector31~0, CCD, 1
instance = comp, \SDRAM_ADDR[7]~0\, SDRAM_ADDR[7]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0], CCD, 1
instance = comp, \SDRAM_ADDR[7]~1\, SDRAM_ADDR[7]~1, CCD, 1
instance = comp, \SDRAM_ADDR[7]~2\, SDRAM_ADDR[7]~2, CCD, 1
instance = comp, \SDRAM_ADDR[0]\, SDRAM_ADDR[0], CCD, 1
instance = comp, \Add1~65\, Add1~65, CCD, 1
instance = comp, \Selector30~0\, Selector30~0, CCD, 1
instance = comp, \SDRAM_ADDR[1]\, SDRAM_ADDR[1], CCD, 1
instance = comp, \Add1~69\, Add1~69, CCD, 1
instance = comp, \Selector29~0\, Selector29~0, CCD, 1
instance = comp, \SDRAM_ADDR[2]\, SDRAM_ADDR[2], CCD, 1
instance = comp, \Add1~73\, Add1~73, CCD, 1
instance = comp, \Selector28~0\, Selector28~0, CCD, 1
instance = comp, \SDRAM_ADDR[3]\, SDRAM_ADDR[3], CCD, 1
instance = comp, \Add1~77\, Add1~77, CCD, 1
instance = comp, \Selector27~0\, Selector27~0, CCD, 1
instance = comp, \SDRAM_ADDR[4]\, SDRAM_ADDR[4], CCD, 1
instance = comp, \Add1~81\, Add1~81, CCD, 1
instance = comp, \Selector26~0\, Selector26~0, CCD, 1
instance = comp, \SDRAM_ADDR[5]\, SDRAM_ADDR[5], CCD, 1
instance = comp, \Add1~85\, Add1~85, CCD, 1
instance = comp, \Selector25~0\, Selector25~0, CCD, 1
instance = comp, \SDRAM_ADDR[6]\, SDRAM_ADDR[6], CCD, 1
instance = comp, \Add1~89\, Add1~89, CCD, 1
instance = comp, \Selector24~0\, Selector24~0, CCD, 1
instance = comp, \SDRAM_ADDR[7]\, SDRAM_ADDR[7], CCD, 1
instance = comp, \Add1~93\, Add1~93, CCD, 1
instance = comp, \Selector23~0\, Selector23~0, CCD, 1
instance = comp, \SDRAM_ADDR[8]\, SDRAM_ADDR[8], CCD, 1
instance = comp, \Add1~97\, Add1~97, CCD, 1
instance = comp, \Selector22~0\, Selector22~0, CCD, 1
instance = comp, \SDRAM_ADDR[9]\, SDRAM_ADDR[9], CCD, 1
instance = comp, \Add1~17\, Add1~17, CCD, 1
instance = comp, \Add1~25\, Add1~25, CCD, 1
instance = comp, \Selector20~0\, Selector20~0, CCD, 1
instance = comp, \SDRAM_ADDR[11]\, SDRAM_ADDR[11], CCD, 1
instance = comp, \Add1~29\, Add1~29, CCD, 1
instance = comp, \Selector19~0\, Selector19~0, CCD, 1
instance = comp, \SDRAM_ADDR[12]\, SDRAM_ADDR[12], CCD, 1
instance = comp, \Add1~33\, Add1~33, CCD, 1
instance = comp, \Selector18~0\, Selector18~0, CCD, 1
instance = comp, \SDRAM_ADDR[13]\, SDRAM_ADDR[13], CCD, 1
instance = comp, \Add1~37\, Add1~37, CCD, 1
instance = comp, \Selector17~0\, Selector17~0, CCD, 1
instance = comp, \SDRAM_ADDR[14]\, SDRAM_ADDR[14], CCD, 1
instance = comp, \Add1~41\, Add1~41, CCD, 1
instance = comp, \Selector16~0\, Selector16~0, CCD, 1
instance = comp, \SDRAM_ADDR[15]\, SDRAM_ADDR[15], CCD, 1
instance = comp, \Add1~45\, Add1~45, CCD, 1
instance = comp, \Selector15~0\, Selector15~0, CCD, 1
instance = comp, \SDRAM_ADDR[16]\, SDRAM_ADDR[16], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE, CCD, 1
instance = comp, \Add5~49\, Add5~49, CCD, 1
instance = comp, \SDRAM_ADDR1[17]\, SDRAM_ADDR1[17], CCD, 1
instance = comp, \Add5~53\, Add5~53, CCD, 1
instance = comp, \SDRAM_ADDR1[18]\, SDRAM_ADDR1[18], CCD, 1
instance = comp, \Add5~57\, Add5~57, CCD, 1
instance = comp, \SDRAM_ADDR1[19]\, SDRAM_ADDR1[19], CCD, 1
instance = comp, \Add5~1\, Add5~1, CCD, 1
instance = comp, \SDRAM_ADDR1[20]\, SDRAM_ADDR1[20], CCD, 1
instance = comp, \Add5~5\, Add5~5, CCD, 1
instance = comp, \SDRAM_ADDR1[21]\, SDRAM_ADDR1[21], CCD, 1
instance = comp, \Add6~49\, Add6~49, CCD, 1
instance = comp, \Selector103~0\, Selector103~0, CCD, 1
instance = comp, \SDRAM_ADDR2[17]\, SDRAM_ADDR2[17], CCD, 1
instance = comp, \Add6~53\, Add6~53, CCD, 1
instance = comp, \SDRAM_ADDR2[18]\, SDRAM_ADDR2[18], CCD, 1
instance = comp, \Add6~57\, Add6~57, CCD, 1
instance = comp, \SDRAM_ADDR2[19]\, SDRAM_ADDR2[19], CCD, 1
instance = comp, \Add6~1\, Add6~1, CCD, 1
instance = comp, \SDRAM_ADDR2[20]\, SDRAM_ADDR2[20], CCD, 1
instance = comp, \Add6~5\, Add6~5, CCD, 1
instance = comp, \SDRAM_ADDR2[21]\, SDRAM_ADDR2[21], CCD, 1
instance = comp, \Add1~49\, Add1~49, CCD, 1
instance = comp, \Selector14~0\, Selector14~0, CCD, 1
instance = comp, \SDRAM_ADDR[17]\, SDRAM_ADDR[17], CCD, 1
instance = comp, \Add1~53\, Add1~53, CCD, 1
instance = comp, \Selector13~0\, Selector13~0, CCD, 1
instance = comp, \SDRAM_ADDR[18]\, SDRAM_ADDR[18], CCD, 1
instance = comp, \Add1~57\, Add1~57, CCD, 1
instance = comp, \Selector12~0\, Selector12~0, CCD, 1
instance = comp, \SDRAM_ADDR[19]\, SDRAM_ADDR[19], CCD, 1
instance = comp, \Add1~1\, Add1~1, CCD, 1
instance = comp, \Selector11~0\, Selector11~0, CCD, 1
instance = comp, \SDRAM_ADDR[20]\, SDRAM_ADDR[20], CCD, 1
instance = comp, \Add1~5\, Add1~5, CCD, 1
instance = comp, \Selector10~0\, Selector10~0, CCD, 1
instance = comp, \SDRAM_ADDR[21]\, SDRAM_ADDR[21], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[39], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|pending~4\, u0|new_sdram_controller_0|pending~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~0\, u0|new_sdram_controller_0|active_rnw~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~1\, u0|new_sdram_controller_0|active_rnw~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~2\, u0|new_sdram_controller_0|active_rnw~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[21]\, u0|new_sdram_controller_0|active_addr[21], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[38], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[38], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[20]\, u0|new_sdram_controller_0|active_addr[20], CCD, 1
instance = comp, \Add6~9\, Add6~9, CCD, 1
instance = comp, \SDRAM_ADDR2[22]\, SDRAM_ADDR2[22], CCD, 1
instance = comp, \Add5~9\, Add5~9, CCD, 1
instance = comp, \SDRAM_ADDR1[22]\, SDRAM_ADDR1[22], CCD, 1
instance = comp, \Add1~9\, Add1~9, CCD, 1
instance = comp, \Selector9~0\, Selector9~0, CCD, 1
instance = comp, \SDRAM_ADDR[22]\, SDRAM_ADDR[22], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[40], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[40], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[22]\, u0|new_sdram_controller_0|active_addr[22], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~0\, u0|new_sdram_controller_0|Equal3~0, CCD, 1
instance = comp, \Add6~13\, Add6~13, CCD, 1
instance = comp, \SDRAM_ADDR2[23]\, SDRAM_ADDR2[23], CCD, 1
instance = comp, \Add5~13\, Add5~13, CCD, 1
instance = comp, \SDRAM_ADDR1[23]\, SDRAM_ADDR1[23], CCD, 1
instance = comp, \Add1~13\, Add1~13, CCD, 1
instance = comp, \Selector8~0\, Selector8~0, CCD, 1
instance = comp, \SDRAM_ADDR[23]\, SDRAM_ADDR[23], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[23]\, u0|new_sdram_controller_0|active_addr[23], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~1\, u0|new_sdram_controller_0|Equal3~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|pending~0\, u0|new_sdram_controller_0|pending~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[16]\, u0|new_sdram_controller_0|active_addr[16], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~7\, u0|new_sdram_controller_0|Equal3~7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[19]\, u0|new_sdram_controller_0|active_addr[19], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~10\, u0|new_sdram_controller_0|Equal3~10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[14]\, u0|new_sdram_controller_0|active_addr[14], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~5\, u0|new_sdram_controller_0|Equal3~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[33], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[15]\, u0|new_sdram_controller_0|active_addr[15], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~6\, u0|new_sdram_controller_0|Equal3~6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[36], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[18]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[18]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~9\, u0|new_sdram_controller_0|Equal3~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[35], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[17]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~8\, u0|new_sdram_controller_0|Equal3~8, CCD, 1
instance = comp, \u0|new_sdram_controller_0|pending~3\, u0|new_sdram_controller_0|pending~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~0\, u0|new_sdram_controller_0|Selector34~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~0\, u0|new_sdram_controller_0|Selector36~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw\, u0|new_sdram_controller_0|active_rnw, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000010\, u0|new_sdram_controller_0|m_state.000000010, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~0\, u0|new_sdram_controller_0|Selector35~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~1\, u0|new_sdram_controller_0|Selector35~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000001000\, u0|new_sdram_controller_0|m_next.000001000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~1\, u0|new_sdram_controller_0|Selector31~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.001000000\, u0|new_sdram_controller_0|m_state.001000000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|WideOr8~0\, u0|new_sdram_controller_0|WideOr8~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~2\, u0|new_sdram_controller_0|Selector29~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~0\, u0|new_sdram_controller_0|Selector29~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~3\, u0|new_sdram_controller_0|Selector29~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~5\, u0|new_sdram_controller_0|Selector29~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~6\, u0|new_sdram_controller_0|Selector29~6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~8\, u0|new_sdram_controller_0|Selector29~8, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~9\, u0|new_sdram_controller_0|Selector29~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~7\, u0|new_sdram_controller_0|Selector29~7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~10\, u0|new_sdram_controller_0|Selector29~10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~4\, u0|new_sdram_controller_0|Selector29~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~11\, u0|new_sdram_controller_0|Selector29~11, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector28~0\, u0|new_sdram_controller_0|Selector28~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000001000\, u0|new_sdram_controller_0|m_state.000001000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr~0\, u0|new_sdram_controller_0|m_addr~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~0\, u0|new_sdram_controller_0|m_count[1]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~0\, u0|new_sdram_controller_0|Selector33~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.100000000\, u0|new_sdram_controller_0|m_state.100000000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector43~0\, u0|new_sdram_controller_0|Selector43~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|f_pop\, u0|new_sdram_controller_0|f_pop, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE, CCD, 1
instance = comp, \Selector36~0\, Selector36~0, CCD, 1
instance = comp, \TVADDR2[0]~0\, TVADDR2[0]~0, CCD, 1
instance = comp, \TVADDR2[6]\, TVADDR2[6], CCD, 1
instance = comp, \TVADDR2[7]~feeder\, TVADDR2[7]~feeder, CCD, 1
instance = comp, \TVADDR2[7]\, TVADDR2[7], CCD, 1
instance = comp, \Selector36~2\, Selector36~2, CCD, 1
instance = comp, \Selector36~1\, Selector36~1, CCD, 1
instance = comp, \Selector36~3\, Selector36~3, CCD, 1
instance = comp, \TVADDR2[0]\, TVADDR2[0], CCD, 1
instance = comp, \Add2~17\, Add2~17, CCD, 1
instance = comp, \TVADDR2[1]\, TVADDR2[1], CCD, 1
instance = comp, \Add2~21\, Add2~21, CCD, 1
instance = comp, \TVADDR2[2]\, TVADDR2[2], CCD, 1
instance = comp, \Add2~25\, Add2~25, CCD, 1
instance = comp, \TVADDR2[3]\, TVADDR2[3], CCD, 1
instance = comp, \Add2~29\, Add2~29, CCD, 1
instance = comp, \TVADDR2[4]\, TVADDR2[4], CCD, 1
instance = comp, \TVADDR2[5]\, TVADDR2[5], CCD, 1
instance = comp, \TVADDR1_bin[3]\, TVADDR1_bin[3], CCD, 1
instance = comp, \Equal0~2\, Equal0~2, CCD, 1
instance = comp, \Selector6~0\, Selector6~0, CCD, 1
instance = comp, \SDRAM_WE_N~DUPLICATE\, SDRAM_WE_N~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~1\, u0|new_sdram_controller_0|Selector34~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~3\, u0|new_sdram_controller_0|m_count[2]~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]\, u0|new_sdram_controller_0|m_count[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Add3~0\, u0|new_sdram_controller_0|Add3~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]~4\, u0|new_sdram_controller_0|m_count[3]~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~12\, u0|new_sdram_controller_0|m_count[1]~12, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]~5\, u0|new_sdram_controller_0|m_count[3]~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]\, u0|new_sdram_controller_0|m_count[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~1\, u0|new_sdram_controller_0|Selector27~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~2\, u0|new_sdram_controller_0|Selector27~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~0\, u0|new_sdram_controller_0|Selector27~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~3\, u0|new_sdram_controller_0|Selector27~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000100\, u0|new_sdram_controller_0|m_state.000000100, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[3]~DUPLICATE\, u0|new_sdram_controller_0|m_count[3]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~0\, u0|new_sdram_controller_0|Selector30~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~1\, u0|new_sdram_controller_0|Selector30~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000100000\, u0|new_sdram_controller_0|m_state.000100000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~3\, u0|new_sdram_controller_0|Selector37~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~2\, u0|new_sdram_controller_0|Selector34~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~3\, u0|new_sdram_controller_0|Selector34~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~4\, u0|new_sdram_controller_0|Selector34~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000000001\, u0|new_sdram_controller_0|m_next.000000001, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~2\, u0|new_sdram_controller_0|Selector25~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~3\, u0|new_sdram_controller_0|Selector25~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~4\, u0|new_sdram_controller_0|Selector25~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000001\, u0|new_sdram_controller_0|m_state.000000001, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector2~0\, u0|new_sdram_controller_0|Selector2~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[1]\, u0|new_sdram_controller_0|i_cmd[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|always5~0\, u0|new_sdram_controller_0|always5~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector22~0\, u0|new_sdram_controller_0|Selector22~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector3~0\, u0|new_sdram_controller_0|Selector3~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[0]\, u0|new_sdram_controller_0|i_cmd[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector23~0\, u0|new_sdram_controller_0|Selector23~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector1~0\, u0|new_sdram_controller_0|Selector1~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[2]\, u0|new_sdram_controller_0|i_cmd[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector21~0\, u0|new_sdram_controller_0|Selector21~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal4~0\, u0|new_sdram_controller_0|Equal4~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[0]\, u0|new_sdram_controller_0|rd_valid[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[1]~feeder\, u0|new_sdram_controller_0|rd_valid[1]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[1]\, u0|new_sdram_controller_0|rd_valid[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[2]\, u0|new_sdram_controller_0|rd_valid[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_valid\, u0|new_sdram_controller_0|za_valid, CCD, 1
instance = comp, \RAMADDR1[1]~1\, RAMADDR1[1]~1, CCD, 1
instance = comp, \RAMADDR1[0]\, RAMADDR1[0], CCD, 1
instance = comp, \Add10~5\, Add10~5, CCD, 1
instance = comp, \RAMADDR1[1]\, RAMADDR1[1], CCD, 1
instance = comp, \Add10~9\, Add10~9, CCD, 1
instance = comp, \RAMADDR1[2]\, RAMADDR1[2], CCD, 1
instance = comp, \Add10~13\, Add10~13, CCD, 1
instance = comp, \RAMADDR1[3]\, RAMADDR1[3], CCD, 1
instance = comp, \Add10~17\, Add10~17, CCD, 1
instance = comp, \RAMADDR1[4]\, RAMADDR1[4], CCD, 1
instance = comp, \Add10~21\, Add10~21, CCD, 1
instance = comp, \RAMADDR1[5]\, RAMADDR1[5], CCD, 1
instance = comp, \Add10~25\, Add10~25, CCD, 1
instance = comp, \RAMADDR1[6]\, RAMADDR1[6], CCD, 1
instance = comp, \Add10~29\, Add10~29, CCD, 1
instance = comp, \RAMADDR1[7]\, RAMADDR1[7], CCD, 1
instance = comp, \Add10~33\, Add10~33, CCD, 1
instance = comp, \RAMADDR1[8]\, RAMADDR1[8], CCD, 1
instance = comp, \RAMADDR1GR[8]\, RAMADDR1GR[8], CCD, 1
instance = comp, \RAMADDR1GR_sync0[8]~feeder\, RAMADDR1GR_sync0[8]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[8]\, RAMADDR1GR_sync0[8], CCD, 1
instance = comp, \RAMADDR1GR_sync1[8]~feeder\, RAMADDR1GR_sync1[8]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[8]\, RAMADDR1GR_sync1[8], CCD, 1
instance = comp, \gray~2\, gray~2, CCD, 1
instance = comp, \RAMADDR1GR[5]\, RAMADDR1GR[5], CCD, 1
instance = comp, \RAMADDR1GR_sync0[5]~feeder\, RAMADDR1GR_sync0[5]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[5]\, RAMADDR1GR_sync0[5], CCD, 1
instance = comp, \RAMADDR1GR_sync1[5]~feeder\, RAMADDR1GR_sync1[5]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[5]\, RAMADDR1GR_sync1[5], CCD, 1
instance = comp, \gray~0\, gray~0, CCD, 1
instance = comp, \RAMADDR1GR[7]\, RAMADDR1GR[7], CCD, 1
instance = comp, \RAMADDR1GR_sync0[7]\, RAMADDR1GR_sync0[7], CCD, 1
instance = comp, \RAMADDR1GR_sync1[7]~feeder\, RAMADDR1GR_sync1[7]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[7]\, RAMADDR1GR_sync1[7], CCD, 1
instance = comp, \gray~1\, gray~1, CCD, 1
instance = comp, \RAMADDR1GR[6]\, RAMADDR1GR[6], CCD, 1
instance = comp, \RAMADDR1GR_sync0[6]~feeder\, RAMADDR1GR_sync0[6]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[6]\, RAMADDR1GR_sync0[6], CCD, 1
instance = comp, \RAMADDR1GR_sync1[6]~feeder\, RAMADDR1GR_sync1[6]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[6]\, RAMADDR1GR_sync1[6], CCD, 1
instance = comp, \binary~7\, binary~7, CCD, 1
instance = comp, \RAMADDR1_bin[5]\, RAMADDR1_bin[5], CCD, 1
instance = comp, \gray~3\, gray~3, CCD, 1
instance = comp, \RAMADDR1GR[4]\, RAMADDR1GR[4], CCD, 1
instance = comp, \RAMADDR1GR_sync0[4]~feeder\, RAMADDR1GR_sync0[4]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[4]\, RAMADDR1GR_sync0[4], CCD, 1
instance = comp, \RAMADDR1GR_sync1[4]~feeder\, RAMADDR1GR_sync1[4]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[4]\, RAMADDR1GR_sync1[4], CCD, 1
instance = comp, \binary~6\, binary~6, CCD, 1
instance = comp, \RAMADDR1_bin[4]\, RAMADDR1_bin[4], CCD, 1
instance = comp, \gray~4\, gray~4, CCD, 1
instance = comp, \RAMADDR1GR[3]\, RAMADDR1GR[3], CCD, 1
instance = comp, \RAMADDR1GR_sync0[3]~feeder\, RAMADDR1GR_sync0[3]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[3]\, RAMADDR1GR_sync0[3], CCD, 1
instance = comp, \RAMADDR1GR_sync1[3]\, RAMADDR1GR_sync1[3], CCD, 1
instance = comp, \binary~2\, binary~2, CCD, 1
instance = comp, \RAMADDR1_bin[3]\, RAMADDR1_bin[3], CCD, 1
instance = comp, \Equal3~2\, Equal3~2, CCD, 1
instance = comp, \gray~5\, gray~5, CCD, 1
instance = comp, \RAMADDR1GR[2]\, RAMADDR1GR[2], CCD, 1
instance = comp, \RAMADDR1GR_sync0[2]~feeder\, RAMADDR1GR_sync0[2]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[2]\, RAMADDR1GR_sync0[2], CCD, 1
instance = comp, \RAMADDR1GR_sync1[2]~feeder\, RAMADDR1GR_sync1[2]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[2]\, RAMADDR1GR_sync1[2], CCD, 1
instance = comp, \gray~6\, gray~6, CCD, 1
instance = comp, \RAMADDR1GR[1]\, RAMADDR1GR[1], CCD, 1
instance = comp, \RAMADDR1GR_sync0[1]~feeder\, RAMADDR1GR_sync0[1]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync0[1]\, RAMADDR1GR_sync0[1], CCD, 1
instance = comp, \RAMADDR1GR_sync1[1]\, RAMADDR1GR_sync1[1], CCD, 1
instance = comp, \binary~4\, binary~4, CCD, 1
instance = comp, \RAMADDR1_bin[1]\, RAMADDR1_bin[1], CCD, 1
instance = comp, \gray~7\, gray~7, CCD, 1
instance = comp, \RAMADDR1GR[0]\, RAMADDR1GR[0], CCD, 1
instance = comp, \RAMADDR1GR_sync0[0]\, RAMADDR1GR_sync0[0], CCD, 1
instance = comp, \RAMADDR1GR_sync1[0]~feeder\, RAMADDR1GR_sync1[0]~feeder, CCD, 1
instance = comp, \RAMADDR1GR_sync1[0]\, RAMADDR1GR_sync1[0], CCD, 1
instance = comp, \binary~3\, binary~3, CCD, 1
instance = comp, \RAMADDR1_bin[0]\, RAMADDR1_bin[0], CCD, 1
instance = comp, \binary~5\, binary~5, CCD, 1
instance = comp, \RAMADDR1_bin[2]\, RAMADDR1_bin[2], CCD, 1
instance = comp, \Equal3~1\, Equal3~1, CCD, 1
instance = comp, \u1|ACTVID~1\, u1|ACTVID~1, CCD, 1
instance = comp, \u1|Equal3~1\, u1|Equal3~1, CCD, 1
instance = comp, \u1|Xpos[8]~DUPLICATE\, u1|Xpos[8]~DUPLICATE, CCD, 1
instance = comp, \u1|Equal3~2\, u1|Equal3~2, CCD, 1
instance = comp, \u1|Equal2~0\, u1|Equal2~0, CCD, 1
instance = comp, \u1|ACTVID~0\, u1|ACTVID~0, CCD, 1
instance = comp, \u1|LessThan5~0\, u1|LessThan5~0, CCD, 1
instance = comp, \u1|ACTVID~2\, u1|ACTVID~2, CCD, 1
instance = comp, \u1|ACTVID\, u1|ACTVID, CCD, 1
instance = comp, \binary~1\, binary~1, CCD, 1
instance = comp, \RAMADDR1_bin[7]\, RAMADDR1_bin[7], CCD, 1
instance = comp, \binary~0\, binary~0, CCD, 1
instance = comp, \RAMADDR1_bin[6]\, RAMADDR1_bin[6], CCD, 1
instance = comp, \RAMADDR1_bin[8]\, RAMADDR1_bin[8], CCD, 1
instance = comp, \Equal3~0\, Equal3~0, CCD, 1
instance = comp, \process_3~0\, process_3~0, CCD, 1
instance = comp, \RAMADDR2~1\, RAMADDR2~1, CCD, 1
instance = comp, \RAMADDR2~0\, RAMADDR2~0, CCD, 1
instance = comp, \RAMADDR2~11\, RAMADDR2~11, CCD, 1
instance = comp, \RAMADDR2[0]\, RAMADDR2[0], CCD, 1
instance = comp, \Add11~5\, Add11~5, CCD, 1
instance = comp, \RAMADDR2[1]\, RAMADDR2[1], CCD, 1
instance = comp, \RAMADDR2[2]\, RAMADDR2[2], CCD, 1
instance = comp, \gray~22\, gray~22, CCD, 1
instance = comp, \RAMADDR2GR[1]\, RAMADDR2GR[1], CCD, 1
instance = comp, \RAMADDR2GR_sync0[1]\, RAMADDR2GR_sync0[1], CCD, 1
instance = comp, \RAMADDR2GR_sync1[1]\, RAMADDR2GR_sync1[1], CCD, 1
instance = comp, \gray~20\, gray~20, CCD, 1
instance = comp, \RAMADDR2GR[3]\, RAMADDR2GR[3], CCD, 1
instance = comp, \RAMADDR2GR_sync0[3]\, RAMADDR2GR_sync0[3], CCD, 1
instance = comp, \RAMADDR2GR_sync1[3]\, RAMADDR2GR_sync1[3], CCD, 1
instance = comp, \gray~18\, gray~18, CCD, 1
instance = comp, \RAMADDR2GR[5]\, RAMADDR2GR[5], CCD, 1
instance = comp, \RAMADDR2GR_sync0[5]~feeder\, RAMADDR2GR_sync0[5]~feeder, CCD, 1
instance = comp, \RAMADDR2GR_sync0[5]\, RAMADDR2GR_sync0[5], CCD, 1
instance = comp, \RAMADDR2GR_sync1[5]~feeder\, RAMADDR2GR_sync1[5]~feeder, CCD, 1
instance = comp, \RAMADDR2GR_sync1[5]\, RAMADDR2GR_sync1[5], CCD, 1
instance = comp, \gray~19\, gray~19, CCD, 1
instance = comp, \RAMADDR2GR[4]\, RAMADDR2GR[4], CCD, 1
instance = comp, \RAMADDR2GR_sync0[4]~feeder\, RAMADDR2GR_sync0[4]~feeder, CCD, 1
instance = comp, \RAMADDR2GR_sync0[4]\, RAMADDR2GR_sync0[4], CCD, 1
instance = comp, \RAMADDR2GR_sync1[4]\, RAMADDR2GR_sync1[4], CCD, 1
instance = comp, \binary~18\, binary~18, CCD, 1
instance = comp, \gray~21\, gray~21, CCD, 1
instance = comp, \RAMADDR2GR[2]\, RAMADDR2GR[2], CCD, 1
instance = comp, \RAMADDR2GR_sync0[2]~feeder\, RAMADDR2GR_sync0[2]~feeder, CCD, 1
instance = comp, \RAMADDR2GR_sync0[2]\, RAMADDR2GR_sync0[2], CCD, 1
instance = comp, \RAMADDR2GR_sync1[2]\, RAMADDR2GR_sync1[2], CCD, 1
instance = comp, \binary~20\, binary~20, CCD, 1
instance = comp, \RAMADDR2_bin[1]~DUPLICATE\, RAMADDR2_bin[1]~DUPLICATE, CCD, 1
instance = comp, \binary~21\, binary~21, CCD, 1
instance = comp, \RAMADDR2_bin[2]\, RAMADDR2_bin[2], CCD, 1
instance = comp, \gray~23\, gray~23, CCD, 1
instance = comp, \RAMADDR2GR[0]\, RAMADDR2GR[0], CCD, 1
instance = comp, \RAMADDR2GR_sync0[0]\, RAMADDR2GR_sync0[0], CCD, 1
instance = comp, \RAMADDR2GR_sync1[0]\, RAMADDR2GR_sync1[0], CCD, 1
instance = comp, \binary~19\, binary~19, CCD, 1
instance = comp, \RAMADDR2_bin[0]\, RAMADDR2_bin[0], CCD, 1
instance = comp, \Equal1~1\, Equal1~1, CCD, 1
instance = comp, \RAMRESTART_POINTER[8]~0\, RAMRESTART_POINTER[8]~0, CCD, 1
instance = comp, \binary~22\, binary~22, CCD, 1
instance = comp, \RAMADDR2_bin[4]~DUPLICATE\, RAMADDR2_bin[4]~DUPLICATE, CCD, 1
instance = comp, \RAMADDR2_bin[3]~feeder\, RAMADDR2_bin[3]~feeder, CCD, 1
instance = comp, \RAMADDR2_bin[3]\, RAMADDR2_bin[3], CCD, 1
instance = comp, \RAMADDR2_bin[2]~DUPLICATE\, RAMADDR2_bin[2]~DUPLICATE, CCD, 1
instance = comp, \Add8~17\, Add8~17, CCD, 1
instance = comp, \Add8~21\, Add8~21, CCD, 1
instance = comp, \Add8~25\, Add8~25, CCD, 1
instance = comp, \Add8~29\, Add8~29, CCD, 1
instance = comp, \Add8~33\, Add8~33, CCD, 1
instance = comp, \Add7~21\, Add7~21, CCD, 1
instance = comp, \Add7~25\, Add7~25, CCD, 1
instance = comp, \Add7~29\, Add7~29, CCD, 1
instance = comp, \Add7~33\, Add7~33, CCD, 1
instance = comp, \Add7~37\, Add7~37, CCD, 1
instance = comp, \Add7~1\, Add7~1, CCD, 1
instance = comp, \Add7~5\, Add7~5, CCD, 1
instance = comp, \Add7~9\, Add7~9, CCD, 1
instance = comp, \Add7~13\, Add7~13, CCD, 1
instance = comp, \Add7~17\, Add7~17, CCD, 1
instance = comp, \LessThan4~0\, LessThan4~0, CCD, 1
instance = comp, \LessThan4~1\, LessThan4~1, CCD, 1
instance = comp, \RAMRESTART_POINTER[4]\, RAMRESTART_POINTER[4], CCD, 1
instance = comp, \RAMRESTART_POINTER[3]\, RAMRESTART_POINTER[3], CCD, 1
instance = comp, \Equal2~2\, Equal2~2, CCD, 1
instance = comp, \RAMRESTART_POINTER[1]\, RAMRESTART_POINTER[1], CCD, 1
instance = comp, \RAMRESTART_POINTER[2]\, RAMRESTART_POINTER[2], CCD, 1
instance = comp, \RAMADDR2_bin[1]\, RAMADDR2_bin[1], CCD, 1
instance = comp, \RAMRESTART_POINTER[0]\, RAMRESTART_POINTER[0], CCD, 1
instance = comp, \Equal2~1\, Equal2~1, CCD, 1
instance = comp, \binary~23\, binary~23, CCD, 1
instance = comp, \RAMADDR2_bin[5]~DUPLICATE\, RAMADDR2_bin[5]~DUPLICATE, CCD, 1
instance = comp, \Add8~1\, Add8~1, CCD, 1
instance = comp, \RAMRESTART_POINTER[5]\, RAMRESTART_POINTER[5], CCD, 1
instance = comp, \Add8~5\, Add8~5, CCD, 1
instance = comp, \Add8~9\, Add8~9, CCD, 1
instance = comp, \Add8~13\, Add8~13, CCD, 1
instance = comp, \Add9~30\, Add9~30, CCD, 1
instance = comp, \Add9~26\, Add9~26, CCD, 1
instance = comp, \Add9~22\, Add9~22, CCD, 1
instance = comp, \Add9~18\, Add9~18, CCD, 1
instance = comp, \Add9~14\, Add9~14, CCD, 1
instance = comp, \Add9~10\, Add9~10, CCD, 1
instance = comp, \Add9~1\, Add9~1, CCD, 1
instance = comp, \Add9~5\, Add9~5, CCD, 1
instance = comp, \RAMRESTART_POINTER[8]\, RAMRESTART_POINTER[8], CCD, 1
instance = comp, \RAMADDR2_bin[6]~_wirecell\, RAMADDR2_bin[6]~_wirecell, CCD, 1
instance = comp, \RAMRESTART_POINTER[6]\, RAMRESTART_POINTER[6], CCD, 1
instance = comp, \RAMRESTART_POINTER[7]\, RAMRESTART_POINTER[7], CCD, 1
instance = comp, \Equal2~0\, Equal2~0, CCD, 1
instance = comp, \Equal2~3\, Equal2~3, CCD, 1
instance = comp, \Selector50~0\, Selector50~0, CCD, 1
instance = comp, \Selector70~0\, Selector70~0, CCD, 1
instance = comp, \RAMFULL_POINTER[5]~2\, RAMFULL_POINTER[5]~2, CCD, 1
instance = comp, \RAMFULL_POINTER[4]\, RAMFULL_POINTER[4], CCD, 1
instance = comp, \Add3~33\, Add3~33, CCD, 1
instance = comp, \Selector54~0\, Selector54~0, CCD, 1
instance = comp, \RAMFULL_POINTER[5]\, RAMFULL_POINTER[5], CCD, 1
instance = comp, \Add3~1\, Add3~1, CCD, 1
instance = comp, \Selector53~0\, Selector53~0, CCD, 1
instance = comp, \RAMFULL_POINTER[6]\, RAMFULL_POINTER[6], CCD, 1
instance = comp, \Add3~5\, Add3~5, CCD, 1
instance = comp, \Selector52~0\, Selector52~0, CCD, 1
instance = comp, \RAMFULL_POINTER[7]\, RAMFULL_POINTER[7], CCD, 1
instance = comp, \Add3~9\, Add3~9, CCD, 1
instance = comp, \Selector51~0\, Selector51~0, CCD, 1
instance = comp, \RAMFULL_POINTER[8]\, RAMFULL_POINTER[8], CCD, 1
instance = comp, \RAMFULL_POINTER[5]~0\, RAMFULL_POINTER[5]~0, CCD, 1
instance = comp, \RAMFULL_POINTER[5]~1\, RAMFULL_POINTER[5]~1, CCD, 1
instance = comp, \RAMFULL_POINTER[0]\, RAMFULL_POINTER[0], CCD, 1
instance = comp, \Add3~17\, Add3~17, CCD, 1
instance = comp, \Selector58~0\, Selector58~0, CCD, 1
instance = comp, \RAMFULL_POINTER[1]\, RAMFULL_POINTER[1], CCD, 1
instance = comp, \Add3~21\, Add3~21, CCD, 1
instance = comp, \Selector57~0\, Selector57~0, CCD, 1
instance = comp, \RAMFULL_POINTER[2]\, RAMFULL_POINTER[2], CCD, 1
instance = comp, \Selector56~0\, Selector56~0, CCD, 1
instance = comp, \RAMFULL_POINTER[3]\, RAMFULL_POINTER[3], CCD, 1
instance = comp, \RAMADDR2_bin[5]\, RAMADDR2_bin[5], CCD, 1
instance = comp, \RAMADDR2_bin[4]\, RAMADDR2_bin[4], CCD, 1
instance = comp, \Equal1~2\, Equal1~2, CCD, 1
instance = comp, \VGAFLAG~0\, VGAFLAG~0, CCD, 1
instance = comp, \VGAFLAG[0]\, VGAFLAG[0], CCD, 1
instance = comp, \VGAFLAG[1]~feeder\, VGAFLAG[1]~feeder, CCD, 1
instance = comp, \VGAFLAG[1]\, VGAFLAG[1], CCD, 1
instance = comp, \VGAFLAG[2]\, VGAFLAG[2], CCD, 1
instance = comp, \u1|VGA_FRAMESTART\, u1|VGA_FRAMESTART, CCD, 1
instance = comp, \VGABEGIN~0\, VGABEGIN~0, CCD, 1
instance = comp, \process_3~1\, process_3~1, CCD, 1
instance = comp, \NEXTFRAME[0]\, NEXTFRAME[0], CCD, 1
instance = comp, \NEXTFRAME[1]\, NEXTFRAME[1], CCD, 1
instance = comp, \NEXTFRAME[2]\, NEXTFRAME[2], CCD, 1
instance = comp, \Selector2~0\, Selector2~0, CCD, 1
instance = comp, \Selector2~1\, Selector2~1, CCD, 1
instance = comp, \BUFF_CTRL.ST0\, BUFF_CTRL.ST0, CCD, 1
instance = comp, \Selector3~0\, Selector3~0, CCD, 1
instance = comp, \BUFF_CTRL.ST1\, BUFF_CTRL.ST1, CCD, 1
instance = comp, \BUFF_CTRL.ST2~0\, BUFF_CTRL.ST2~0, CCD, 1
instance = comp, \BUFF_CTRL.ST2~1\, BUFF_CTRL.ST2~1, CCD, 1
instance = comp, \BUFF_CTRL.ST2\, BUFF_CTRL.ST2, CCD, 1
instance = comp, \Selector21~0\, Selector21~0, CCD, 1
instance = comp, \SDRAM_ADDR[10]\, SDRAM_ADDR[10], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[28], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[28], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[10]\, u0|new_sdram_controller_0|active_addr[10], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal2~0\, u0|new_sdram_controller_0|Equal2~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[31], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[31], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[13]\, u0|new_sdram_controller_0|active_addr[13], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~4\, u0|new_sdram_controller_0|Equal3~4, CCD, 1
instance = comp, \Add6~21\, Add6~21, CCD, 1
instance = comp, \SDRAM_ADDR2[24]\, SDRAM_ADDR2[24], CCD, 1
instance = comp, \Add5~21\, Add5~21, CCD, 1
instance = comp, \SDRAM_ADDR1[24]\, SDRAM_ADDR1[24], CCD, 1
instance = comp, \Add1~21\, Add1~21, CCD, 1
instance = comp, \Selector7~0\, Selector7~0, CCD, 1
instance = comp, \SDRAM_ADDR[24]\, SDRAM_ADDR[24], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[42], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[42], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[24]\, u0|new_sdram_controller_0|active_addr[24], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal2~1\, u0|new_sdram_controller_0|Equal2~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n~0\, u0|new_sdram_controller_0|active_cs_n~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n\, u0|new_sdram_controller_0|active_cs_n, CCD, 1
instance = comp, \u0|new_sdram_controller_0|pending~1\, u0|new_sdram_controller_0|pending~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[29], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[29], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[11]\, u0|new_sdram_controller_0|active_addr[11], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~2\, u0|new_sdram_controller_0|Equal3~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[30], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[30], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[12]\, u0|new_sdram_controller_0|active_addr[12], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Equal3~3\, u0|new_sdram_controller_0|Equal3~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|pending~2\, u0|new_sdram_controller_0|pending~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE\, u0|new_sdram_controller_0|m_state.001000000~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~1\, u0|new_sdram_controller_0|m_count[1]~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~2\, u0|new_sdram_controller_0|m_count[1]~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]~10\, u0|new_sdram_controller_0|m_count[0]~10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]~11\, u0|new_sdram_controller_0|m_count[0]~11, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]\, u0|new_sdram_controller_0|m_count[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~7\, u0|new_sdram_controller_0|m_count[2]~7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~6\, u0|new_sdram_controller_0|m_count[1]~6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]~8\, u0|new_sdram_controller_0|m_count[2]~8, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[2]\, u0|new_sdram_controller_0|m_count[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~1\, u0|new_sdram_controller_0|Selector25~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~0\, u0|new_sdram_controller_0|Selector37~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~1\, u0|new_sdram_controller_0|Selector37~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector37~2\, u0|new_sdram_controller_0|Selector37~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_next.010000000\, u0|new_sdram_controller_0|m_next.010000000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector32~0\, u0|new_sdram_controller_0|Selector32~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.010000000\, u0|new_sdram_controller_0|m_state.010000000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector40~0\, u0|new_sdram_controller_0|Selector40~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~9\, u0|new_sdram_controller_0|m_count[1]~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]~DUPLICATE\, u0|new_sdram_controller_0|m_count[1]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~0\, u0|new_sdram_controller_0|Selector25~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~1\, u0|new_sdram_controller_0|Selector29~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000010000~DUPLICATE\, u0|new_sdram_controller_0|m_next.000010000~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~1\, u0|new_sdram_controller_0|Selector36~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~2\, u0|new_sdram_controller_0|Selector36~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000010000\, u0|new_sdram_controller_0|m_next.000010000, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~12\, u0|new_sdram_controller_0|Selector29~12, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000010000~DUPLICATE\, u0|new_sdram_controller_0|m_state.000010000~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|WideOr17~0\, u0|new_sdram_controller_0|WideOr17~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]~0\, u0|new_sdram_controller_0|m_data[3]~0, CCD, 1
instance = comp, \u3|tv_buff[4][0]~feeder\, u3|tv_buff[4][0]~feeder, CCD, 1
instance = comp, \u3|tv_buff[4][0]\, u3|tv_buff[4][0], CCD, 1
instance = comp, \u3|dataout[7]~0\, u3|dataout[7]~0, CCD, 1
instance = comp, \u3|dataout[0]\, u3|dataout[0], CCD, 1
instance = comp, \Comp_Y[0]\, Comp_Y[0], CCD, 1
instance = comp, \COLOR_CTRL~7\, COLOR_CTRL~7, CCD, 1
instance = comp, \COLOR_CTRL.GETCB\, COLOR_CTRL.GETCB, CCD, 1
instance = comp, \STATE_FLAG~0\, STATE_FLAG~0, CCD, 1
instance = comp, \COLOR_CTRL~6\, COLOR_CTRL~6, CCD, 1
instance = comp, \COLOR_CTRL.GETCR\, COLOR_CTRL.GETCR, CCD, 1
instance = comp, \Comp_Cr[0]~0\, Comp_Cr[0]~0, CCD, 1
instance = comp, \Comp_Cr[0]\, Comp_Cr[0], CCD, 1
instance = comp, \u3|tv_buff[4][1]~feeder\, u3|tv_buff[4][1]~feeder, CCD, 1
instance = comp, \u3|tv_buff[4][1]\, u3|tv_buff[4][1], CCD, 1
instance = comp, \u3|dataout[1]\, u3|dataout[1], CCD, 1
instance = comp, \Comp_Cr[1]\, Comp_Cr[1], CCD, 1
instance = comp, \u3|tv_buff[4][2]\, u3|tv_buff[4][2], CCD, 1
instance = comp, \u3|dataout[2]\, u3|dataout[2], CCD, 1
instance = comp, \Comp_Cr[2]~feeder\, Comp_Cr[2]~feeder, CCD, 1
instance = comp, \Comp_Cr[2]\, Comp_Cr[2], CCD, 1
instance = comp, \u3|tv_buff[4][3]~feeder\, u3|tv_buff[4][3]~feeder, CCD, 1
instance = comp, \u3|tv_buff[4][3]\, u3|tv_buff[4][3], CCD, 1
instance = comp, \u3|dataout[3]\, u3|dataout[3], CCD, 1
instance = comp, \Comp_Cr[3]~feeder\, Comp_Cr[3]~feeder, CCD, 1
instance = comp, \Comp_Cr[3]\, Comp_Cr[3], CCD, 1
instance = comp, \u3|tv_buff[3][4]~DUPLICATE\, u3|tv_buff[3][4]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[4][4]\, u3|tv_buff[4][4], CCD, 1
instance = comp, \u3|dataout[4]\, u3|dataout[4], CCD, 1
instance = comp, \Comp_Cr[4]~feeder\, Comp_Cr[4]~feeder, CCD, 1
instance = comp, \Comp_Cr[4]\, Comp_Cr[4], CCD, 1
instance = comp, \u3|tv_buff[3][5]~DUPLICATE\, u3|tv_buff[3][5]~DUPLICATE, CCD, 1
instance = comp, \u3|tv_buff[4][5]~feeder\, u3|tv_buff[4][5]~feeder, CCD, 1
instance = comp, \u3|tv_buff[4][5]\, u3|tv_buff[4][5], CCD, 1
instance = comp, \u3|dataout[5]\, u3|dataout[5], CCD, 1
instance = comp, \Comp_Cr[5]\, Comp_Cr[5], CCD, 1
instance = comp, \u3|tv_buff[4][6]~feeder\, u3|tv_buff[4][6]~feeder, CCD, 1
instance = comp, \u3|tv_buff[4][6]\, u3|tv_buff[4][6], CCD, 1
instance = comp, \u3|dataout[6]\, u3|dataout[6], CCD, 1
instance = comp, \Comp_Cr[6]~feeder\, Comp_Cr[6]~feeder, CCD, 1
instance = comp, \Comp_Cr[6]\, Comp_Cr[6], CCD, 1
instance = comp, \u3|tv_buff[4][7]\, u3|tv_buff[4][7], CCD, 1
instance = comp, \u3|dataout[7]\, u3|dataout[7], CCD, 1
instance = comp, \Comp_Cr[7]\, Comp_Cr[7], CCD, 1
instance = comp, \u2|Mult0~8\, u2|Mult0~8, CCD, 1
instance = comp, \u2|Temp_CrR2[0]~feeder\, u2|Temp_CrR2[0]~feeder, CCD, 1
instance = comp, \u2|Temp_CrR2[0]\, u2|Temp_CrR2[0], CCD, 1
instance = comp, \u2|Add0~1\, u2|Add0~1, CCD, 1
instance = comp, \u2|Rv[0]\, u2|Rv[0], CCD, 1
instance = comp, \u2|R[0]~feeder\, u2|R[0]~feeder, CCD, 1
instance = comp, \u2|R[0]\, u2|R[0], CCD, 1
instance = comp, \TVIN1[0]\, TVIN1[0], CCD, 1
instance = comp, \Selector36~4\, Selector36~4, CCD, 1
instance = comp, \Selector36~5\, Selector36~5, CCD, 1
instance = comp, \Selector40~0\, Selector40~0, CCD, 1
instance = comp, \Selector39~0\, Selector39~0, CCD, 1
instance = comp, \Selector38~0\, Selector38~0, CCD, 1
instance = comp, \Selector37~0\, Selector37~0, CCD, 1
instance = comp, \Selector36~6\, Selector36~6, CCD, 1
instance = comp, \Selector35~0\, Selector35~0, CCD, 1
instance = comp, \Selector34~0\, Selector34~0, CCD, 1
instance = comp, \Selector33~0\, Selector33~0, CCD, 1
instance = comp, \Selector32~0\, Selector32~0, CCD, 1
instance = comp, \u2|Temp_CrR2[1]~feeder\, u2|Temp_CrR2[1]~feeder, CCD, 1
instance = comp, \u2|Temp_CrR2[1]\, u2|Temp_CrR2[1], CCD, 1
instance = comp, \Comp_Y[1]~feeder\, Comp_Y[1]~feeder, CCD, 1
instance = comp, \Comp_Y[1]\, Comp_Y[1], CCD, 1
instance = comp, \u2|Add0~5\, u2|Add0~5, CCD, 1
instance = comp, \u2|Rv[1]\, u2|Rv[1], CCD, 1
instance = comp, \u2|R[1]\, u2|R[1], CCD, 1
instance = comp, \TVIN1[1]\, TVIN1[1], CCD, 1
instance = comp, \Comp_Y[2]~feeder\, Comp_Y[2]~feeder, CCD, 1
instance = comp, \Comp_Y[2]\, Comp_Y[2], CCD, 1
instance = comp, \u2|Temp_CrR2[2]~feeder\, u2|Temp_CrR2[2]~feeder, CCD, 1
instance = comp, \u2|Temp_CrR2[2]\, u2|Temp_CrR2[2], CCD, 1
instance = comp, \u2|Add0~9\, u2|Add0~9, CCD, 1
instance = comp, \u2|Rv[2]\, u2|Rv[2], CCD, 1
instance = comp, \u2|R[2]~feeder\, u2|R[2]~feeder, CCD, 1
instance = comp, \u2|R[2]\, u2|R[2], CCD, 1
instance = comp, \TVIN1[2]\, TVIN1[2], CCD, 1
instance = comp, \Comp_Y[3]~feeder\, Comp_Y[3]~feeder, CCD, 1
instance = comp, \Comp_Y[3]\, Comp_Y[3], CCD, 1
instance = comp, \u2|Temp_CrR2[3]~feeder\, u2|Temp_CrR2[3]~feeder, CCD, 1
instance = comp, \u2|Temp_CrR2[3]\, u2|Temp_CrR2[3], CCD, 1
instance = comp, \u2|Add0~13\, u2|Add0~13, CCD, 1
instance = comp, \u2|Rv[3]\, u2|Rv[3], CCD, 1
instance = comp, \u2|R[3]~feeder\, u2|R[3]~feeder, CCD, 1
instance = comp, \u2|R[3]\, u2|R[3], CCD, 1
instance = comp, \TVIN1[3]~feeder\, TVIN1[3]~feeder, CCD, 1
instance = comp, \TVIN1[3]\, TVIN1[3], CCD, 1
instance = comp, \u2|Temp_CrR2[4]~feeder\, u2|Temp_CrR2[4]~feeder, CCD, 1
instance = comp, \u2|Temp_CrR2[4]\, u2|Temp_CrR2[4], CCD, 1
instance = comp, \Comp_Y[4]\, Comp_Y[4], CCD, 1
instance = comp, \u2|Add0~17\, u2|Add0~17, CCD, 1
instance = comp, \u2|Rv[4]\, u2|Rv[4], CCD, 1
instance = comp, \u2|R[4]~feeder\, u2|R[4]~feeder, CCD, 1
instance = comp, \u2|R[4]\, u2|R[4], CCD, 1
instance = comp, \TVIN1[4]\, TVIN1[4], CCD, 1
instance = comp, \Comp_Y[5]\, Comp_Y[5], CCD, 1
instance = comp, \u2|Add0~21\, u2|Add0~21, CCD, 1
instance = comp, \u2|Rv[5]\, u2|Rv[5], CCD, 1
instance = comp, \u2|R[5]~feeder\, u2|R[5]~feeder, CCD, 1
instance = comp, \u2|R[5]\, u2|R[5], CCD, 1
instance = comp, \TVIN1[5]\, TVIN1[5], CCD, 1
instance = comp, \Comp_Y[6]~feeder\, Comp_Y[6]~feeder, CCD, 1
instance = comp, \Comp_Y[6]\, Comp_Y[6], CCD, 1
instance = comp, \u2|Add0~25\, u2|Add0~25, CCD, 1
instance = comp, \u2|Rv[6]\, u2|Rv[6], CCD, 1
instance = comp, \u2|R[6]~feeder\, u2|R[6]~feeder, CCD, 1
instance = comp, \u2|R[6]\, u2|R[6], CCD, 1
instance = comp, \TVIN1[6]\, TVIN1[6], CCD, 1
instance = comp, \Comp_Y[7]~feeder\, Comp_Y[7]~feeder, CCD, 1
instance = comp, \Comp_Y[7]\, Comp_Y[7], CCD, 1
instance = comp, \u2|Add0~29\, u2|Add0~29, CCD, 1
instance = comp, \u2|Rv[7]\, u2|Rv[7], CCD, 1
instance = comp, \u2|R[7]\, u2|R[7], CCD, 1
instance = comp, \TVIN1[7]\, TVIN1[7], CCD, 1
instance = comp, \u5|ram_rtl_0|auto_generated|ram_block1a0\, u5|ram_rtl_0|auto_generated|ram_block1a0, CCD, 1
instance = comp, \SDRAM_WRITEDATA[0]~feeder\, SDRAM_WRITEDATA[0]~feeder, CCD, 1
instance = comp, \SDRAM_WRITEDATA[0]\, SDRAM_WRITEDATA[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[0]\, u0|new_sdram_controller_0|active_data[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[0]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector118~0\, u0|new_sdram_controller_0|Selector118~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]\, u0|new_sdram_controller_0|m_data[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe\, u0|new_sdram_controller_0|oe, CCD, 1
instance = comp, \SDRAM_WRITEDATA[1]\, SDRAM_WRITEDATA[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[1]\, u0|new_sdram_controller_0|active_data[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[1]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector117~0\, u0|new_sdram_controller_0|Selector117~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]\, u0|new_sdram_controller_0|m_data[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_1\, u0|new_sdram_controller_0|oe~_Duplicate_1, CCD, 1
instance = comp, \SDRAM_WRITEDATA[2]\, SDRAM_WRITEDATA[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[2]\, u0|new_sdram_controller_0|active_data[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[2]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector116~0\, u0|new_sdram_controller_0|Selector116~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]\, u0|new_sdram_controller_0|m_data[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_2\, u0|new_sdram_controller_0|oe~_Duplicate_2, CCD, 1
instance = comp, \SDRAM_WRITEDATA[3]~feeder\, SDRAM_WRITEDATA[3]~feeder, CCD, 1
instance = comp, \SDRAM_WRITEDATA[3]\, SDRAM_WRITEDATA[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[3]\, u0|new_sdram_controller_0|active_data[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[3]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector115~0\, u0|new_sdram_controller_0|Selector115~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]\, u0|new_sdram_controller_0|m_data[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_3\, u0|new_sdram_controller_0|oe~_Duplicate_3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[4]~_Duplicate_1, CCD, 1
instance = comp, \SDRAM_WRITEDATA[4]~feeder\, SDRAM_WRITEDATA[4]~feeder, CCD, 1
instance = comp, \SDRAM_WRITEDATA[4]\, SDRAM_WRITEDATA[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[4]\, u0|new_sdram_controller_0|active_data[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector114~0\, u0|new_sdram_controller_0|Selector114~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]\, u0|new_sdram_controller_0|m_data[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_4\, u0|new_sdram_controller_0|oe~_Duplicate_4, CCD, 1
instance = comp, \SDRAM_WRITEDATA[5]~feeder\, SDRAM_WRITEDATA[5]~feeder, CCD, 1
instance = comp, \SDRAM_WRITEDATA[5]\, SDRAM_WRITEDATA[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[5]\, u0|new_sdram_controller_0|active_data[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[5]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector113~0\, u0|new_sdram_controller_0|Selector113~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]\, u0|new_sdram_controller_0|m_data[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_5\, u0|new_sdram_controller_0|oe~_Duplicate_5, CCD, 1
instance = comp, \SDRAM_WRITEDATA[6]\, SDRAM_WRITEDATA[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[6]\, u0|new_sdram_controller_0|active_data[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[6]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector112~0\, u0|new_sdram_controller_0|Selector112~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]\, u0|new_sdram_controller_0|m_data[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_6\, u0|new_sdram_controller_0|oe~_Duplicate_6, CCD, 1
instance = comp, \SDRAM_WRITEDATA[7]~feeder\, SDRAM_WRITEDATA[7]~feeder, CCD, 1
instance = comp, \SDRAM_WRITEDATA[7]\, SDRAM_WRITEDATA[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_data[7]\, u0|new_sdram_controller_0|active_data[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[7]~_Duplicate_1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector111~0\, u0|new_sdram_controller_0|Selector111~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]\, u0|new_sdram_controller_0|m_data[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_7\, u0|new_sdram_controller_0|oe~_Duplicate_7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_8\, u0|new_sdram_controller_0|oe~_Duplicate_8, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_9\, u0|new_sdram_controller_0|oe~_Duplicate_9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_10\, u0|new_sdram_controller_0|oe~_Duplicate_10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_11\, u0|new_sdram_controller_0|oe~_Duplicate_11, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_12\, u0|new_sdram_controller_0|oe~_Duplicate_12, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_13\, u0|new_sdram_controller_0|oe~_Duplicate_13, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_14\, u0|new_sdram_controller_0|oe~_Duplicate_14, CCD, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_15\, u0|new_sdram_controller_0|oe~_Duplicate_15, CCD, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, CCD, 1
instance = comp, \u1|Xpos[7]~DUPLICATE\, u1|Xpos[7]~DUPLICATE, CCD, 1
instance = comp, \u1|LessThan6~0\, u1|LessThan6~0, CCD, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[0]\, u0|new_sdram_controller_0|za_data[0], CCD, 1
instance = comp, \RAMIN1[0]~feeder\, RAMIN1[0]~feeder, CCD, 1
instance = comp, \RAMIN1[0]\, RAMIN1[0], CCD, 1
instance = comp, \RAMADDR2~2\, RAMADDR2~2, CCD, 1
instance = comp, \RAMADDR2~3\, RAMADDR2~3, CCD, 1
instance = comp, \RAMADDR2~4\, RAMADDR2~4, CCD, 1
instance = comp, \RAMADDR2~5\, RAMADDR2~5, CCD, 1
instance = comp, \RAMADDR2~6\, RAMADDR2~6, CCD, 1
instance = comp, \RAMADDR2~7\, RAMADDR2~7, CCD, 1
instance = comp, \RAMADDR2~8\, RAMADDR2~8, CCD, 1
instance = comp, \RAMADDR2~9\, RAMADDR2~9, CCD, 1
instance = comp, \RAMADDR2~10\, RAMADDR2~10, CCD, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[1]\, u0|new_sdram_controller_0|za_data[1], CCD, 1
instance = comp, \RAMIN1[1]~feeder\, RAMIN1[1]~feeder, CCD, 1
instance = comp, \RAMIN1[1]\, RAMIN1[1], CCD, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[2]\, u0|new_sdram_controller_0|za_data[2], CCD, 1
instance = comp, \RAMIN1[2]~feeder\, RAMIN1[2]~feeder, CCD, 1
instance = comp, \RAMIN1[2]\, RAMIN1[2], CCD, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[3]\, u0|new_sdram_controller_0|za_data[3], CCD, 1
instance = comp, \RAMIN1[3]\, RAMIN1[3], CCD, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[4]\, u0|new_sdram_controller_0|za_data[4], CCD, 1
instance = comp, \RAMIN1[4]~feeder\, RAMIN1[4]~feeder, CCD, 1
instance = comp, \RAMIN1[4]\, RAMIN1[4], CCD, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[5]\, u0|new_sdram_controller_0|za_data[5], CCD, 1
instance = comp, \RAMIN1[5]~feeder\, RAMIN1[5]~feeder, CCD, 1
instance = comp, \RAMIN1[5]\, RAMIN1[5], CCD, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[6]\, u0|new_sdram_controller_0|za_data[6], CCD, 1
instance = comp, \RAMIN1[6]~feeder\, RAMIN1[6]~feeder, CCD, 1
instance = comp, \RAMIN1[6]\, RAMIN1[6], CCD, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, CCD, 1
instance = comp, \u0|new_sdram_controller_0|za_data[7]\, u0|new_sdram_controller_0|za_data[7], CCD, 1
instance = comp, \RAMIN1[7]~feeder\, RAMIN1[7]~feeder, CCD, 1
instance = comp, \RAMIN1[7]\, RAMIN1[7], CCD, 1
instance = comp, \u4|ram_rtl_0|auto_generated|ram_block1a0\, u4|ram_rtl_0|auto_generated|ram_block1a0, CCD, 1
instance = comp, \RED[7]~0\, RED[7]~0, CCD, 1
instance = comp, \RED[0]\, RED[0], CCD, 1
instance = comp, \u1|Ypos[2]~DUPLICATE\, u1|Ypos[2]~DUPLICATE, CCD, 1
instance = comp, \u1|Ypos[1]~DUPLICATE\, u1|Ypos[1]~DUPLICATE, CCD, 1
instance = comp, \u1|Ypos[0]~DUPLICATE\, u1|Ypos[0]~DUPLICATE, CCD, 1
instance = comp, \u1|Ypos[5]~DUPLICATE\, u1|Ypos[5]~DUPLICATE, CCD, 1
instance = comp, \u1|process_0~0\, u1|process_0~0, CCD, 1
instance = comp, \u1|process_0~1\, u1|process_0~1, CCD, 1
instance = comp, \u1|B_OUT~0\, u1|B_OUT~0, CCD, 1
instance = comp, \u1|B_OUT[0]\, u1|B_OUT[0], CCD, 1
instance = comp, \RED[1]\, RED[1], CCD, 1
instance = comp, \u1|B_OUT~1\, u1|B_OUT~1, CCD, 1
instance = comp, \u1|B_OUT[1]~feeder\, u1|B_OUT[1]~feeder, CCD, 1
instance = comp, \u1|B_OUT[1]\, u1|B_OUT[1], CCD, 1
instance = comp, \RED[2]~feeder\, RED[2]~feeder, CCD, 1
instance = comp, \RED[2]\, RED[2], CCD, 1
instance = comp, \u1|B_OUT~2\, u1|B_OUT~2, CCD, 1
instance = comp, \u1|B_OUT[2]~feeder\, u1|B_OUT[2]~feeder, CCD, 1
instance = comp, \u1|B_OUT[2]\, u1|B_OUT[2], CCD, 1
instance = comp, \RED[3]~feeder\, RED[3]~feeder, CCD, 1
instance = comp, \RED[3]\, RED[3], CCD, 1
instance = comp, \u1|B_OUT~3\, u1|B_OUT~3, CCD, 1
instance = comp, \u1|B_OUT[3]~feeder\, u1|B_OUT[3]~feeder, CCD, 1
instance = comp, \u1|B_OUT[3]\, u1|B_OUT[3], CCD, 1
instance = comp, \RED[4]\, RED[4], CCD, 1
instance = comp, \u1|B_OUT~4\, u1|B_OUT~4, CCD, 1
instance = comp, \u1|B_OUT[4]~feeder\, u1|B_OUT[4]~feeder, CCD, 1
instance = comp, \u1|B_OUT[4]\, u1|B_OUT[4], CCD, 1
instance = comp, \RED[5]\, RED[5], CCD, 1
instance = comp, \u1|B_OUT~5\, u1|B_OUT~5, CCD, 1
instance = comp, \u1|B_OUT[5]~feeder\, u1|B_OUT[5]~feeder, CCD, 1
instance = comp, \u1|B_OUT[5]\, u1|B_OUT[5], CCD, 1
instance = comp, \RED[6]~feeder\, RED[6]~feeder, CCD, 1
instance = comp, \RED[6]\, RED[6], CCD, 1
instance = comp, \u1|B_OUT~6\, u1|B_OUT~6, CCD, 1
instance = comp, \u1|B_OUT[6]~feeder\, u1|B_OUT[6]~feeder, CCD, 1
instance = comp, \u1|B_OUT[6]\, u1|B_OUT[6], CCD, 1
instance = comp, \RED[7]\, RED[7], CCD, 1
instance = comp, \u1|B_OUT~7\, u1|B_OUT~7, CCD, 1
instance = comp, \u1|B_OUT[7]~feeder\, u1|B_OUT[7]~feeder, CCD, 1
instance = comp, \u1|B_OUT[7]\, u1|B_OUT[7], CCD, 1
instance = comp, \u1|G_OUT[0]\, u1|G_OUT[0], CCD, 1
instance = comp, \u1|G_OUT[1]~feeder\, u1|G_OUT[1]~feeder, CCD, 1
instance = comp, \u1|G_OUT[1]\, u1|G_OUT[1], CCD, 1
instance = comp, \u1|G_OUT[2]~feeder\, u1|G_OUT[2]~feeder, CCD, 1
instance = comp, \u1|G_OUT[2]\, u1|G_OUT[2], CCD, 1
instance = comp, \u1|G_OUT[3]~feeder\, u1|G_OUT[3]~feeder, CCD, 1
instance = comp, \u1|G_OUT[3]\, u1|G_OUT[3], CCD, 1
instance = comp, \u1|G_OUT[4]~feeder\, u1|G_OUT[4]~feeder, CCD, 1
instance = comp, \u1|G_OUT[4]\, u1|G_OUT[4], CCD, 1
instance = comp, \u1|G_OUT[5]~feeder\, u1|G_OUT[5]~feeder, CCD, 1
instance = comp, \u1|G_OUT[5]\, u1|G_OUT[5], CCD, 1
instance = comp, \u1|G_OUT[6]~feeder\, u1|G_OUT[6]~feeder, CCD, 1
instance = comp, \u1|G_OUT[6]\, u1|G_OUT[6], CCD, 1
instance = comp, \u1|G_OUT[7]~feeder\, u1|G_OUT[7]~feeder, CCD, 1
instance = comp, \u1|G_OUT[7]\, u1|G_OUT[7], CCD, 1
instance = comp, \u1|R_OUT[0]\, u1|R_OUT[0], CCD, 1
instance = comp, \u1|R_OUT[1]~feeder\, u1|R_OUT[1]~feeder, CCD, 1
instance = comp, \u1|R_OUT[1]\, u1|R_OUT[1], CCD, 1
instance = comp, \u1|R_OUT[2]\, u1|R_OUT[2], CCD, 1
instance = comp, \u1|R_OUT[3]\, u1|R_OUT[3], CCD, 1
instance = comp, \u1|R_OUT[4]\, u1|R_OUT[4], CCD, 1
instance = comp, \u1|R_OUT[5]\, u1|R_OUT[5], CCD, 1
instance = comp, \u1|R_OUT[6]\, u1|R_OUT[6], CCD, 1
instance = comp, \u1|R_OUT[7]\, u1|R_OUT[7], CCD, 1
instance = comp, \u1|process_0~2\, u1|process_0~2, CCD, 1
instance = comp, \u1|process_0~3\, u1|process_0~3, CCD, 1
instance = comp, \u1|VGAHS\, u1|VGAHS, CCD, 1
instance = comp, \u1|process_0~4\, u1|process_0~4, CCD, 1
instance = comp, \u1|VGAVS\, u1|VGAVS, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_addr[12]\, u0|new_sdram_controller_0|i_addr[12], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[18], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[18], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[0]\, u0|new_sdram_controller_0|active_addr[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[1]~1\, u0|new_sdram_controller_0|m_addr[1]~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector100~0\, u0|new_sdram_controller_0|Selector100~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[1]~2\, u0|new_sdram_controller_0|m_addr[1]~2, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[0]\, u0|new_sdram_controller_0|m_addr[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[19], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[1]\, u0|new_sdram_controller_0|active_addr[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector99~0\, u0|new_sdram_controller_0|Selector99~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[1]\, u0|new_sdram_controller_0|m_addr[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[20], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[20], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[2]\, u0|new_sdram_controller_0|active_addr[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[13]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector98~0\, u0|new_sdram_controller_0|Selector98~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[2]\, u0|new_sdram_controller_0|m_addr[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[21], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[21], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[3]\, u0|new_sdram_controller_0|active_addr[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector97~0\, u0|new_sdram_controller_0|Selector97~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[3]\, u0|new_sdram_controller_0|m_addr[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[4]\, u0|new_sdram_controller_0|active_addr[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~0\, u0|new_sdram_controller_0|Selector96~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~1\, u0|new_sdram_controller_0|Selector96~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[4]\, u0|new_sdram_controller_0|m_addr[4], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[5]~feeder\, u0|new_sdram_controller_0|active_addr[5]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[5]\, u0|new_sdram_controller_0|active_addr[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector95~0\, u0|new_sdram_controller_0|Selector95~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[5]\, u0|new_sdram_controller_0|m_addr[5], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[24], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[6]\, u0|new_sdram_controller_0|active_addr[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[17]\, u0|new_sdram_controller_0|active_addr[17], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector94~0\, u0|new_sdram_controller_0|Selector94~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[6]\, u0|new_sdram_controller_0|m_addr[6], CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[18]\, u0|new_sdram_controller_0|active_addr[18], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[25], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[7]\, u0|new_sdram_controller_0|active_addr[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector93~0\, u0|new_sdram_controller_0|Selector93~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[7]\, u0|new_sdram_controller_0|m_addr[7], CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[19]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[19]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[26], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[8]\, u0|new_sdram_controller_0|active_addr[8], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector92~0\, u0|new_sdram_controller_0|Selector92~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[8]\, u0|new_sdram_controller_0|m_addr[8], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[27], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[27], CCD, 1
instance = comp, \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11\, u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11, CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[9]\, u0|new_sdram_controller_0|active_addr[9], CCD, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE\, u0|new_sdram_controller_0|active_addr[20]~DUPLICATE, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector91~0\, u0|new_sdram_controller_0|Selector91~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]\, u0|new_sdram_controller_0|m_addr[9], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector90~0\, u0|new_sdram_controller_0|Selector90~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[10]\, u0|new_sdram_controller_0|m_addr[10], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector89~0\, u0|new_sdram_controller_0|Selector89~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[11]\, u0|new_sdram_controller_0|m_addr[11], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector88~0\, u0|new_sdram_controller_0|Selector88~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[12]\, u0|new_sdram_controller_0|m_addr[12], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector102~0\, u0|new_sdram_controller_0|Selector102~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|WideOr16~0\, u0|new_sdram_controller_0|WideOr16~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[0]\, u0|new_sdram_controller_0|m_bank[0], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector101~0\, u0|new_sdram_controller_0|Selector101~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[1]\, u0|new_sdram_controller_0|m_bank[1], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]\, u0|new_sdram_controller_0|m_cmd[1], CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, CCD, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector20~0\, u0|new_sdram_controller_0|Selector20~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector0~0\, u0|new_sdram_controller_0|Selector0~0, CCD, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[3]\, u0|new_sdram_controller_0|i_cmd[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|Selector20~1\, u0|new_sdram_controller_0|Selector20~1, CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[3]\, u0|new_sdram_controller_0|m_cmd[3], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]\, u0|new_sdram_controller_0|m_cmd[2], CCD, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]\, u0|new_sdram_controller_0|m_cmd[0], CCD, 1
instance = comp, \SW[0]~input\, SW[0]~input, CCD, 1
instance = comp, \SW[1]~input\, SW[1]~input, CCD, 1
instance = comp, \SW[2]~input\, SW[2]~input, CCD, 1
instance = comp, \SW[3]~input\, SW[3]~input, CCD, 1
instance = comp, \SW[4]~input\, SW[4]~input, CCD, 1
instance = comp, \SW[5]~input\, SW[5]~input, CCD, 1
instance = comp, \SW[6]~input\, SW[6]~input, CCD, 1
instance = comp, \SW[7]~input\, SW[7]~input, CCD, 1
instance = comp, \SW[8]~input\, SW[8]~input, CCD, 1
instance = comp, \SW[9]~input\, SW[9]~input, CCD, 1
instance = comp, \TD_HS~input\, TD_HS~input, CCD, 1
instance = comp, \TD_VS~input\, TD_VS~input, CCD, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, CCD, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, CCD, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, CCD, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, CCD, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, CCD, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, CCD, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, CCD, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, CCD, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, CCD, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, CCD, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CCD, 1
