\hypertarget{group__PMU__17XX__40XX}{\section{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}
\label{group__PMU__17XX__40XX}\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T}
\begin{DoxyCompactList}\small\item\em L\-P\-C17xx\-\_\-40xx Power Management Unit register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G}~(1 $<$$<$ 10)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G}~(1 $<$$<$ 11)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R} \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}
\begin{DoxyCompactList}\small\item\em L\-P\-C17xx\-\_\-40xx low power mode type definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R} \{ \hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P} = 0, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N}
 \}
\begin{DoxyCompactList}\small\item\em L\-P\-C17xx\-\_\-40xx low power mode type definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State} (\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$p\-P\-M\-U)
\begin{DoxyCompactList}\small\item\em Enter M\-C\-U Sleep mode. \end{DoxyCompactList}\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State} (\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$p\-P\-M\-U)
\begin{DoxyCompactList}\small\item\em Enter M\-C\-U Deep Sleep mode. \end{DoxyCompactList}\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}{Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State} (\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$p\-P\-M\-U)
\begin{DoxyCompactList}\small\item\em Enter M\-C\-U Power down mode. \end{DoxyCompactList}\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State} (\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$p\-P\-M\-U)
\begin{DoxyCompactList}\small\item\em Enter M\-C\-U Deep Power down mode. \end{DoxyCompactList}\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep} (\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$p\-P\-M\-U, \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T} Sleep\-Mode)
\begin{DoxyCompactList}\small\item\em Place the M\-C\-U in a low power state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-D\-R\-P\-M\-\_\-\-F\-L\-A\-G~(1 $<$$<$ 2)}}\label{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}
\hypertarget{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-G\-D\-\_\-\-F\-L\-A\-G~(1 $<$$<$ 3)}}\label{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}
\hypertarget{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-B\-O\-R\-D\-\_\-\-F\-L\-A\-G~(1 $<$$<$ 4)}}\label{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}
\hypertarget{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-P\-D\-F\-L\-A\-G~(1 $<$$<$ 11)}}\label{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}
Deep power-\/down flag \hypertarget{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-D\-S\-F\-L\-A\-G~(1 $<$$<$ 9)}}\label{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}
Deep Sleep mode flag \hypertarget{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-D\-F\-L\-A\-G~(1 $<$$<$ 10)}}\label{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}
Power-\/down flag \hypertarget{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M0\-\_\-\-F\-L\-A\-G~(1 $<$$<$ 0)}}\label{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}
P\-M\-U P\-C\-O\-N register bit fields \& masks \hypertarget{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-P\-M1\-\_\-\-F\-L\-A\-G~(1 $<$$<$ 1)}}\label{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}
\hypertarget{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G}}
\index{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G@{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\-M\-U\-\_\-\-P\-C\-O\-N\-\_\-\-S\-M\-F\-L\-A\-G~(1 $<$$<$ 8)}}\label{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}
Sleep mode flag 

\subsection{Typedef Documentation}
\hypertarget{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T@{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}}
\index{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T@{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R}  {\bf C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}}}\label{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}


L\-P\-C17xx\-\_\-40xx low power mode type definitions. 



\subsection{Enumeration Type Documentation}
\hypertarget{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R@{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R}}
\index{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R@{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R}}}\label{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}


L\-P\-C17xx\-\_\-40xx low power mode type definitions. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P}!C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P}}\item[{\em 
\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-S\-L\-E\-E\-P}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}
}]Sleep mode \index{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P}!C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P}}\item[{\em 
\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-S\-L\-E\-E\-P}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}
}]Deep Sleep mode \index{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N}!C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N}}\item[{\em 
\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-P\-O\-W\-E\-R\-\_\-\-D\-O\-W\-N}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}
}]Power down mode \index{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N}!C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N@{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N}}\item[{\em 
\hypertarget{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}{P\-M\-U\-\_\-\-M\-C\-U\-\_\-\-D\-E\-E\-P\-\_\-\-P\-W\-R\-D\-O\-W\-N}\label{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}
}]Deep power down mode \end{description}
\end{Desc}


\subsection{Function Documentation}
\hypertarget{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State}}
\index{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Power\-Down\-State (
\begin{DoxyParamCaption}
\item[{{\bf L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$}]{p\-P\-M\-U}
\end{DoxyParamCaption}
)}}\label{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}


Enter M\-C\-U Deep Power down mode. 


\begin{DoxyParams}{Parameters}
{\em p\-P\-M\-U} & \-: Pointer to P\-M\-U register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
For maximal power savings, the entire system is shut down except for the general purpose registers in the P\-M\-U and the self wake-\/up timer. Only the general purpose registers in the P\-M\-U maintain their internal states. The part can wake up on a pulse on the W\-A\-K\-E\-U\-P pin or when the self wake-\/up timer times out. On wake-\/up, the part reboots. 
\end{DoxyNote}
\hypertarget{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State}}
\index{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} Chip\-\_\-\-P\-M\-U\-\_\-\-Deep\-Sleep\-State (
\begin{DoxyParamCaption}
\item[{{\bf L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$}]{p\-P\-M\-U}
\end{DoxyParamCaption}
)}}\label{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}


Enter M\-C\-U Deep Sleep mode. 


\begin{DoxyParams}{Parameters}
{\em p\-P\-M\-U} & \-: Pointer to P\-M\-U register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
In Deep-\/sleep mode, the peripherals receive no internal clocks. The flash is in stand-\/by mode. The S\-R\-A\-M memory and all peripheral registers as well as the processor maintain their internal states. The W\-W\-D\-T, W\-K\-T, and B\-O\-D can remain active to wake up the system on an interrupt. 
\end{DoxyNote}
\hypertarget{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State}}
\index{Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} Chip\-\_\-\-P\-M\-U\-\_\-\-Power\-Down\-State (
\begin{DoxyParamCaption}
\item[{{\bf L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$}]{p\-P\-M\-U}
\end{DoxyParamCaption}
)}}\label{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}


Enter M\-C\-U Power down mode. 


\begin{DoxyParams}{Parameters}
{\em p\-P\-M\-U} & \-: Pointer to P\-M\-U register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
In Power-\/down mode, the peripherals receive no internal clocks. The internal S\-R\-A\-M memory and all peripheral registers as well as the processor maintain their internal states. The flash memory is powered down. The W\-W\-D\-T, W\-K\-T, and B\-O\-D can remain active to wake up the system on an interrupt. 
\end{DoxyNote}
\hypertarget{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep@{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep}}
\index{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep@{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep (
\begin{DoxyParamCaption}
\item[{{\bf L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$}]{p\-P\-M\-U, }
\item[{{\bf C\-H\-I\-P\-\_\-\-P\-M\-U\-\_\-\-M\-C\-U\-P\-O\-W\-E\-R\-\_\-\-T}}]{Sleep\-Mode}
\end{DoxyParamCaption}
)}}\label{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}


Place the M\-C\-U in a low power state. 


\begin{DoxyParams}{Parameters}
{\em p\-P\-M\-U} & \-: Pointer to P\-M\-U register block \\
\hline
{\em Sleep\-Mode} & \-: Sleep mode \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\hypertarget{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}{\index{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}!Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State}}
\index{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State@{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State}!CHIP: LPC17xx_40xx PMU driver@{C\-H\-I\-P\-: L\-P\-C17xx\-\_\-40xx P\-M\-U driver}}
\subsubsection[{Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} Chip\-\_\-\-P\-M\-U\-\_\-\-Sleep\-State (
\begin{DoxyParamCaption}
\item[{{\bf L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} $\ast$}]{p\-P\-M\-U}
\end{DoxyParamCaption}
)}}\label{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}


Enter M\-C\-U Sleep mode. 


\begin{DoxyParams}{Parameters}
{\em p\-P\-M\-U} & \-: Pointer to P\-M\-U register block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The sleep mode affects the A\-R\-M Cortex-\/\-M0+ core only. Peripherals and memories are active. 
\end{DoxyNote}
