{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582690090280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582690090285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 23:08:09 2020 " "Processing started: Tue Feb 25 23:08:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582690090285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582690090285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_HEX_FPGA -c LED_HEX_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_HEX_FPGA -c LED_HEX_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582690090286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1582690092611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094346 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094439 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094732 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094770 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582690094785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094787 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_switch_pio " "Found entity 1: soc_system_switch_pio" {  } { { "soc_system/synthesis/submodules/soc_system_switch_pio.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/SEG7_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/SEG7_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "soc_system/synthesis/submodules/SEG7_IF.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690094993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690094993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_HEX_FPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LED_HEX_FPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_HEX_FPGA-Behaviour " "Found design unit 1: LED_HEX_FPGA-Behaviour" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095501 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_HEX_FPGA " "Found entity 1: LED_HEX_FPGA" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690095501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690095501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690095504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_HEX_FPGA " "Elaborating entity \"LED_HEX_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582690095958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex5_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex5_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095966 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex4_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex4_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095966 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex3_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex3_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095966 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex2_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095967 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex1_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095967 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex0_tmp LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hex0_tmp\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095967 "|LED_HEX_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hps_0_h2f_reset_reset_n LED_HEX_FPGA.vhd(98) " "Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object \"hps_0_h2f_reset_reset_n\" assigned a value but never read" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690095967 "|LED_HEX_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "LED_HEX_FPGA.vhd" "u0" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690095976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps_0" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690095997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690096058 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096058 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096062 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1582690096080 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096084 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1582690096101 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096101 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1582690096101 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096101 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690096106 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582690096106 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096109 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096119 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096119 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096119 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582690096119 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690096496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096497 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582690096497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/student2/ypzou/coe838/lab3/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582690096628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582690096628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/usr/local/Quartus14.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582690096882 "|LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF soc_system:u0\|SEG7_IF:seg7_if_0 " "Elaborating entity \"SEG7_IF\" for hierarchy \"soc_system:u0\|SEG7_IF:seg7_if_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "seg7_if_0" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.vhd" "led_pio" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_switch_pio soc_system:u0\|soc_system_switch_pio:switch_pio " "Elaborating entity \"soc_system_switch_pio\" for hierarchy \"soc_system:u0\|soc_system_switch_pio:switch_pio\"" {  } { { "soc_system/synthesis/soc_system.vhd" "switch_pio" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_0" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "seg7_if_0_avalon_slave_translator" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690096990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "seg7_if_0_avalon_slave_agent" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "seg7_if_0_avalon_slave_agent_rsp_fifo" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "seg7_if_0_avalon_slave_agent_rdata_fifo" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "seg7_if_0_avalon_slave_burst_adapter" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582690097416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1582690109669 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690112983 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1582690112983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690113567 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1582690115508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690116235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student2/ypzou/coe838/lab3/output_files/LED_HEX_FPGA.map.smsg " "Generated suppressed messages file /home/student2/ypzou/coe838/lab3/output_files/LED_HEX_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1582690118641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582690120587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582690120587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1935 " "Implemented 1935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582690121874 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582690121874 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "54 " "Implemented 54 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1582690121874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1136 " "Implemented 1136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582690121874 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1582690121874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582690121874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582690122145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 23:08:42 2020 " "Processing ended: Tue Feb 25 23:08:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582690122145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582690122145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582690122145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582690122145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582690132261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582690132263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 23:08:49 2020 " "Processing started: Tue Feb 25 23:08:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582690132263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582690132263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED_HEX_FPGA -c LED_HEX_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LED_HEX_FPGA -c LED_HEX_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582690132264 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582690132705 ""}
{ "Info" "0" "" "Project  = LED_HEX_FPGA" {  } {  } 0 0 "Project  = LED_HEX_FPGA" 0 0 "Fitter" 0 0 1582690132708 ""}
{ "Info" "0" "" "Revision = LED_HEX_FPGA" {  } {  } 0 0 "Revision = LED_HEX_FPGA" 0 0 "Fitter" 0 0 1582690132708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1582690133239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED_HEX_FPGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"LED_HEX_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582690133387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582690133493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582690133493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582690136096 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582690136597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 167 " "No exact pin location assignment(s) for 15 pins of 167 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1582690137671 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "E29 2.5 V HPS_DDR3_BA\[0\] " "Pin E29 does not support I/O standard 2.5 V for HPS_DDR3_BA\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137698 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "J24 2.5 V HPS_DDR3_BA\[1\] " "Pin J24 does not support I/O standard 2.5 V for HPS_DDR3_BA\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "J23 2.5 V HPS_DDR3_BA\[2\] " "Pin J23 does not support I/O standard 2.5 V for HPS_DDR3_BA\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 288 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "L29 2.5 V HPS_DDR3_CKE " "Pin L29 does not support I/O standard 2.5 V for HPS_DDR3_CKE" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 15 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K28 2.5 V HPS_DDR3_DM\[0\] " "Pin K28 does not support I/O standard 2.5 V for HPS_DDR3_DM\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 349 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M28 2.5 V HPS_DDR3_DM\[1\] " "Pin M28 does not support I/O standard 2.5 V for HPS_DDR3_DM\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "R28 2.5 V HPS_DDR3_DM\[2\] " "Pin R28 does not support I/O standard 2.5 V for HPS_DDR3_DM\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "W30 2.5 V HPS_DDR3_DM\[3\] " "Pin W30 does not support I/O standard 2.5 V for HPS_DDR3_DM\[3\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "H28 2.5 V HPS_DDR3_ODT " "Pin H28 does not support I/O standard 2.5 V for HPS_DDR3_ODT" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 24 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ODT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K23 2.5 V HPS_DDR3_DQ\[0\] " "Pin K23 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K22 2.5 V HPS_DDR3_DQ\[1\] " "Pin K22 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137699 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "H30 2.5 V HPS_DDR3_DQ\[2\] " "Pin H30 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "G28 2.5 V HPS_DDR3_DQ\[3\] " "Pin G28 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[3\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "L25 2.5 V HPS_DDR3_DQ\[4\] " "Pin L25 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[4\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "L24 2.5 V HPS_DDR3_DQ\[5\] " "Pin L24 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[5\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "J30 2.5 V HPS_DDR3_DQ\[6\] " "Pin J30 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[6\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "J29 2.5 V HPS_DDR3_DQ\[7\] " "Pin J29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[7\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K26 2.5 V HPS_DDR3_DQ\[8\] " "Pin K26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[8\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "L26 2.5 V HPS_DDR3_DQ\[9\] " "Pin L26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[9\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K29 2.5 V HPS_DDR3_DQ\[10\] " "Pin K29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[10\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "K27 2.5 V HPS_DDR3_DQ\[11\] " "Pin K27 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[11\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137700 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M26 2.5 V HPS_DDR3_DQ\[12\] " "Pin M26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[12\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M27 2.5 V HPS_DDR3_DQ\[13\] " "Pin M27 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[13\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "L28 2.5 V HPS_DDR3_DQ\[14\] " "Pin L28 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[14\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M30 2.5 V HPS_DDR3_DQ\[15\] " "Pin M30 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[15\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "U26 2.5 V HPS_DDR3_DQ\[16\] " "Pin U26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[16\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "T26 2.5 V HPS_DDR3_DQ\[17\] " "Pin T26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[17\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "N29 2.5 V HPS_DDR3_DQ\[18\] " "Pin N29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[18\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 331 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "N28 2.5 V HPS_DDR3_DQ\[19\] " "Pin N28 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[19\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 332 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P26 2.5 V HPS_DDR3_DQ\[20\] " "Pin P26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[20\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 333 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P27 2.5 V HPS_DDR3_DQ\[21\] " "Pin P27 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[21\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 334 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "N27 2.5 V HPS_DDR3_DQ\[22\] " "Pin N27 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[22\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 335 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "R29 2.5 V HPS_DDR3_DQ\[23\] " "Pin R29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[23\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 336 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137701 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P24 2.5 V HPS_DDR3_DQ\[24\] " "Pin P24 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[24\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 337 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P25 2.5 V HPS_DDR3_DQ\[25\] " "Pin P25 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[25\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 338 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "T29 2.5 V HPS_DDR3_DQ\[26\] " "Pin T29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[26\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 339 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "T28 2.5 V HPS_DDR3_DQ\[27\] " "Pin T28 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[27\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 340 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "R27 2.5 V HPS_DDR3_DQ\[28\] " "Pin R27 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[28\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 341 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "R26 2.5 V HPS_DDR3_DQ\[29\] " "Pin R26 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[29\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 342 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "V30 2.5 V HPS_DDR3_DQ\[30\] " "Pin V30 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[30\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 343 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "W29 2.5 V HPS_DDR3_DQ\[31\] " "Pin W29 does not support I/O standard 2.5 V for HPS_DDR3_DQ\[31\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "D27 2.5 V HPS_DDR3_RZQ " "Pin D27 does not support I/O standard 2.5 V for HPS_DDR3_RZQ" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 11 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 416 9684 10422 0}  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_BA\[0\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_BA\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_BA\[1\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_BA\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_BA\[2\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_BA\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 288 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_CKE " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_CKE" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 15 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DM\[0\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DM\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 349 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DM\[1\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DM\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DM\[2\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DM\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137702 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DM\[3\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DM\[3\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 23 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_ODT " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_ODT" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 24 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ODT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[0\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[0\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[1\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[1\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[2\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[2\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[3\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[3\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[4\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[4\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[5\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[5\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[6\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[6\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[7\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[7\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[8\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[8\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[9\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[9\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[10\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[10\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[11\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[11\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[12\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[12\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137703 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[13\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[13\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[14\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[14\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_DQ\[15\] " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[15\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[16\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[16\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[17\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[17\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[18\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[18\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 331 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[19\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[19\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 332 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[20\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[20\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 333 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[21\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[21\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 334 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[22\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[22\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 335 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[23\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[23\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 336 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[24\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[24\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 337 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[25\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[25\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 338 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[26\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[26\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 339 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[27\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[27\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 340 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[28\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[28\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 341 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137704 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[29\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[29\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 342 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137705 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[30\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[30\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 343 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137705 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V HPS_DDR3_DQ\[31\] " "I/O bank 6B does not support I/O standard 2.5 V for pin HPS_DDR3_DQ\[31\]" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137705 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V HPS_DDR3_RZQ " "I/O bank 6A does not support I/O standard 2.5 V for pin HPS_DDR3_RZQ" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 11 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 416 9684 10422 0}  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1582690137705 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582690137708 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582690143230 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 297 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 298 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 299 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 300 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 301 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 302 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 303 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 304 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 331 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 332 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 333 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 334 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 335 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 336 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 337 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 338 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 339 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 340 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 341 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 342 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 343 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the 2.5 V I/O standard" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/Quartus14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "LED_HEX_FPGA.vhd" "" { Text "/home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd" 21 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ypzou/coe838/lab3/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1582690143278 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1582690143278 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1582690143287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 85 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 85 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582690145060 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 25 23:09:05 2020 " "Processing ended: Tue Feb 25 23:09:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582690145060 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582690145060 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582690145060 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582690145060 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 87 s 85 s " "Quartus II Full Compilation was unsuccessful. 87 errors, 85 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582690146089 ""}
