

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Mon Jun 26 11:08:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |                |   Latency (cycles)   |   Iteration  |  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |     max    |    Latency   |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |- main_loop     |     9447|  1708099999|  9448 ~ 34162|          -|          -|  0 ~ 50000|        no|
        | + k_outer      |     6659|        6779|   1332 ~ 1356|          -|          -|          5|        no|
        |  ++ k_middle   |       35|          59|        6 ~ 10|          -|          -|          6|        no|
        | + y_new_outer  |       42|          42|             8|          7|          1|          6|       yes|
        | + err_outer    |       43|          43|             9|          7|          1|          6|       yes|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 8
  * Pipeline-1: initiation interval (II) = 7, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 2
  Pipeline-0 : II = 7, D = 8, States = { 31 32 33 34 35 36 37 38 }
  Pipeline-1 : II = 7, D = 9, States = { 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 57 12 
12 --> 13 20 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 26 29 
29 --> 30 
30 --> 25 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 31 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 42 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 12 58 65 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 67 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min"   --->   Operation 68 'read' 'h_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max"   --->   Operation 69 'read' 'h_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol"   --->   Operation 70 'read' 'atol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 71 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 72 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 73 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 74 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Q_V_5_loc = alloca i64 1"   --->   Operation 75 'alloca' 'Q_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_21_loc = alloca i64 1"   --->   Operation 76 'alloca' 'p_Val2_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc = alloca i64 1"   --->   Operation 77 'alloca' 'sum_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:113]   --->   Operation 78 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:116]   --->   Operation 79 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:117]   --->   Operation 80 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:156]   --->   Operation 81 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:194]   --->   Operation 82 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %yy_read, i32 4, i32 63" [src/runge_kutta_45.cpp:119]   --->   Operation 83 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %tt_read, i32 4, i32 63" [src/runge_kutta_45.cpp:122]   --->   Operation 84 'partselect' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 73.0>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i60 %trunc_ln3" [src/runge_kutta_45.cpp:119]   --->   Operation 85 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln119" [src/runge_kutta_45.cpp:119]   --->   Operation 86 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [7/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i60 %trunc_ln122_1" [src/runge_kutta_45.cpp:122]   --->   Operation 88 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln122" [src/runge_kutta_45.cpp:122]   --->   Operation 89 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [7/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 90 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 73.0>
ST_3 : Operation 91 [6/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 92 [6/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 92 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 73.0>
ST_4 : Operation 93 [5/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [5/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 94 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 73.0>
ST_5 : Operation 95 [4/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 96 [4/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 96 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 73.0>
ST_6 : Operation 97 [3/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 98 [3/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 98 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 73.0>
ST_7 : Operation 99 [2/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [2/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 100 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 73.0>
ST_8 : Operation 101 [1/1] (17.4ns)   --->   "%mu_loc_V = call i85 @ap_fixed_base, i64 %mu_read"   --->   Operation 101 'call' 'mu_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 102 [1/1] (17.4ns)   --->   "%atol_loc_V = call i85 @ap_fixed_base, i64 %atol_read"   --->   Operation 102 'call' 'atol_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (17.4ns)   --->   "%tf_loc_V = call i85 @ap_fixed_base, i64 %tf_read"   --->   Operation 103 'call' 'tf_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [1/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 105 [1/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 105 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 73.0>
ST_9 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln3, i85 %yy_loc_V" [src/runge_kutta_45.cpp:119]   --->   Operation 106 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 107 [1/1] (73.0ns)   --->   "%T_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:122]   --->   Operation 107 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i128 %T_BUS_addr_read" [src/runge_kutta_45.cpp:122]   --->   Operation 108 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln3, i85 %yy_loc_V" [src/runge_kutta_45.cpp:119]   --->   Operation 109 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 22.0>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/runge_kutta_45.cpp:73]   --->   Operation 110 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 2048, void @empty_12, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_33, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_32, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specresourcelimit_ln75 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24" [src/runge_kutta_45.cpp:75]   --->   Operation 144 'specresourcelimit' 'specresourcelimit_ln75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%specresourcelimit_ln76 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function4, void @empty_24" [src/runge_kutta_45.cpp:76]   --->   Operation 145 'specresourcelimit' 'specresourcelimit_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %h_max_read"   --->   Operation 146 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 147 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 148 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 149 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 150 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 151 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 152 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_30"   --->   Operation 153 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 154 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.94ns)   --->   "%man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 155 'select' 'man_V_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 156 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 157 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 55"   --->   Operation 158 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4041"   --->   Operation 159 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 55, i12 %F2"   --->   Operation 160 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 161 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 55"   --->   Operation 162 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln618 = sext i54 %man_V_9"   --->   Operation 163 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 164 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 85"   --->   Operation 165 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 166 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 167 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621"   --->   Operation 168 'ashr' 'h_max_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 169 'bitselect' 'h_max_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%select_ln115 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:115]   --->   Operation 170 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 171 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%h_max_loc_3 = shl i85 %sext_ln618, i85 %zext_ln639"   --->   Operation 172 'shl' 'h_max_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 173 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 174 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln115"   --->   Operation 175 'select' 'h_max_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 176 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 177 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 178 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 179 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4"   --->   Operation 180 'select' 'h_max_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln115 = sext i54 %h_max_loc_5" [src/runge_kutta_45.cpp:115]   --->   Operation 181 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 182 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 183 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 184 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_6 = select i1 %and_ln638, i85 %h_max_loc_3, i85 %sext_ln115"   --->   Operation 185 'select' 'h_max_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_slt  i12 %F2, i12 55"   --->   Operation 186 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 187 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638"   --->   Operation 188 'and' 'and_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1"   --->   Operation 189 'or' 'or_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_max_loc_7 = select i1 %or_ln638, i85 0, i85 %h_max_loc_6"   --->   Operation 190 'select' 'h_max_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h_min_read"   --->   Operation 191 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 192 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 193 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 194 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 195 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 196 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_32 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 197 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_32"   --->   Operation 198 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 199 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.94ns)   --->   "%man_V_10 = select i1 %p_Result_31, i54 %man_V_6, i54 %zext_ln604_1"   --->   Operation 200 'select' 'man_V_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 201 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 202 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 55"   --->   Operation 203 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4041"   --->   Operation 204 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 55, i12 %F2_1"   --->   Operation 205 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 206 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 55"   --->   Operation 207 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln618_1 = sext i54 %man_V_10"   --->   Operation 208 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 209 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 85"   --->   Operation 210 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln621_1 = sext i12 %sh_amt_1"   --->   Operation 211 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%zext_ln621_1 = zext i32 %sext_ln621_1"   --->   Operation 212 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1"   --->   Operation 213 'ashr' 'h_min_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 214 'bitselect' 'h_min_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%select_ln115_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:115]   --->   Operation 215 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%zext_ln639_1 = zext i32 %sext_ln621_1"   --->   Operation 216 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%h_min_loc_3 = shl i85 %sext_ln618_1, i85 %zext_ln639_1"   --->   Operation 217 'shl' 'h_min_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 218 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 219 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln115_1"   --->   Operation 220 'select' 'h_min_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 221 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 222 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 223 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 224 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4"   --->   Operation 225 'select' 'h_min_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln115_1 = sext i54 %h_min_loc_5" [src/runge_kutta_45.cpp:115]   --->   Operation 226 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 227 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%xor_ln616_1 = xor i1 %or_ln616_1, i1 1"   --->   Operation 228 'xor' 'xor_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1"   --->   Operation 229 'and' 'and_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_6 = select i1 %and_ln638_2, i85 %h_min_loc_3, i85 %sext_ln115_1"   --->   Operation 230 'select' 'h_min_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 55"   --->   Operation 231 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1"   --->   Operation 232 'xor' 'xor_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1"   --->   Operation 233 'and' 'and_ln638_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3"   --->   Operation 234 'or' 'or_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_min_loc_7 = select i1 %or_ln638_1, i85 0, i85 %h_min_loc_6"   --->   Operation 235 'select' 'h_min_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %h0_read"   --->   Operation 236 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 237 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 238 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 239 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 240 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 241 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 242 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_34"   --->   Operation 243 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 244 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_33, i54 %man_V_7, i54 %zext_ln604_2"   --->   Operation 245 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 246 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 247 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 55"   --->   Operation 248 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4041"   --->   Operation 249 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 55, i12 %F2_2"   --->   Operation 250 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 251 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 55"   --->   Operation 252 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln618_2 = sext i54 %man_V"   --->   Operation 253 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 254 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 85"   --->   Operation 255 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln621_2 = sext i12 %sh_amt_2"   --->   Operation 256 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%zext_ln621_2 = zext i32 %sext_ln621_2"   --->   Operation 257 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 258 'ashr' 'h_loc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 259 'bitselect' 'h_loc_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%select_ln623 = select i1 %h_loc_3, i85 38685626227668133590597631, i85 0"   --->   Operation 260 'select' 'select_ln623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%zext_ln639_2 = zext i32 %sext_ln621_2"   --->   Operation 261 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%h_loc_4 = shl i85 %sext_ln618_2, i85 %zext_ln639_2"   --->   Operation 262 'shl' 'h_loc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 263 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 264 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 265 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 266 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 267 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 268 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 269 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%xor_ln616_2 = xor i1 %or_ln616_2, i1 1"   --->   Operation 270 'xor' 'xor_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2"   --->   Operation 271 'and' 'and_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 55"   --->   Operation 272 'icmp' 'icmp_ln616_5' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1"   --->   Operation 273 'xor' 'xor_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2"   --->   Operation 274 'and' 'and_ln638_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5"   --->   Operation 275 'or' 'or_ln638_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%select_ln638 = select i1 %or_ln638_2, i85 0, i85 %h_loc_4"   --->   Operation 276 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4"   --->   Operation 277 'or' 'or_ln638_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V"   --->   Operation 278 'select' 'select_ln638_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln638 = sext i54 %select_ln638_1"   --->   Operation 279 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2"   --->   Operation 280 'or' 'or_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_2 = select i1 %or_ln638_3, i85 %select_ln638, i85 %sext_ln638"   --->   Operation 281 'select' 'select_ln638_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4"   --->   Operation 282 'or' 'or_ln638_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_loc_5 = select i1 %or_ln638_5, i85 %select_ln638_2, i85 %select_ln623"   --->   Operation 283 'select' 'h_loc_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i64 %trunc_ln122" [src/runge_kutta_45.cpp:122]   --->   Operation 284 'bitcast' 'bitcast_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (17.4ns)   --->   "%ref_tmp = call i85 @ap_fixed_base, i64 %bitcast_ln122"   --->   Operation 285 'call' 'ref_tmp' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:122]   --->   Operation 286 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln122 = store i85 %ref_tmp, i12 %tt_loc_V_addr" [src/runge_kutta_45.cpp:122]   --->   Operation 287 'store' 'store_ln122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i85 %tf_loc_V"   --->   Operation 288 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%c_V_addr_2 = getelementptr i85 %c_V, i64 0, i64 0"   --->   Operation 289 'getelementptr' 'c_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%c_V_addr_3 = getelementptr i85 %c_V, i64 0, i64 1"   --->   Operation 290 'getelementptr' 'c_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%c_V_addr_4 = getelementptr i85 %c_V, i64 0, i64 2"   --->   Operation 291 'getelementptr' 'c_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%c_V_addr_5 = getelementptr i85 %c_V, i64 0, i64 3"   --->   Operation 292 'getelementptr' 'c_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%c_V_addr_6 = getelementptr i85 %c_V, i64 0, i64 4"   --->   Operation 293 'getelementptr' 'c_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%c_V_addr_7 = getelementptr i85 %c_V, i64 0, i64 5"   --->   Operation 294 'getelementptr' 'c_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i177 %e_V, i64 0, i64 0"   --->   Operation 295 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i177 %e_V, i64 0, i64 1"   --->   Operation 296 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i177 %e_V, i64 0, i64 2"   --->   Operation 297 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i177 %e_V, i64 0, i64 3"   --->   Operation 298 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i177 %e_V, i64 0, i64 4"   --->   Operation 299 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i177 %e_V, i64 0, i64 5"   --->   Operation 300 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%conv_i602 = sext i85 %atol_loc_V"   --->   Operation 301 'sext' 'conv_i602' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (3.00ns)   --->   "%icmp_ln1696_2 = icmp_slt  i85 %ref_tmp, i85 %tf_loc_V"   --->   Operation 302 'icmp' 'icmp_ln1696_2' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (1.58ns)   --->   "%br_ln129 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader" [src/runge_kutta_45.cpp:129]   --->   Operation 303 'br' 'br_ln129' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln116 = br void %while.body" [src/runge_kutta_45.cpp:116]   --->   Operation 304 'br' 'br_ln116' <Predicate = (icmp_ln1696_2)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%lhs_V32 = phi i85 %lhs_V, void %update_h, i85 %ref_tmp, void %while.body.preheader"   --->   Operation 305 'phi' 'lhs_V32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%sub_ln85931 = phi i15 %sub_ln859, void %update_h, i15 0, void %while.body.preheader"   --->   Operation 306 'phi' 'sub_ln85931' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%tk_prev30 = phi i32 %tk_prev, void %update_h, i32 0, void %while.body.preheader"   --->   Operation 307 'phi' 'tk_prev30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%tk_next29 = phi i32 %tk_next, void %update_h, i32 0, void %while.body.preheader"   --->   Operation 308 'phi' 'tk_next29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%cycles27 = phi i32 %cycles, void %update_h, i32 0, void %while.body.preheader"   --->   Operation 309 'phi' 'cycles27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%flag_loc_V24 = phi i1 %flag_loc_V, void %update_h, i1 1, void %while.body.preheader"   --->   Operation 310 'phi' 'flag_loc_V24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%h_loc_1423 = phi i85 %h_loc_8, void %update_h, i85 %h_loc_5, void %while.body.preheader"   --->   Operation 311 'phi' 'h_loc_1423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1696 = trunc i32 %tk_prev30"   --->   Operation 312 'trunc' 'trunc_ln1696' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50000, i64 25000" [src/runge_kutta_45.cpp:130]   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:132]   --->   Operation 314 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (2.47ns)   --->   "%icmp_ln132 = icmp_eq  i32 %tk_prev30, i32 4095" [src/runge_kutta_45.cpp:132]   --->   Operation 315 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (2.47ns)   --->   "%icmp_ln132_1 = icmp_ne  i32 %tk_next29, i32 0" [src/runge_kutta_45.cpp:132]   --->   Operation 316 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.97ns)   --->   "%and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln132_1" [src/runge_kutta_45.cpp:132]   --->   Operation 317 'and' 'and_ln132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132, void %if.else, void %axi_write_yy" [src/runge_kutta_45.cpp:132]   --->   Operation 318 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (2.47ns)   --->   "%icmp_ln148 = icmp_ult  i32 %tk_prev30, i32 4095" [src/runge_kutta_45.cpp:148]   --->   Operation 319 'icmp' 'icmp_ln148' <Predicate = (!and_ln132)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (2.55ns)   --->   "%add_ln149 = add i32 %tk_prev30, i32 1" [src/runge_kutta_45.cpp:149]   --->   Operation 320 'add' 'add_ln149' <Predicate = (!and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln148, i32 %add_ln149, i32 %tk_next29" [src/runge_kutta_45.cpp:148]   --->   Operation 321 'select' 'tk_next_1' <Predicate = (!and_ln132)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 322 'br' 'br_ln0' <Predicate = (!and_ln132)> <Delay = 1.58>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %cycles27" [src/runge_kutta_45.cpp:134]   --->   Operation 323 'trunc' 'trunc_ln134' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln135 = shl i32 %cycles27, i32 15" [src/runge_kutta_45.cpp:135]   --->   Operation 324 'shl' 'shl_ln135' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln135_1 = shl i32 %cycles27, i32 13" [src/runge_kutta_45.cpp:135]   --->   Operation 325 'shl' 'shl_ln135_1' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln135, i32 %shl_ln135_1" [src/runge_kutta_45.cpp:135]   --->   Operation 326 'sub' 'y_gap_1' <Predicate = (and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:137]   --->   Operation 327 'bitconcatenate' 'shl_ln3' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:137]   --->   Operation 328 'zext' 'zext_ln137' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (3.52ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %yy_read" [src/runge_kutta_45.cpp:137]   --->   Operation 329 'add' 'add_ln137' <Predicate = (and_ln132)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln137, i32 4, i32 63" [src/runge_kutta_45.cpp:137]   --->   Operation 330 'partselect' 'trunc_ln8' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %trunc_ln134, i15 0" [src/runge_kutta_45.cpp:140]   --->   Operation 331 'bitconcatenate' 'shl_ln5' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i35 %shl_ln5" [src/runge_kutta_45.cpp:140]   --->   Operation 332 'zext' 'zext_ln140' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (3.52ns)   --->   "%add_ln140 = add i64 %zext_ln140, i64 %tt_read" [src/runge_kutta_45.cpp:140]   --->   Operation 333 'add' 'add_ln140' <Predicate = (and_ln132)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln140, i32 4, i32 63" [src/runge_kutta_45.cpp:140]   --->   Operation 334 'partselect' 'trunc_ln' <Predicate = (and_ln132)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 73.0>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i60 %trunc_ln8" [src/runge_kutta_45.cpp:137]   --->   Operation 335 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%X_BUS_addr_1 = getelementptr i128 %X_BUS, i64 %sext_ln137" [src/runge_kutta_45.cpp:137]   --->   Operation 336 'getelementptr' 'X_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (73.0ns)   --->   "%empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_1, i32 12288" [src/runge_kutta_45.cpp:137]   --->   Operation 337 'writereq' 'empty_61' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i60 %trunc_ln" [src/runge_kutta_45.cpp:140]   --->   Operation 338 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i128 %T_BUS, i64 %sext_ln140" [src/runge_kutta_45.cpp:140]   --->   Operation 339 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (73.0ns)   --->   "%empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %T_BUS_addr_1, i32 2048" [src/runge_kutta_45.cpp:140]   --->   Operation 340 'writereq' 'empty_63' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 341 [2/2] (0.00ns)   --->   "%call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln8, i85 %yy_loc_V" [src/runge_kutta_45.cpp:137]   --->   Operation 341 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 342 [2/2] (0.00ns)   --->   "%call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln, i85 %tt_loc_V" [src/runge_kutta_45.cpp:140]   --->   Operation 342 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln8, i85 %yy_loc_V" [src/runge_kutta_45.cpp:137]   --->   Operation 343 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 344 [1/2] (0.00ns)   --->   "%call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln, i85 %tt_loc_V" [src/runge_kutta_45.cpp:140]   --->   Operation 344 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 73.0>
ST_16 : Operation 345 [5/5] (73.0ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 345 'writeresp' 'empty_62' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 346 [5/5] (73.0ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 346 'writeresp' 'empty_64' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 73.0>
ST_17 : Operation 347 [4/5] (73.0ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 347 'writeresp' 'empty_62' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 348 [4/5] (73.0ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 348 'writeresp' 'empty_64' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 73.0>
ST_18 : Operation 349 [3/5] (73.0ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 349 'writeresp' 'empty_62' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 350 [3/5] (73.0ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 350 'writeresp' 'empty_64' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 73.0>
ST_19 : Operation 351 [2/5] (73.0ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 351 'writeresp' 'empty_62' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 352 [2/5] (73.0ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 352 'writeresp' 'empty_64' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 73.0>
ST_20 : Operation 353 [1/5] (73.0ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 353 'writeresp' 'empty_62' <Predicate = (and_ln132)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 354 [1/5] (73.0ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 354 'writeresp' 'empty_64' <Predicate = (and_ln132)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 355 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles27, i32 1" [src/runge_kutta_45.cpp:145]   --->   Operation 355 'add' 'cycles_1' <Predicate = (and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [1/1] (1.58ns)   --->   "%br_ln147 = br void %if.end154" [src/runge_kutta_45.cpp:147]   --->   Operation 356 'br' 'br_ln147' <Predicate = (and_ln132)> <Delay = 1.58>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %lhs_V32"   --->   Operation 357 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i85 %h_loc_1423"   --->   Operation 358 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (4.12ns)   --->   "%ret_V = add i86 %sext_ln859, i86 %sext_ln859_2"   --->   Operation 359 'add' 'ret_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 360 [1/1] (3.01ns)   --->   "%icmp_ln1695 = icmp_sgt  i86 %ret_V, i86 %lhs_V_1"   --->   Operation 360 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 3.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (4.12ns)   --->   "%h_loc = sub i85 %tf_loc_V, i85 %lhs_V32"   --->   Operation 361 'sub' 'h_loc' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/1] (1.05ns)   --->   "%h_loc_7 = select i1 %icmp_ln1695, i85 %h_loc, i85 %h_loc_1423" [src/runge_kutta_45.cpp:152]   --->   Operation 362 'select' 'h_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_2"   --->   Operation 363 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_20 : Operation 364 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_3"   --->   Operation 364 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.31>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%cycles = phi i32 %cycles_1, void %axi_write_yy, i32 %cycles27, void %if.else"   --->   Operation 365 'phi' 'cycles' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %cycles" [src/runge_kutta_45.cpp:125]   --->   Operation 366 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_4"   --->   Operation 367 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_21 : Operation 368 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_5"   --->   Operation 368 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 2.31>
ST_22 : Operation 369 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_6"   --->   Operation 369 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_22 : Operation 370 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_7"   --->   Operation 370 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 23 <SV = 22> <Delay = 1.94>
ST_23 : Operation 371 [2/2] (1.94ns)   --->   "%call_ln158 = call void @ode_fpga, i85 %k_V, i3 0, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:158]   --->   Operation 371 'call' 'call_ln158' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%tk_next = phi i32 0, void %axi_write_yy, i32 %tk_next_1, void %if.else"   --->   Operation 372 'phi' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:125]   --->   Operation 373 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:125]   --->   Operation 374 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 375 [1/2] (0.00ns)   --->   "%call_ln158 = call void @ode_fpga, i85 %k_V, i3 0, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:158]   --->   Operation 375 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%ref_tmp1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %h_loc_7, i55 0" [src/runge_kutta_45.cpp:152]   --->   Operation 376 'bitconcatenate' 'ref_tmp1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i140 %ref_tmp1" [src/runge_kutta_45.cpp:160]   --->   Operation 377 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 378 [1/1] (1.58ns)   --->   "%br_ln160 = br void %k_middle.split" [src/runge_kutta_45.cpp:160]   --->   Operation 378 'br' 'br_ln160' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 1.78>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%i_814 = phi i3 1, void %if.end154, i3 %i, void %for.inc215"   --->   Operation 379 'phi' 'i_814' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 380 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i3 %i_814" [src/runge_kutta_45.cpp:170]   --->   Operation 381 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_814, i2 0" [src/runge_kutta_45.cpp:170]   --->   Operation 382 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (1.78ns)   --->   "%add_ln170 = add i5 %tmp_s, i5 %zext_ln170" [src/runge_kutta_45.cpp:170]   --->   Operation 383 'add' 'add_ln170' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/runge_kutta_45.cpp:160]   --->   Operation 384 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (1.58ns)   --->   "%br_ln162 = br void %for.body184.split" [src/runge_kutta_45.cpp:162]   --->   Operation 385 'br' 'br_ln162' <Predicate = true> <Delay = 1.58>

State 26 <SV = 25> <Delay = 6.74>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%n_113 = phi i3 0, void %k_middle.split, i3 %n, void %for.body184.split"   --->   Operation 386 'phi' 'n_113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (1.65ns)   --->   "%n = add i3 %n_113, i3 1" [src/runge_kutta_45.cpp:162]   --->   Operation 387 'add' 'n' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 388 [2/2] (6.74ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln170, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:160]   --->   Operation 388 'call' 'call_ln160' <Predicate = true> <Delay = 6.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.71>
ST_27 : Operation 389 [1/2] (2.71ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln170, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:160]   --->   Operation 389 'call' 'call_ln160' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 51.6>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 390 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:163]   --->   Operation 391 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/runge_kutta_45.cpp:165]   --->   Operation 392 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc_load = load i177 %sum_V_1_0_loc"   --->   Operation 393 'load' 'sum_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (49.2ns)   --->   "%op_V_2 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_1_0_loc_load" [src/runge_kutta_45.cpp:173]   --->   Operation 394 'call' 'op_V_2' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_2, i32 55, i32 139"   --->   Operation 395 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i3 %n_113" [src/runge_kutta_45.cpp:162]   --->   Operation 396 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr i85 %c_V, i64 0, i64 %zext_ln162" [src/runge_kutta_45.cpp:173]   --->   Operation 397 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (2.31ns)   --->   "%store_ln173 = store i85 %trunc_ln864_1, i3 %c_V_addr_1" [src/runge_kutta_45.cpp:173]   --->   Operation 398 'store' 'store_ln173' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_28 : Operation 399 [1/1] (1.13ns)   --->   "%icmp_ln162 = icmp_eq  i3 %n_113, i3 5" [src/runge_kutta_45.cpp:162]   --->   Operation 399 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %for.body184.split, void %for.inc215" [src/runge_kutta_45.cpp:162]   --->   Operation 400 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.78>
ST_29 : Operation 401 [2/2] (1.94ns)   --->   "%call_ln176 = call void @ode_fpga, i85 %k_V, i3 %i_814, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:176]   --->   Operation 401 'call' 'call_ln176' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 402 [1/1] (1.65ns)   --->   "%i = add i3 %i_814, i3 1" [src/runge_kutta_45.cpp:160]   --->   Operation 402 'add' 'i' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (1.13ns)   --->   "%icmp_ln160 = icmp_eq  i3 %i, i3 6" [src/runge_kutta_45.cpp:160]   --->   Operation 403 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.58>
ST_30 : Operation 404 [1/2] (0.00ns)   --->   "%call_ln176 = call void @ode_fpga, i85 %k_V, i3 %i_814, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:176]   --->   Operation 404 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %k_middle.split, void %for.body222.split.preheader" [src/runge_kutta_45.cpp:160]   --->   Operation 405 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body222.split"   --->   Operation 406 'br' 'br_ln0' <Predicate = (icmp_ln160)> <Delay = 1.58>

State 31 <SV = 30> <Delay = 4.98>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%n12 = phi i3 %n_3, void %for.body222.split, i3 0, void %for.body222.split.preheader"   --->   Operation 407 'phi' 'n12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %n12" [src/runge_kutta_45.cpp:180]   --->   Operation 408 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i3 %n12" [src/runge_kutta_45.cpp:187]   --->   Operation 409 'zext' 'zext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln180" [src/runge_kutta_45.cpp:187]   --->   Operation 410 'getelementptr' 'k_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (1.73ns)   --->   "%add_ln187 = add i4 %zext_ln187_2, i4 6" [src/runge_kutta_45.cpp:187]   --->   Operation 411 'add' 'add_ln187' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i4 %add_ln187" [src/runge_kutta_45.cpp:187]   --->   Operation 412 'zext' 'zext_ln187_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%k_V_addr_1 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_3" [src/runge_kutta_45.cpp:187]   --->   Operation 413 'getelementptr' 'k_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:187]   --->   Operation 414 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_31 : Operation 415 [2/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 415 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 32 <SV = 31> <Delay = 24.6>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i3 %n12" [src/runge_kutta_45.cpp:187]   --->   Operation 416 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (1.78ns)   --->   "%add_ln187_1 = add i5 %zext_ln187_1, i5 12" [src/runge_kutta_45.cpp:187]   --->   Operation 417 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i5 %add_ln187_1" [src/runge_kutta_45.cpp:187]   --->   Operation 418 'zext' 'zext_ln187_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%k_V_addr_2 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_4" [src/runge_kutta_45.cpp:187]   --->   Operation 419 'getelementptr' 'k_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (1.78ns)   --->   "%add_ln187_2 = add i5 %zext_ln187_1, i5 18" [src/runge_kutta_45.cpp:187]   --->   Operation 420 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln187_5 = zext i5 %add_ln187_2" [src/runge_kutta_45.cpp:187]   --->   Operation 421 'zext' 'zext_ln187_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%k_V_addr_3 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_5" [src/runge_kutta_45.cpp:187]   --->   Operation 422 'getelementptr' 'k_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:187]   --->   Operation 423 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 424 [1/1] (21.3ns)   --->   "%sum_V = call i177 @macply, i177 0, i85 3283874728290986, i85 %k_V_load" [src/runge_kutta_45.cpp:187]   --->   Operation 424 'call' 'sum_V' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 425 [1/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 425 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 426 [2/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:187]   --->   Operation 426 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_32 : Operation 427 [2/2] (3.25ns)   --->   "%k_V_load_3 = load i6 %k_V_addr_3" [src/runge_kutta_45.cpp:187]   --->   Operation 427 'load' 'k_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 33 <SV = 32> <Delay = 21.3>
ST_33 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %n12" [src/runge_kutta_45.cpp:187]   --->   Operation 428 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n12" [src/runge_kutta_45.cpp:187]   --->   Operation 429 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i4 %tmp_6" [src/runge_kutta_45.cpp:187]   --->   Operation 430 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln187_6 = zext i5 %sext_ln187" [src/runge_kutta_45.cpp:187]   --->   Operation 431 'zext' 'zext_ln187_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (0.00ns)   --->   "%k_V_addr_4 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_6" [src/runge_kutta_45.cpp:187]   --->   Operation 432 'getelementptr' 'k_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 433 [1/1] (1.82ns)   --->   "%add_ln187_3 = add i6 %zext_ln187, i6 30" [src/runge_kutta_45.cpp:187]   --->   Operation 433 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln187_7 = zext i6 %add_ln187_3" [src/runge_kutta_45.cpp:187]   --->   Operation 434 'zext' 'zext_ln187_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%k_V_addr_5 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_7" [src/runge_kutta_45.cpp:187]   --->   Operation 435 'getelementptr' 'k_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 436 [1/1] (21.3ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V, i85 0, i85 %k_V_load_1" [src/runge_kutta_45.cpp:187]   --->   Operation 436 'call' 'sum_V_1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 437 [1/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:187]   --->   Operation 437 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 438 [1/2] (3.25ns)   --->   "%k_V_load_3 = load i6 %k_V_addr_3" [src/runge_kutta_45.cpp:187]   --->   Operation 438 'load' 'k_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 439 [2/2] (3.25ns)   --->   "%k_V_load_4 = load i6 %k_V_addr_4" [src/runge_kutta_45.cpp:187]   --->   Operation 439 'load' 'k_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 440 [2/2] (3.25ns)   --->   "%k_V_load_5 = load i6 %k_V_addr_5" [src/runge_kutta_45.cpp:187]   --->   Operation 440 'load' 'k_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_33 : Operation 441 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp_eq  i3 %n12, i3 5" [src/runge_kutta_45.cpp:180]   --->   Operation 441 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.body222.split, void %for.end245" [src/runge_kutta_45.cpp:180]   --->   Operation 442 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 21.3>
ST_34 : Operation 443 [1/1] (1.82ns)   --->   "%add_ln187_4 = add i6 %zext_ln187, i6 36" [src/runge_kutta_45.cpp:187]   --->   Operation 443 'add' 'add_ln187_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln187_8 = zext i6 %add_ln187_4" [src/runge_kutta_45.cpp:187]   --->   Operation 444 'zext' 'zext_ln187_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 445 [1/1] (0.00ns)   --->   "%k_V_addr_6 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_8" [src/runge_kutta_45.cpp:187]   --->   Operation 445 'getelementptr' 'k_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 446 [1/1] (21.3ns)   --->   "%sum_V_2 = call i177 @macply, i177 %sum_V_1, i85 16185443404745718, i85 %k_V_load_2" [src/runge_kutta_45.cpp:187]   --->   Operation 446 'call' 'sum_V_2' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 447 [1/2] (3.25ns)   --->   "%k_V_load_4 = load i6 %k_V_addr_4" [src/runge_kutta_45.cpp:187]   --->   Operation 447 'load' 'k_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_34 : Operation 448 [1/2] (3.25ns)   --->   "%k_V_load_5 = load i6 %k_V_addr_5" [src/runge_kutta_45.cpp:187]   --->   Operation 448 'load' 'k_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_34 : Operation 449 [2/2] (3.25ns)   --->   "%k_V_load_6 = load i6 %k_V_addr_6" [src/runge_kutta_45.cpp:187]   --->   Operation 449 'load' 'k_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 35 <SV = 34> <Delay = 21.3>
ST_35 : Operation 450 [1/1] (21.3ns)   --->   "%sum_V_3 = call i177 @macply, i177 %sum_V_2, i85 23456248059221332, i85 %k_V_load_3" [src/runge_kutta_45.cpp:187]   --->   Operation 450 'call' 'sum_V_3' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 451 [1/2] (3.25ns)   --->   "%k_V_load_6 = load i6 %k_V_addr_6" [src/runge_kutta_45.cpp:187]   --->   Operation 451 'load' 'k_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 36 <SV = 35> <Delay = 21.3>
ST_36 : Operation 452 [1/1] (21.3ns)   --->   "%sum_V_4 = call i177 @macply, i177 %sum_V_3, i85 38685626216053307664820186, i85 %k_V_load_4" [src/runge_kutta_45.cpp:187]   --->   Operation 452 'call' 'sum_V_4' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 21.3>
ST_37 : Operation 453 [1/1] (21.3ns)   --->   "%sum_V_5 = call i177 @macply, i177 %sum_V_4, i85 4718056752483377, i85 %k_V_load_5" [src/runge_kutta_45.cpp:187]   --->   Operation 453 'call' 'sum_V_5' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 454 [1/1] (1.65ns)   --->   "%n_3 = add i3 %n12, i3 1" [src/runge_kutta_45.cpp:180]   --->   Operation 454 'add' 'n_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 72.9>
ST_38 : Operation 455 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 455 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:181]   --->   Operation 456 'specpipeline' 'specpipeline_ln181' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/runge_kutta_45.cpp:183]   --->   Operation 457 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 458 [1/1] (21.3ns)   --->   "%sum_V_6 = call i177 @macply, i177 %sum_V_5, i85 0, i85 %k_V_load_6" [src/runge_kutta_45.cpp:187]   --->   Operation 458 'call' 'sum_V_6' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 459 [1/1] (49.2ns)   --->   "%op_V_1 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_6" [src/runge_kutta_45.cpp:190]   --->   Operation 459 'call' 'op_V_1' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_1, i32 55, i32 139"   --->   Operation 460 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 461 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %zext_ln180" [src/runge_kutta_45.cpp:190]   --->   Operation 461 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 462 [1/1] (2.31ns)   --->   "%store_ln190 = store i85 %trunc_ln1, i3 %c_V_addr" [src/runge_kutta_45.cpp:190]   --->   Operation 462 'store' 'store_ln190' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 463 [2/2] (1.94ns)   --->   "%call_ln192 = call void @ode_fpga, i85 %k_V, i3 6, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:192]   --->   Operation 463 'call' 'call_ln192' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 464 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_1"   --->   Operation 464 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_39 : Operation 465 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_2"   --->   Operation 465 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 466 [1/2] (0.00ns)   --->   "%call_ln192 = call void @ode_fpga, i85 %k_V, i3 6, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V" [src/runge_kutta_45.cpp:192]   --->   Operation 466 'call' 'call_ln192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_3"   --->   Operation 467 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_40 : Operation 468 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_4"   --->   Operation 468 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 469 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_5"   --->   Operation 469 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_41 : Operation 470 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_6"   --->   Operation 470 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_41 : Operation 471 [1/1] (1.58ns)   --->   "%br_ln195 = br void %for.inc276.split" [src/runge_kutta_45.cpp:195]   --->   Operation 471 'br' 'br_ln195' <Predicate = true> <Delay = 1.58>

State 42 <SV = 41> <Delay = 4.98>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%n_211 = phi i3 0, void %for.end245, i3 %n_4, void %for.inc276.split"   --->   Operation 472 'phi' 'n_211' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %n_211" [src/runge_kutta_45.cpp:195]   --->   Operation 473 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i3 %n_211" [src/runge_kutta_45.cpp:201]   --->   Operation 474 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 475 [1/1] (0.00ns)   --->   "%k_V_addr_7 = getelementptr i85 %k_V, i64 0, i64 %zext_ln195" [src/runge_kutta_45.cpp:201]   --->   Operation 475 'getelementptr' 'k_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 476 [1/1] (1.73ns)   --->   "%add_ln201 = add i4 %zext_ln201_2, i4 6" [src/runge_kutta_45.cpp:201]   --->   Operation 476 'add' 'add_ln201' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i4 %add_ln201" [src/runge_kutta_45.cpp:201]   --->   Operation 477 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "%k_V_addr_8 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_3" [src/runge_kutta_45.cpp:201]   --->   Operation 478 'getelementptr' 'k_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln195" [src/runge_kutta_45.cpp:195]   --->   Operation 479 'getelementptr' 'e_V_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 480 [2/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:201]   --->   Operation 480 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_42 : Operation 481 [2/2] (3.25ns)   --->   "%k_V_load_7 = load i6 %k_V_addr_7" [src/runge_kutta_45.cpp:201]   --->   Operation 481 'load' 'k_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_42 : Operation 482 [2/2] (3.25ns)   --->   "%k_V_load_8 = load i6 %k_V_addr_8" [src/runge_kutta_45.cpp:201]   --->   Operation 482 'load' 'k_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 43 <SV = 42> <Delay = 24.6>
ST_43 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i3 %n_211" [src/runge_kutta_45.cpp:201]   --->   Operation 483 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 484 [1/1] (1.78ns)   --->   "%add_ln201_1 = add i5 %zext_ln201_1, i5 12" [src/runge_kutta_45.cpp:201]   --->   Operation 484 'add' 'add_ln201_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln201_4 = zext i5 %add_ln201_1" [src/runge_kutta_45.cpp:201]   --->   Operation 485 'zext' 'zext_ln201_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 486 [1/1] (0.00ns)   --->   "%k_V_addr_9 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_4" [src/runge_kutta_45.cpp:201]   --->   Operation 486 'getelementptr' 'k_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 487 [1/1] (1.78ns)   --->   "%add_ln201_2 = add i5 %zext_ln201_1, i5 18" [src/runge_kutta_45.cpp:201]   --->   Operation 487 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln201_5 = zext i5 %add_ln201_2" [src/runge_kutta_45.cpp:201]   --->   Operation 488 'zext' 'zext_ln201_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%k_V_addr_10 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_5" [src/runge_kutta_45.cpp:201]   --->   Operation 489 'getelementptr' 'k_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 490 [1/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:201]   --->   Operation 490 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_43 : Operation 491 [1/2] (3.25ns)   --->   "%k_V_load_7 = load i6 %k_V_addr_7" [src/runge_kutta_45.cpp:201]   --->   Operation 491 'load' 'k_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_43 : Operation 492 [1/1] (21.3ns)   --->   "%macply_ret1 = call i177 @macply, i177 %e_V_load, i85 44410496325459, i85 %k_V_load_7" [src/runge_kutta_45.cpp:201]   --->   Operation 492 'call' 'macply_ret1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 493 [1/2] (3.25ns)   --->   "%k_V_load_8 = load i6 %k_V_addr_8" [src/runge_kutta_45.cpp:201]   --->   Operation 493 'load' 'k_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_43 : Operation 494 [2/2] (3.25ns)   --->   "%k_V_load_9 = load i6 %k_V_addr_9" [src/runge_kutta_45.cpp:201]   --->   Operation 494 'load' 'k_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_43 : Operation 495 [2/2] (3.25ns)   --->   "%k_V_load_10 = load i6 %k_V_addr_10" [src/runge_kutta_45.cpp:201]   --->   Operation 495 'load' 'k_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 44 <SV = 43> <Delay = 21.3>
ST_44 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i3 %n_211" [src/runge_kutta_45.cpp:201]   --->   Operation 496 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n_211" [src/runge_kutta_45.cpp:201]   --->   Operation 497 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i4 %tmp_7" [src/runge_kutta_45.cpp:201]   --->   Operation 498 'sext' 'sext_ln201' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln201_6 = zext i5 %sext_ln201" [src/runge_kutta_45.cpp:201]   --->   Operation 499 'zext' 'zext_ln201_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 500 [1/1] (0.00ns)   --->   "%k_V_addr_11 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_6" [src/runge_kutta_45.cpp:201]   --->   Operation 500 'getelementptr' 'k_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 501 [1/1] (1.82ns)   --->   "%add_ln201_3 = add i6 %zext_ln201, i6 30" [src/runge_kutta_45.cpp:201]   --->   Operation 501 'add' 'add_ln201_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln201_7 = zext i6 %add_ln201_3" [src/runge_kutta_45.cpp:201]   --->   Operation 502 'zext' 'zext_ln201_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 503 [1/1] (0.00ns)   --->   "%k_V_addr_12 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_7" [src/runge_kutta_45.cpp:201]   --->   Operation 503 'getelementptr' 'k_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 504 [1/1] (21.3ns)   --->   "%macply_ret2 = call i177 @macply, i177 %macply_ret1, i85 0, i85 %k_V_load_8" [src/runge_kutta_45.cpp:201]   --->   Operation 504 'call' 'macply_ret2' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 505 [1/2] (3.25ns)   --->   "%k_V_load_9 = load i6 %k_V_addr_9" [src/runge_kutta_45.cpp:201]   --->   Operation 505 'load' 'k_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 506 [1/2] (3.25ns)   --->   "%k_V_load_10 = load i6 %k_V_addr_10" [src/runge_kutta_45.cpp:201]   --->   Operation 506 'load' 'k_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 507 [2/2] (3.25ns)   --->   "%k_V_load_11 = load i6 %k_V_addr_11" [src/runge_kutta_45.cpp:201]   --->   Operation 507 'load' 'k_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 508 [2/2] (3.25ns)   --->   "%k_V_load_12 = load i6 %k_V_addr_12" [src/runge_kutta_45.cpp:201]   --->   Operation 508 'load' 'k_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_44 : Operation 509 [1/1] (1.13ns)   --->   "%icmp_ln195 = icmp_eq  i3 %n_211, i3 5" [src/runge_kutta_45.cpp:195]   --->   Operation 509 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc276.split, void %for.body292.preheader" [src/runge_kutta_45.cpp:195]   --->   Operation 510 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 21.3>
ST_45 : Operation 511 [1/1] (1.82ns)   --->   "%add_ln201_4 = add i6 %zext_ln201, i6 36" [src/runge_kutta_45.cpp:201]   --->   Operation 511 'add' 'add_ln201_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln201_8 = zext i6 %add_ln201_4" [src/runge_kutta_45.cpp:201]   --->   Operation 512 'zext' 'zext_ln201_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%k_V_addr_13 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_8" [src/runge_kutta_45.cpp:201]   --->   Operation 513 'getelementptr' 'k_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 514 [1/1] (21.3ns)   --->   "%macply_ret3 = call i177 @macply, i177 %macply_ret2, i85 38685626227514911393032706, i85 %k_V_load_9" [src/runge_kutta_45.cpp:201]   --->   Operation 514 'call' 'macply_ret3' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 515 [1/2] (3.25ns)   --->   "%k_V_load_11 = load i6 %k_V_addr_11" [src/runge_kutta_45.cpp:201]   --->   Operation 515 'load' 'k_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 516 [1/2] (3.25ns)   --->   "%k_V_load_12 = load i6 %k_V_addr_12" [src/runge_kutta_45.cpp:201]   --->   Operation 516 'load' 'k_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_45 : Operation 517 [2/2] (3.25ns)   --->   "%k_V_load_13 = load i6 %k_V_addr_13" [src/runge_kutta_45.cpp:201]   --->   Operation 517 'load' 'k_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 46 <SV = 45> <Delay = 21.3>
ST_46 : Operation 518 [1/1] (21.3ns)   --->   "%macply_ret4 = call i177 @macply, i177 %macply_ret3, i85 1332314889763772, i85 %k_V_load_10" [src/runge_kutta_45.cpp:201]   --->   Operation 518 'call' 'macply_ret4' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 519 [1/2] (3.25ns)   --->   "%k_V_load_13 = load i6 %k_V_addr_13" [src/runge_kutta_45.cpp:201]   --->   Operation 519 'load' 'k_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 47 <SV = 46> <Delay = 21.3>
ST_47 : Operation 520 [1/1] (21.3ns)   --->   "%macply_ret5 = call i177 @macply, i177 %macply_ret4, i85 38685626225835572166752746, i85 %k_V_load_11" [src/runge_kutta_45.cpp:201]   --->   Operation 520 'call' 'macply_ret5' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 21.3>
ST_48 : Operation 521 [1/1] (21.3ns)   --->   "%macply_ret6 = call i177 @macply, i177 %macply_ret5, i85 1509778160794681, i85 %k_V_load_12" [src/runge_kutta_45.cpp:201]   --->   Operation 521 'call' 'macply_ret6' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 522 [1/1] (1.65ns)   --->   "%n_4 = add i3 %n_211, i3 1" [src/runge_kutta_45.cpp:195]   --->   Operation 522 'add' 'n_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 21.3>
ST_49 : Operation 523 [1/1] (21.3ns)   --->   "%macply_ret7 = call i177 @macply, i177 %macply_ret6, i85 38685626226767413665123533, i85 %k_V_load_13" [src/runge_kutta_45.cpp:201]   --->   Operation 523 'call' 'macply_ret7' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 52.5>
ST_50 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:196]   --->   Operation 525 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 526 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/runge_kutta_45.cpp:195]   --->   Operation 526 'specloopname' 'specloopname_ln195' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 527 [1/1] (49.2ns)   --->   "%ref_tmp2 = call i177 @multiply, i177 %sext_ln160, i177 %macply_ret7" [src/runge_kutta_45.cpp:204]   --->   Operation 527 'call' 'ref_tmp2' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 528 [1/1] (3.25ns)   --->   "%store_ln204 = store i177 %ref_tmp2, i3 %e_V_addr" [src/runge_kutta_45.cpp:204]   --->   Operation 528 'store' 'store_ln204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 529 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_21_loc"   --->   Operation 529 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 2.71>
ST_52 : Operation 530 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_21_loc"   --->   Operation 530 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 1.58>
ST_53 : Operation 531 [1/1] (0.00ns)   --->   "%p_Val2_21_loc_load = load i177 %p_Val2_21_loc"   --->   Operation 531 'load' 'p_Val2_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 532 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_21_loc_load, i89 %Q_V_5_loc"   --->   Operation 532 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 1.48>
ST_54 : Operation 533 [1/2] (1.48ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_21_loc_load, i89 %Q_V_5_loc"   --->   Operation 533 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.24>
ST_55 : Operation 534 [1/1] (0.00ns)   --->   "%Q_V_5_loc_load = load i89 %Q_V_5_loc"   --->   Operation 534 'load' 'Q_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 535 [1/1] (3.04ns)   --->   "%icmp_ln1698 = icmp_ugt  i89 %Q_V_5_loc_load, i89 %conv_i602"   --->   Operation 535 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln1698, void %update_1, void %if.else332" [src/runge_kutta_45.cpp:216]   --->   Operation 536 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 537 [1/1] (0.00ns)   --->   "%idxprom318 = zext i32 %tk_next" [src/runge_kutta_45.cpp:148]   --->   Operation 537 'zext' 'idxprom318' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_55 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0" [src/runge_kutta_45.cpp:220]   --->   Operation 538 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_55 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0" [src/runge_kutta_45.cpp:220]   --->   Operation 539 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_55 : Operation 540 [1/1] (1.94ns)   --->   "%sub_ln220 = sub i15 %tmp_8, i15 %tmp_9" [src/runge_kutta_45.cpp:220]   --->   Operation 540 'sub' 'sub_ln220' <Predicate = (!icmp_ln1698)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 541 [2/2] (5.19ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V"   --->   Operation 541 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 542 [1/1] (4.12ns)   --->   "%add_ln859 = add i85 %lhs_V32, i85 %h_loc_7"   --->   Operation 542 'add' 'add_ln859' <Predicate = (!icmp_ln1698)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 543 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom318" [src/runge_kutta_45.cpp:222]   --->   Operation 543 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_55 : Operation 544 [1/1] (3.25ns)   --->   "%store_ln222 = store i85 %add_ln859, i12 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:222]   --->   Operation 544 'store' 'store_ln222' <Predicate = (!icmp_ln1698)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_55 : Operation 545 [1/1] (3.00ns)   --->   "%icmp_ln1698_1 = icmp_sgt  i85 %h_loc_7, i85 %h_min_loc_7"   --->   Operation 545 'icmp' 'icmp_ln1698_1' <Predicate = (icmp_ln1698)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 546 [1/1] (1.70ns)   --->   "%br_ln228 = br i1 %icmp_ln1698_1, void %update_2, void %update_h" [src/runge_kutta_45.cpp:228]   --->   Operation 546 'br' 'br_ln228' <Predicate = (icmp_ln1698)> <Delay = 1.70>
ST_55 : Operation 547 [1/1] (0.00ns)   --->   "%idxprom348 = zext i32 %tk_next" [src/runge_kutta_45.cpp:148]   --->   Operation 547 'zext' 'idxprom348' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_55 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0" [src/runge_kutta_45.cpp:231]   --->   Operation 548 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_55 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0" [src/runge_kutta_45.cpp:231]   --->   Operation 549 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_55 : Operation 550 [1/1] (1.94ns)   --->   "%sub_ln231 = sub i15 %tmp_10, i15 %tmp_11" [src/runge_kutta_45.cpp:231]   --->   Operation 550 'sub' 'sub_ln231' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 551 [2/2] (5.19ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V"   --->   Operation 551 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 552 [1/1] (4.12ns)   --->   "%add_ln859_2 = add i85 %lhs_V32, i85 %h_loc_7"   --->   Operation 552 'add' 'add_ln859_2' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 553 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_3 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom348" [src/runge_kutta_45.cpp:233]   --->   Operation 553 'getelementptr' 'tt_loc_V_addr_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_55 : Operation 554 [1/1] (3.25ns)   --->   "%store_ln233 = store i85 %add_ln859_2, i12 %tt_loc_V_addr_3" [src/runge_kutta_45.cpp:233]   --->   Operation 554 'store' 'store_ln233' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 56 <SV = 55> <Delay = 4.96>
ST_56 : Operation 555 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V"   --->   Operation 555 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 556 [1/1] (1.70ns)   --->   "%br_ln227 = br void %update_h" [src/runge_kutta_45.cpp:227]   --->   Operation 556 'br' 'br_ln227' <Predicate = (!icmp_ln1698)> <Delay = 1.70>
ST_56 : Operation 557 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V"   --->   Operation 557 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 558 [1/1] (1.70ns)   --->   "%br_ln238 = br void %update_h" [src/runge_kutta_45.cpp:238]   --->   Operation 558 'br' 'br_ln238' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.70>
ST_56 : Operation 559 [1/1] (0.00ns)   --->   "%tk_prev = phi i32 %tk_next, void %update_2, i32 %tk_next, void %update_1, i32 %tk_prev30, void %if.else332"   --->   Operation 559 'phi' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:127]   --->   Operation 560 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:127]   --->   Operation 561 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i32 %tk_prev" [src/runge_kutta_45.cpp:129]   --->   Operation 562 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln127_1, i3 0"   --->   Operation 563 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln127, i1 0"   --->   Operation 564 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 565 [1/1] (1.94ns)   --->   "%sub_ln859 = sub i15 %tmp_12, i15 %tmp_13"   --->   Operation 565 'sub' 'sub_ln859' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 566 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i85 %tt_loc_V, i64 0, i64 %zext_ln129"   --->   Operation 566 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 567 [2/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 567 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 57 <SV = 56> <Delay = 57.4>
ST_57 : Operation 568 [1/1] (0.00ns)   --->   "%scale_V_1 = phi i56 36028797018963968, void %update_2, i56 39991964691050008, void %update_1, i56 35668509048774328, void %if.else332"   --->   Operation 568 'phi' 'scale_V_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 569 [1/1] (0.00ns)   --->   "%flag_loc_V = phi i1 0, void %update_2, i1 %flag_loc_V24, void %update_1, i1 %flag_loc_V24, void %if.else332"   --->   Operation 569 'phi' 'flag_loc_V' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 570 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i111 @_ssdm_op_BitConcatenate.i111.i56.i55, i56 %scale_V_1, i55 0"   --->   Operation 570 'bitconcatenate' 'shl_ln8' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i111 %shl_ln8" [src/runge_kutta_45.cpp:243]   --->   Operation 571 'zext' 'zext_ln243' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 572 [1/1] (49.2ns)   --->   "%op_V_5 = call i177 @multiply, i177 %sext_ln160, i177 %zext_ln243" [src/runge_kutta_45.cpp:243]   --->   Operation 572 'call' 'op_V_5' <Predicate = (icmp_ln1696_2)> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_5, i32 55, i32 139"   --->   Operation 573 'partselect' 'trunc_ln864_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 574 [1/1] (3.00ns)   --->   "%icmp_ln1696_1 = icmp_slt  i85 %trunc_ln864_3, i85 %h_max_loc_7"   --->   Operation 574 'icmp' 'icmp_ln1696_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 575 [1/1] (1.05ns)   --->   "%select_ln244 = select i1 %icmp_ln1696_1, i85 %trunc_ln864_3, i85 %h_max_loc_7" [src/runge_kutta_45.cpp:244]   --->   Operation 575 'select' 'select_ln244' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 576 [1/1] (3.00ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i85 %select_ln244, i85 %h_min_loc_7"   --->   Operation 576 'icmp' 'icmp_ln1695_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 577 [1/1] (1.05ns)   --->   "%h_loc_8 = select i1 %icmp_ln1695_1, i85 %select_ln244, i85 %h_min_loc_7" [src/runge_kutta_45.cpp:245]   --->   Operation 577 'select' 'h_loc_8' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 578 [1/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 578 'load' 'lhs_V' <Predicate = (icmp_ln1696_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_57 : Operation 579 [1/1] (3.00ns)   --->   "%icmp_ln1696 = icmp_slt  i85 %lhs_V, i85 %tf_loc_V"   --->   Operation 579 'icmp' 'icmp_ln1696' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body" [src/runge_kutta_45.cpp:129]   --->   Operation 580 'br' 'br_ln129' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 581 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 581 'br' 'br_ln0' <Predicate = (icmp_ln1696_2 & !icmp_ln1696)> <Delay = 1.58>
ST_57 : Operation 582 [1/1] (0.00ns)   --->   "%tk_next28 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit"   --->   Operation 582 'phi' 'tk_next28' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 583 [1/1] (0.00ns)   --->   "%cycles26 = phi i20 0, void %entry_ifconv, i20 %trunc_ln125, void %while.end.loopexit" [src/runge_kutta_45.cpp:125]   --->   Operation 583 'phi' 'cycles26' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 584 [1/1] (0.00ns)   --->   "%flag_loc_V25 = phi i1 1, void %entry_ifconv, i1 %flag_loc_V, void %while.end.loopexit"   --->   Operation 584 'phi' 'flag_loc_V25' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 585 [1/1] (0.00ns)   --->   "%t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %cycles26, i12 0" [src/runge_kutta_45.cpp:251]   --->   Operation 585 'bitconcatenate' 't_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i20 %cycles26" [src/runge_kutta_45.cpp:252]   --->   Operation 586 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln252, i15 0" [src/runge_kutta_45.cpp:252]   --->   Operation 587 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i20 %cycles26" [src/runge_kutta_45.cpp:252]   --->   Operation 588 'trunc' 'trunc_ln252_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln252_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln252_1, i13 0" [src/runge_kutta_45.cpp:252]   --->   Operation 589 'bitconcatenate' 'shl_ln252_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 590 [1/1] (2.55ns)   --->   "%y_gap = sub i32 %shl_ln, i32 %shl_ln252_1" [src/runge_kutta_45.cpp:252]   --->   Operation 590 'sub' 'y_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 591 [1/1] (0.00ns)   --->   "%empty_65 = shl i32 %tk_next28, i32 3" [src/runge_kutta_45.cpp:148]   --->   Operation 591 'shl' 'empty_65' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 592 [1/1] (0.00ns)   --->   "%empty_66 = shl i32 %tk_next28, i32 1" [src/runge_kutta_45.cpp:148]   --->   Operation 592 'shl' 'empty_66' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_67 = sub i32 %empty_65, i32 %empty_66" [src/runge_kutta_45.cpp:148]   --->   Operation 593 'sub' 'empty_67' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 594 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul389 = add i32 %empty_67, i32 6" [src/runge_kutta_45.cpp:148]   --->   Operation 594 'add' 'mul389' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 595 [1/1] (2.47ns)   --->   "%icmp_ln254 = icmp_eq  i32 %mul389, i32 0" [src/runge_kutta_45.cpp:254]   --->   Operation 595 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %for.body392.lr.ph, void %last_axi_write_tt" [src/runge_kutta_45.cpp:254]   --->   Operation 596 'br' 'br_ln254' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_57 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:254]   --->   Operation 597 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>
ST_57 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i35 %shl_ln4" [src/runge_kutta_45.cpp:254]   --->   Operation 598 'zext' 'zext_ln254' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>
ST_57 : Operation 599 [1/1] (3.52ns)   --->   "%add_ln254 = add i64 %zext_ln254, i64 %yy_read" [src/runge_kutta_45.cpp:254]   --->   Operation 599 'add' 'add_ln254' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln254, i32 4, i32 63" [src/runge_kutta_45.cpp:254]   --->   Operation 600 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 73.0>
ST_58 : Operation 601 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul389, i32 1, i32 31" [src/runge_kutta_45.cpp:254]   --->   Operation 601 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i31 %lshr_ln" [src/runge_kutta_45.cpp:254]   --->   Operation 602 'zext' 'zext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i60 %trunc_ln9" [src/runge_kutta_45.cpp:254]   --->   Operation 603 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 604 [1/1] (0.00ns)   --->   "%X_BUS_addr_2 = getelementptr i128 %X_BUS, i64 %sext_ln254" [src/runge_kutta_45.cpp:254]   --->   Operation 604 'getelementptr' 'X_BUS_addr_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 605 [1/1] (73.0ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_2, i32 %zext_ln254_1" [src/runge_kutta_45.cpp:254]   --->   Operation 605 'writereq' 'empty_68' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.06>
ST_59 : Operation 606 [2/2] (4.06ns)   --->   "%call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln9, i32 %mul389, i85 %yy_loc_V" [src/runge_kutta_45.cpp:254]   --->   Operation 606 'call' 'call_ln254' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 607 [1/2] (0.00ns)   --->   "%call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln9, i32 %mul389, i85 %yy_loc_V" [src/runge_kutta_45.cpp:254]   --->   Operation 607 'call' 'call_ln254' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 73.0>
ST_61 : Operation 608 [5/5] (73.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 608 'writeresp' 'empty_69' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 73.0>
ST_62 : Operation 609 [4/5] (73.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 609 'writeresp' 'empty_69' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 73.0>
ST_63 : Operation 610 [3/5] (73.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 610 'writeresp' 'empty_69' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 73.0>
ST_64 : Operation 611 [2/5] (73.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 611 'writeresp' 'empty_69' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 73.0>
ST_65 : Operation 612 [1/5] (73.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 612 'writeresp' 'empty_69' <Predicate = (!icmp_ln254)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln0 = br void %last_axi_write_tt"   --->   Operation 613 'br' 'br_ln0' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_65 : Operation 614 [1/1] (2.55ns)   --->   "%add405 = add i32 %tk_next28, i32 1" [src/runge_kutta_45.cpp:148]   --->   Operation 614 'add' 'add405' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %cycles26, i15 0" [src/runge_kutta_45.cpp:257]   --->   Operation 615 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:257]   --->   Operation 616 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 617 [2/2] (5.30ns)   --->   "%call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln6, i4 %trunc_ln257" [src/runge_kutta_45.cpp:148]   --->   Operation 617 'call' 'call_ln148' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 618 [1/1] (2.55ns)   --->   "%add_ln260 = add i32 %t_gap, i32 %add405" [src/runge_kutta_45.cpp:260]   --->   Operation 618 'add' 'add_ln260' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 619 [1/1] (1.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 619 'write' 'write_ln260' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_65 : Operation 620 [1/1] (1.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %flag, i1 %flag_loc_V25" [src/runge_kutta_45.cpp:261]   --->   Operation 620 'write' 'write_ln261' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 621 [1/2] (0.00ns)   --->   "%call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln6, i4 %trunc_ln257" [src/runge_kutta_45.cpp:148]   --->   Operation 621 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 622 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [src/runge_kutta_45.cpp:262]   --->   Operation 622 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('mu') on port 'mu' [14]  (1 ns)

 <State 2>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:119) [209]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 3>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 4>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 5>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 6>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 7>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 8>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [210]  (73 ns)

 <State 9>: 73ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:122) on port 'T_BUS' (src/runge_kutta_45.cpp:122) [216]  (73 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 22.1ns
The critical path consists of the following:
	'call' operation ('ref_tmp') to 'ap_fixed_base' [219]  (17.5 ns)
	'icmp' operation ('icmp_ln1696_2') [236]  (3.01 ns)
	multiplexor before 'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [501]  (1.59 ns)

 <State 12>: 6.07ns
The critical path consists of the following:
	'phi' operation ('cycles') with incoming values : ('cycles', src/runge_kutta_45.cpp:145) [245]  (0 ns)
	'shl' operation ('shl_ln135', src/runge_kutta_45.cpp:135) [262]  (0 ns)
	'sub' operation ('y_gap', src/runge_kutta_45.cpp:135) [264]  (2.55 ns)
	'add' operation ('add_ln137', src/runge_kutta_45.cpp:137) [267]  (3.52 ns)

 <State 13>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr_1', src/runge_kutta_45.cpp:137) [270]  (0 ns)
	bus request operation ('empty_61', src/runge_kutta_45.cpp:137) on port 'X_BUS' (src/runge_kutta_45.cpp:137) [271]  (73 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 73ns
The critical path consists of the following:
	bus response operation ('empty_62', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [273]  (73 ns)

 <State 17>: 73ns
The critical path consists of the following:
	bus response operation ('empty_62', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [273]  (73 ns)

 <State 18>: 73ns
The critical path consists of the following:
	bus response operation ('empty_62', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [273]  (73 ns)

 <State 19>: 73ns
The critical path consists of the following:
	bus response operation ('empty_62', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [273]  (73 ns)

 <State 20>: 73ns
The critical path consists of the following:
	bus response operation ('empty_62', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [273]  (73 ns)

 <State 21>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:156 [299]  (2.31 ns)

 <State 22>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:156 [301]  (2.31 ns)

 <State 23>: 1.94ns
The critical path consists of the following:
	'call' operation ('call_ln158', src/runge_kutta_45.cpp:158) to 'ode_fpga' [303]  (1.94 ns)

 <State 24>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:160) [308]  (1.59 ns)

 <State 25>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:160) [308]  (0 ns)
	'add' operation ('add_ln170', src/runge_kutta_45.cpp:170) [312]  (1.78 ns)

 <State 26>: 6.75ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', src/runge_kutta_45.cpp:162) [316]  (0 ns)
	'call' operation ('call_ln160', src/runge_kutta_45.cpp:160) to 'runge_kutta_45_Pipeline_k_inner' [321]  (6.75 ns)

 <State 27>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln160', src/runge_kutta_45.cpp:160) to 'runge_kutta_45_Pipeline_k_inner' [321]  (2.72 ns)

 <State 28>: 51.6ns
The critical path consists of the following:
	'load' operation ('sum_V_1_0_loc_load') on local variable 'sum_V_1_0_loc' [322]  (0 ns)
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:173) to 'multiply' [323]  (49.3 ns)
	'store' operation ('store_ln173', src/runge_kutta_45.cpp:173) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:156 [327]  (2.31 ns)

 <State 29>: 2.78ns
The critical path consists of the following:
	'add' operation ('i', src/runge_kutta_45.cpp:160) [332]  (1.65 ns)
	'icmp' operation ('icmp_ln160', src/runge_kutta_45.cpp:160) [333]  (1.13 ns)

 <State 30>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:180) [338]  (1.59 ns)

 <State 31>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:180) [338]  (0 ns)
	'add' operation ('add_ln187', src/runge_kutta_45.cpp:187) [345]  (1.74 ns)
	'getelementptr' operation ('k_V_addr_1', src/runge_kutta_45.cpp:187) [347]  (0 ns)
	'load' operation ('k_V_load_1', src/runge_kutta_45.cpp:187) on array 'k.V', src/runge_kutta_45.cpp:113 [368]  (3.25 ns)

 <State 32>: 24.6ns
The critical path consists of the following:
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:187) on array 'k.V', src/runge_kutta_45.cpp:113 [366]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [367]  (21.4 ns)

 <State 33>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [369]  (21.4 ns)

 <State 34>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [371]  (21.4 ns)

 <State 35>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [373]  (21.4 ns)

 <State 36>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [375]  (21.4 ns)

 <State 37>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [377]  (21.4 ns)

 <State 38>: 73ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [379]  (21.4 ns)
	'call' operation ('op_V_1', src/runge_kutta_45.cpp:190) to 'multiply' [380]  (49.3 ns)
	'store' operation ('store_ln190', src/runge_kutta_45.cpp:190) of variable 'trunc_ln1' on array 'c.V', src/runge_kutta_45.cpp:156 [383]  (2.31 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:194 [389]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:194 [391]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:194 [393]  (3.25 ns)

 <State 42>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_4', src/runge_kutta_45.cpp:195) [397]  (0 ns)
	'add' operation ('add_ln201', src/runge_kutta_45.cpp:201) [404]  (1.74 ns)
	'getelementptr' operation ('k_V_addr_8', src/runge_kutta_45.cpp:201) [406]  (0 ns)
	'load' operation ('k_V_load_8', src/runge_kutta_45.cpp:201) on array 'k.V', src/runge_kutta_45.cpp:113 [429]  (3.25 ns)

 <State 43>: 24.6ns
The critical path consists of the following:
	'load' operation ('e_V_load', src/runge_kutta_45.cpp:201) on array 'e.V', src/runge_kutta_45.cpp:194 [426]  (3.25 ns)
	'call' operation ('macply_ret1', src/runge_kutta_45.cpp:201) to 'macply' [428]  (21.4 ns)

 <State 44>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret2', src/runge_kutta_45.cpp:201) to 'macply' [430]  (21.4 ns)

 <State 45>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret3', src/runge_kutta_45.cpp:201) to 'macply' [432]  (21.4 ns)

 <State 46>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret4', src/runge_kutta_45.cpp:201) to 'macply' [434]  (21.4 ns)

 <State 47>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret5', src/runge_kutta_45.cpp:201) to 'macply' [436]  (21.4 ns)

 <State 48>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret6', src/runge_kutta_45.cpp:201) to 'macply' [438]  (21.4 ns)

 <State 49>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret7', src/runge_kutta_45.cpp:201) to 'macply' [440]  (21.4 ns)

 <State 50>: 52.5ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', src/runge_kutta_45.cpp:204) to 'multiply' [441]  (49.3 ns)
	'store' operation ('store_ln204', src/runge_kutta_45.cpp:204) of variable 'ref_tmp2', src/runge_kutta_45.cpp:204 on array 'e.V', src/runge_kutta_45.cpp:194 [442]  (3.25 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop' [447]  (2.72 ns)

 <State 53>: 1.59ns
The critical path consists of the following:
	'load' operation ('p_Val2_21_loc_load') on local variable 'p_Val2_21_loc' [448]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [449]  (1.59 ns)

 <State 54>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [449]  (1.49 ns)

 <State 55>: 8.25ns
The critical path consists of the following:
	'add' operation ('add_ln859') [459]  (4.12 ns)
	'store' operation ('store_ln222', src/runge_kutta_45.cpp:222) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:117 [461]  (3.25 ns)
	blocking operation 0.873 ns on control path)

 <State 56>: 4.96ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [479]  (1.71 ns)
	'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [479]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [494]  (0 ns)
	'load' operation ('lhs_V') on array 'tt_loc.V', src/runge_kutta_45.cpp:117 [495]  (3.25 ns)

 <State 57>: 57.4ns
The critical path consists of the following:
	'phi' operation ('scale_V_1') [477]  (0 ns)
	'call' operation ('op_V_5', src/runge_kutta_45.cpp:243) to 'multiply' [484]  (49.3 ns)
	'icmp' operation ('icmp_ln1696_1') [486]  (3.01 ns)
	'select' operation ('select_ln244', src/runge_kutta_45.cpp:244) [487]  (1.05 ns)
	'icmp' operation ('icmp_ln1695_1') [488]  (3.01 ns)
	'select' operation ('h_loc', src/runge_kutta_45.cpp:245) [489]  (1.05 ns)

 <State 58>: 73ns
The critical path consists of the following:
	bus request operation ('empty_68', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [525]  (73 ns)

 <State 59>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln254', src/runge_kutta_45.cpp:254) to 'runge_kutta_45_Pipeline_last_axi_write_yy' [526]  (4.06 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 73ns
The critical path consists of the following:
	bus response operation ('empty_69', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [527]  (73 ns)

 <State 62>: 73ns
The critical path consists of the following:
	bus response operation ('empty_69', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [527]  (73 ns)

 <State 63>: 73ns
The critical path consists of the following:
	bus response operation ('empty_69', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [527]  (73 ns)

 <State 64>: 73ns
The critical path consists of the following:
	bus response operation ('empty_69', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [527]  (73 ns)

 <State 65>: 73ns
The critical path consists of the following:
	bus response operation ('empty_69', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [527]  (73 ns)

 <State 66>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
