## Xilinx Vivado：FPGA 設計與開發
### 1.點選 Create New Project

![1](https://user-images.githubusercontent.com/68816726/181529593-03fe1568-beca-41bf-9f5d-d2ede81691f3.png)

### 2.點選Next

![2](https://user-images.githubusercontent.com/68816726/181533139-f0c02e62-14ea-4278-8a92-84e337a81976.png)

### 3.輸入項目名稱，選擇存放路徑，然後點選Next


![3](https://user-images.githubusercontent.com/68816726/181534975-0d9e6834-74a9-46b4-b07a-4f7fa757aec7.png)

### 4. 選擇RTL Project，然後點選Next

![4](https://user-images.githubusercontent.com/68816726/181535826-94e7f3e5-ce68-4e32-ba98-5e733570657c.png)

### 5.這裡先不添加Source文件，點選Next

![5](https://user-images.githubusercontent.com/68816726/181537268-0af264e5-6755-4fa5-a7a9-9e13e79756f9.png)

### 6.同樣暫時不添加約束文件，點選Next

![6](https://user-images.githubusercontent.com/68816726/181539441-f958e9cc-dc49-4cb3-87aa-21be342a9dfc.png)


### 7.選擇你所用的板子，根據開發版上的晶片型號來做選擇

![7](https://user-images.githubusercontent.com/68816726/181541868-d50e340a-bf7a-4932-a7f9-8b1a2b91ad1a.png)

### 8.再次確認型號是否選對，没有的話點選Finish，完成項目創建

![8](https://user-images.githubusercontent.com/68816726/181543980-c8ac9698-97e0-45e9-9418-1f298f7356d9.png)


