#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2734ff0 .scope module, "DM" "DM" 2 1;
 .timescale 0 0;
v0x26fdc90_0 .net "addr", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x27a8a40_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x27a8ae0 .array "data_mem", 65535 0, 15 0;
v0x27a8b60_0 .var "rd_data", 15 0;
v0x27a8c10_0 .net "re", 0 0, C4<z>; 0 drivers
v0x27a8cb0_0 .net "we", 0 0, C4<z>; 0 drivers
v0x27a8d90_0 .net "wrt_data", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
E_0x2728dc0 .event edge, v0x27a8a40_0, v0x27a8cb0_0, v0x26fdc90_0;
E_0x2797560 .event edge, v0x27a8a40_0, v0x27a8c10_0, v0x26fdc90_0;
S_0x272d4e0 .scope module, "t_cpu" "t_cpu" 3 1;
 .timescale 0 0;
v0x27c7d10_0 .var "clk", 0 0;
v0x27c7d90_0 .net "hlt", 0 0, L_0x27d9860; 1 drivers
v0x27c7e10_0 .var "i", 15 0;
v0x27c7e90_0 .net "pc", 15 0, L_0x27d9800; 1 drivers
v0x27c7f10_0 .var "rst_n", 0 0;
E_0x27a8be0 .event posedge, v0x27c5d80_0;
S_0x27a8e70 .scope module, "iCPU" "cpu" 3 11, 4 1, S_0x272d4e0;
 .timescale 0 0;
L_0x27d9800 .functor BUFZ 16, v0x27bc4a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x27d9860 .functor AND 1, v0x27ba570_0, v0x27bd6f0_0, C4<1>, C4<1>;
v0x27c4e30_0 .net "allow_hlt", 0 0, v0x27bd6f0_0; 1 drivers
v0x27c5180_0 .net "alu_func_ID_EX", 2 0, v0x27b9900_0; 1 drivers
v0x27c5250_0 .net "br_instr_ID_EX", 0 0, v0x27b9860_0; 1 drivers
v0x27c5320_0 .net "byp0_DM", 0 0, v0x27b9ac0_0; 1 drivers
v0x27c53f0_0 .net "byp0_EX", 0 0, v0x27b9be0_0; 1 drivers
v0x27c54c0_0 .net "byp1_DM", 0 0, v0x27b9c60_0; 1 drivers
v0x27c5590_0 .net "byp1_EX", 0 0, v0x27b9b40_0; 1 drivers
v0x27c5660_0 .net "cc_ID_EX", 2 0, L_0x27ccb00; 1 drivers
v0x27c5780_0 .net "clk", 0 0, v0x27c7d10_0; 1 drivers
v0x27c5800_0 .net "clk_nv_ID_EX", 0 0, v0x27b9e10_0; 1 drivers
v0x27c5880_0 .net "clk_z_ID_EX", 0 0, v0x27b9f50_0; 1 drivers
v0x27c5950_0 .net "d_rdy", 0 0, v0x27be2a0_0; 1 drivers
v0x27c5a20_0 .net "dm_rd_data_EX_DM", 15 0, v0x27c4d60_0; 1 drivers
v0x27c5af0_0 .net "dm_re_EX_DM", 0 0, v0x27ba0a0_0; 1 drivers
v0x27c5c80_0 .net "dm_we_EX_DM", 0 0, v0x27ba470_0; 1 drivers
v0x27c5d00_0 .net "dst_EX_DM", 15 0, v0x27b1cb0_0; 1 drivers
v0x27c5b70_0 .net "dst_ID_EX", 15 0, L_0x27d9480; 1 drivers
v0x27c5e60_0 .net "flow_change_ID_EX", 0 0, v0x27a9480_0; 1 drivers
v0x27c5d80_0 .alias "hlt", 0 0, v0x27c7d90_0;
v0x27c5f80_0 .net "hlt_DM_WB", 0 0, v0x27ba570_0; 1 drivers
v0x27c60b0_0 .net "i_rdy", 0 0, v0x27be750_0; 1 drivers
v0x27c61c0_0 .net "iaddr", 15 0, v0x27bc4a0_0; 1 drivers
v0x27c6000_0 .net "instr", 15 0, v0x27c47f0_0; 1 drivers
v0x27c6300_0 .net "instr_ID_EX", 11 0, v0x27baab0_0; 1 drivers
v0x27c6240_0 .net "jmp_imm_EX_DM", 0 0, v0x27ba9d0_0; 1 drivers
v0x27c64a0_0 .net "jmp_imm_ID_EX", 0 0, v0x27bad30_0; 1 drivers
v0x27c63d0_0 .net "jmp_reg_ID_EX", 0 0, v0x27babb0_0; 1 drivers
v0x27c6650_0 .net "neg", 0 0, L_0x27d9cc0; 1 drivers
v0x27c6570_0 .net "ov", 0 0, L_0x27d47d0; 1 drivers
v0x27c6810_0 .net "p0", 15 0, v0x27b78c0_0; 1 drivers
v0x27c6720_0 .net "p0_EX_DM", 15 0, v0x27b6bc0_0; 1 drivers
v0x27c6990_0 .net "p1", 15 0, v0x27b7a10_0; 1 drivers
v0x27c68e0_0 .net "padd_ID_EX", 0 0, v0x27bb050_0; 1 drivers
v0x27c6b70_0 .alias "pc", 15 0, v0x27c7e90_0;
v0x27c6a10_0 .net "pc_EX_DM", 15 0, v0x27bc520_0; 1 drivers
v0x27c6d10_0 .net "pc_ID_EX", 15 0, v0x27bc5a0_0; 1 drivers
v0x27c6c40_0 .net "rf_dst_addr_DM_WB", 3 0, v0x27baeb0_0; 1 drivers
v0x27c6ec0_0 .net "rf_p0_addr", 3 0, v0x27bb0d0_0; 1 drivers
v0x27c6de0_0 .net "rf_p1_addr", 3 0, v0x27bb180_0; 1 drivers
v0x27c7080_0 .net "rf_re0", 0 0, v0x27bb570_0; 1 drivers
v0x27c6f90_0 .net "rf_re1", 0 0, v0x27bb5f0_0; 1 drivers
v0x27c7250_0 .net "rf_w_data_DM_WB", 15 0, v0x27aa300_0; 1 drivers
v0x27c7100_0 .net "rf_we_DM_WB", 0 0, v0x27bb410_0; 1 drivers
v0x27c71d0_0 .net "rst_n", 0 0, v0x27c7f10_0; 1 drivers
v0x27bf0f0_0 .net "src0", 15 0, L_0x27ce850; 1 drivers
v0x27c75a0_0 .net "src0sel_ID_EX", 1 0, v0x27bb770_0; 1 drivers
v0x27c7320_0 .net "src1", 15 0, L_0x27cf680; 1 drivers
v0x27c77a0_0 .net "src1sel_ID_EX", 1 0, v0x27bb8f0_0; 1 drivers
v0x27c7620_0 .net "stall_DM_WB", 0 0, L_0x27cc950; 1 drivers
v0x27c76f0_0 .net "stall_EX_DM", 0 0, L_0x27cc8b0; 1 drivers
v0x27c79c0_0 .net "stall_ID_EX", 0 0, L_0x27cc810; 1 drivers
v0x27c7ad0_0 .net "stall_IM_ID", 0 0, L_0x27cc6b0; 1 drivers
v0x27c7820_0 .net "stall_pc", 0 0, C4<z>; 0 drivers
v0x27c78a0_0 .net "zr", 0 0, L_0x27d9b90; 1 drivers
L_0x27d9760 .part v0x27baab0_0, 0, 4;
S_0x27bc9c0 .scope module, "mem_h" "two_way_mem_hierarchy" 4 50, 5 1, S_0x27a8e70;
 .timescale 0 0;
v0x27c3580_0 .alias "allow_hlt", 0 0, v0x27c4e30_0;
v0x27c3650_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27c36d0_0 .alias "d_addr", 15 0, v0x27c5d00_0;
v0x27c37e0_0 .net "d_dirty", 0 0, L_0x27caab0; 1 drivers
v0x27c3890_0 .net "d_dirty_in", 0 0, v0x27be080_0; 1 drivers
v0x27c3910_0 .net "d_hit", 0 0, L_0x27ca280; 1 drivers
v0x27c39e0_0 .net "d_rd_data", 63 0, L_0x27caf50; 1 drivers
v0x27c3ab0_0 .alias "d_rdy", 0 0, v0x27c5950_0;
v0x27c3b80_0 .net "d_re", 0 0, v0x27be340_0; 1 drivers
v0x27c3c50_0 .net "d_sel", 1 0, v0x27be3e0_0; 1 drivers
v0x27c3cd0_0 .net "d_tag", 8 0, L_0x27cb320; 1 drivers
v0x27c3d50_0 .net "d_toggle", 0 0, v0x27be520_0; 1 drivers
v0x27c3e20_0 .net "d_we", 0 0, v0x27be630_0; 1 drivers
v0x27c3ef0_0 .net "d_wr_data", 63 0, v0x27be6d0_0; 1 drivers
v0x27c4040_0 .alias "i_addr", 15 0, v0x27c61c0_0;
v0x27c4110_0 .net "i_dirty", 0 0, L_0x27c8f00; 1 drivers
v0x27c3f70_0 .net "i_hit", 0 0, L_0x27c86b0; 1 drivers
v0x27c4270_0 .net "i_rd_data", 63 0, L_0x27c93f0; 1 drivers
v0x27c4190_0 .alias "i_rdy", 0 0, v0x27c60b0_0;
v0x27c4390_0 .net "i_sel", 1 0, v0x27be980_0; 1 drivers
v0x27c42f0_0 .net "i_tag", 8 0, L_0x27c97f0; 1 drivers
v0x27c4510_0 .net "i_toggle", 0 0, C4<1>; 1 drivers
v0x27c4410_0 .net "i_we", 0 0, v0x27beb20_0; 1 drivers
v0x27c46a0_0 .net "i_wr_data", 63 0, v0x27bea00_0; 1 drivers
v0x27c47f0_0 .var "instr", 15 0;
v0x27c4870_0 .net "m_addr", 13 0, v0x27bec50_0; 1 drivers
v0x27c4720_0 .net "m_rd_data", 63 0, v0x27bd370_0; 1 drivers
v0x27c49d0_0 .net "m_rdy", 0 0, v0x27bd410_0; 1 drivers
v0x27c4940_0 .net "m_re", 0 0, v0x27becd0_0; 1 drivers
v0x27c4b90_0 .net "m_we", 0 0, v0x27beee0_0; 1 drivers
v0x27c4aa0_0 .net "m_wr_data", 63 0, v0x27bee40_0; 1 drivers
v0x27c4d60_0 .var "rd_data", 15 0;
v0x27c4c10_0 .alias "re", 0 0, v0x27c5af0_0;
v0x27c4c90_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27c4f00_0 .alias "we", 0 0, v0x27c5c80_0;
v0x27c4fd0_0 .alias "wrt_data", 15 0, v0x27c6720_0;
E_0x27bcab0 .event negedge, v0x27a9290_0;
L_0x27c9980 .part v0x27bc4a0_0, 2, 14;
L_0x27cb4b0 .part v0x27b1cb0_0, 2, 14;
S_0x27c15e0 .scope module, "iCache" "two_way_cache" 5 24, 6 1, S_0x27bc9c0;
 .timescale 0 0;
L_0x27befe0 .functor AND 1, v0x27beb20_0, v0x27c3300_0, C4<1>, C4<1>;
L_0x27b9510 .functor XNOR 1, v0x27c2b70_0, C4<1>, C4<0>, C4<0>;
L_0x27c7f90 .functor OR 1, C4<1>, v0x27beb20_0, C4<0>, C4<0>;
L_0x27c8080 .functor AND 1, L_0x27b9510, L_0x27c7f90, C4<1>, C4<1>;
L_0x27c81d0 .functor XNOR 1, v0x27c2d90_0, C4<1>, C4<0>, C4<0>;
L_0x27c8280 .functor OR 1, C4<1>, v0x27beb20_0, C4<0>, C4<0>;
L_0x27c8330 .functor AND 1, L_0x27c81d0, L_0x27c8280, C4<1>, C4<1>;
L_0x27c8840 .functor XNOR 1, v0x27c2b70_0, C4<1>, C4<0>, C4<0>;
L_0x27c8b60 .functor AND 1, L_0x27c8990, L_0x27c8a30, C4<1>, C4<1>;
L_0x27c8da0 .functor AND 1, L_0x27c8c10, L_0x27c8cb0, C4<1>, C4<1>;
L_0x27c9090 .functor XNOR 1, v0x27c2b70_0, C4<1>, C4<0>, C4<0>;
L_0x27c91e0 .functor XNOR 1, v0x27c2b70_0, C4<1>, C4<0>, C4<0>;
v0x27c1700_0 .net *"_s11", 0 0, L_0x27c8130; 1 drivers
v0x27c17a0_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x27c1840_0 .net *"_s14", 0 0, L_0x27c81d0; 1 drivers
v0x27c18e0_0 .net *"_s16", 0 0, L_0x27c8280; 1 drivers
v0x27c1990_0 .net *"_s18", 0 0, L_0x27c8330; 1 drivers
v0x27c1a30_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x27c1ad0_0 .net *"_s21", 0 0, L_0x27c8430; 1 drivers
v0x27c1b70_0 .net *"_s22", 0 0, C4<0>; 1 drivers
v0x27c1c10_0 .net *"_s24", 0 0, L_0x27c8520; 1 drivers
v0x27c1cb0_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x27c1d50_0 .net *"_s30", 0 0, L_0x27c8840; 1 drivers
v0x27c1df0_0 .net *"_s33", 0 0, L_0x27c8990; 1 drivers
v0x27c1e90_0 .net *"_s35", 0 0, L_0x27c8a30; 1 drivers
v0x27c1f30_0 .net *"_s36", 0 0, L_0x27c8b60; 1 drivers
v0x27c2050_0 .net *"_s39", 0 0, L_0x27c8c10; 1 drivers
v0x27c20f0_0 .net *"_s4", 0 0, L_0x27b9510; 1 drivers
v0x27c1fb0_0 .net *"_s41", 0 0, L_0x27c8cb0; 1 drivers
v0x27c2240_0 .net *"_s42", 0 0, L_0x27c8da0; 1 drivers
v0x27c2360_0 .net *"_s46", 0 0, C4<1>; 1 drivers
v0x27c23e0_0 .net *"_s48", 0 0, L_0x27c9090; 1 drivers
v0x27c22c0_0 .net *"_s51", 63 0, L_0x27c9140; 1 drivers
v0x27c2510_0 .net *"_s53", 63 0, L_0x27c9240; 1 drivers
v0x27c2460_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x27c2650_0 .net *"_s58", 0 0, L_0x27c91e0; 1 drivers
v0x27c25b0_0 .net *"_s6", 0 0, L_0x27c7f90; 1 drivers
v0x27c27a0_0 .net *"_s61", 8 0, L_0x27c9630; 1 drivers
v0x27c26f0_0 .net *"_s63", 8 0, L_0x27c96d0; 1 drivers
v0x27c2900_0 .net *"_s8", 0 0, L_0x27c8080; 1 drivers
v0x27c2840_0 .net "addr", 13 0, L_0x27c9980; 1 drivers
v0x27c2a70_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27c2980_0 .alias "dirty", 0 0, v0x27c4110_0;
v0x27c2bf0_0 .alias "hit", 0 0, v0x27c3f70_0;
v0x27c2af0_0 .var "line", 150 0;
v0x27c2b70_0 .var "match_hi", 0 0;
v0x27c2d90_0 .var "match_lo", 0 0;
v0x27c2e10 .array "mem", 31 0, 150 0;
v0x27c2c70_0 .alias "rd_data", 63 0, v0x27c4270_0;
v0x27c2d10_0 .net "re", 0 0, C4<1>; 1 drivers
v0x27c2fd0_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27c3050_0 .alias "tag_out", 8 0, v0x27c42f0_0;
v0x27c2ec0_0 .alias "toggle", 0 0, v0x27c4510_0;
v0x27c2f40_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x27c3250_0 .alias "we", 0 0, v0x27c4410_0;
v0x27c3300_0 .var "we_del", 0 0;
v0x27c30d0_0 .net "we_filt", 0 0, L_0x27befe0; 1 drivers
v0x27c3170_0 .alias "wr_data", 63 0, v0x27c46a0_0;
v0x27c3500_0 .var "x", 6 0;
E_0x27c12a0 .event edge, v0x27c2af0_0, v0x27c2840_0;
E_0x27c12d0 .event edge, v0x27c2840_0, v0x27c2d10_0, v0x27a9290_0;
E_0x27c1300/0 .event edge, v0x27c30d0_0, v0x27a9290_0;
E_0x27c1300/1 .event negedge, v0x27a9a40_0;
E_0x27c1300 .event/or E_0x27c1300/0, E_0x27c1300/1;
E_0x27c1330 .event edge, v0x27beb20_0;
L_0x27c8130 .part v0x27c2af0_0, 149, 1;
L_0x27c8430 .part v0x27c2af0_0, 74, 1;
L_0x27c8520 .functor MUXZ 1, C4<0>, L_0x27c8430, L_0x27c8330, C4<>;
L_0x27c86b0 .functor MUXZ 1, L_0x27c8520, L_0x27c8130, L_0x27c8080, C4<>;
L_0x27c8990 .part v0x27c2af0_0, 149, 1;
L_0x27c8a30 .part v0x27c2af0_0, 148, 1;
L_0x27c8c10 .part v0x27c2af0_0, 74, 1;
L_0x27c8cb0 .part v0x27c2af0_0, 73, 1;
L_0x27c8f00 .functor MUXZ 1, L_0x27c8da0, L_0x27c8b60, L_0x27c8840, C4<>;
L_0x27c9140 .part v0x27c2af0_0, 75, 64;
L_0x27c9240 .part v0x27c2af0_0, 0, 64;
L_0x27c93f0 .functor MUXZ 64, L_0x27c9240, L_0x27c9140, L_0x27c9090, C4<>;
L_0x27c9630 .part v0x27c2af0_0, 139, 9;
L_0x27c96d0 .part v0x27c2af0_0, 64, 9;
L_0x27c97f0 .functor MUXZ 9, L_0x27c96d0, L_0x27c9630, L_0x27c91e0, C4<>;
S_0x27bf570 .scope module, "dCache" "two_way_cache" 5 37, 6 1, S_0x27bc9c0;
 .timescale 0 0;
L_0x27c8ea0 .functor AND 1, v0x27be630_0, v0x27c1050_0, C4<1>, C4<1>;
L_0x27c9ab0 .functor XNOR 1, v0x27c0ad0_0, C4<1>, C4<0>, C4<0>;
L_0x27c9b60 .functor OR 1, v0x27be340_0, v0x27be630_0, C4<0>, C4<0>;
L_0x27c9c50 .functor AND 1, L_0x27c9ab0, L_0x27c9b60, C4<1>, C4<1>;
L_0x27c9e00 .functor XNOR 1, v0x27c0cf0_0, C4<1>, C4<0>, C4<0>;
L_0x27c9e60 .functor OR 1, v0x27be340_0, v0x27be630_0, C4<0>, C4<0>;
L_0x27c9f50 .functor AND 1, L_0x27c9e00, L_0x27c9e60, C4<1>, C4<1>;
L_0x27c9da0 .functor XNOR 1, v0x27c0ad0_0, C4<1>, C4<0>, C4<0>;
L_0x27ca710 .functor AND 1, L_0x27ca540, L_0x27ca5e0, C4<1>, C4<1>;
L_0x27ca950 .functor AND 1, L_0x27ca7c0, L_0x27ca860, C4<1>, C4<1>;
L_0x27cabf0 .functor XNOR 1, v0x27c0ad0_0, C4<1>, C4<0>, C4<0>;
L_0x27cad40 .functor XNOR 1, v0x27c0ad0_0, C4<1>, C4<0>, C4<0>;
v0x27bf6c0_0 .net *"_s11", 0 0, L_0x27c9d00; 1 drivers
v0x27bf740_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x27bf7c0_0 .net *"_s14", 0 0, L_0x27c9e00; 1 drivers
v0x27bf840_0 .net *"_s16", 0 0, L_0x27c9e60; 1 drivers
v0x27bf8f0_0 .net *"_s18", 0 0, L_0x27c9f50; 1 drivers
v0x27bf990_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x27bfa30_0 .net *"_s21", 0 0, L_0x27ca000; 1 drivers
v0x27bfad0_0 .net *"_s22", 0 0, C4<0>; 1 drivers
v0x27bfb70_0 .net *"_s24", 0 0, L_0x27ca0f0; 1 drivers
v0x27bfc10_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x27bfcb0_0 .net *"_s30", 0 0, L_0x27c9da0; 1 drivers
v0x27bfd50_0 .net *"_s33", 0 0, L_0x27ca540; 1 drivers
v0x27bfdf0_0 .net *"_s35", 0 0, L_0x27ca5e0; 1 drivers
v0x27bfe90_0 .net *"_s36", 0 0, L_0x27ca710; 1 drivers
v0x27bffb0_0 .net *"_s39", 0 0, L_0x27ca7c0; 1 drivers
v0x27c0050_0 .net *"_s4", 0 0, L_0x27c9ab0; 1 drivers
v0x27bff10_0 .net *"_s41", 0 0, L_0x27ca860; 1 drivers
v0x27c01a0_0 .net *"_s42", 0 0, L_0x27ca950; 1 drivers
v0x27c02c0_0 .net *"_s46", 0 0, C4<1>; 1 drivers
v0x27c0340_0 .net *"_s48", 0 0, L_0x27cabf0; 1 drivers
v0x27c0220_0 .net *"_s51", 63 0, L_0x27caca0; 1 drivers
v0x27c0470_0 .net *"_s53", 63 0, L_0x27cada0; 1 drivers
v0x27c03c0_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x27c05b0_0 .net *"_s58", 0 0, L_0x27cad40; 1 drivers
v0x27c0510_0 .net *"_s6", 0 0, L_0x27c9b60; 1 drivers
v0x27c0700_0 .net *"_s61", 8 0, L_0x27cb1e0; 1 drivers
v0x27c0650_0 .net *"_s63", 8 0, L_0x27cb280; 1 drivers
v0x27c0860_0 .net *"_s8", 0 0, L_0x27c9c50; 1 drivers
v0x27c07a0_0 .net "addr", 13 0, L_0x27cb4b0; 1 drivers
v0x27c09d0_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27c08e0_0 .alias "dirty", 0 0, v0x27c37e0_0;
v0x27c0b50_0 .alias "hit", 0 0, v0x27c3910_0;
v0x27c0a50_0 .var "line", 150 0;
v0x27c0ad0_0 .var "match_hi", 0 0;
v0x27c0cf0_0 .var "match_lo", 0 0;
v0x27c0d70 .array "mem", 31 0, 150 0;
v0x27c0bd0_0 .alias "rd_data", 63 0, v0x27c39e0_0;
v0x27c0f20_0 .alias "re", 0 0, v0x27c3b80_0;
v0x27c0df0_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27c0e70_0 .alias "tag_out", 8 0, v0x27c3cd0_0;
v0x27c10f0_0 .alias "toggle", 0 0, v0x27c3d50_0;
v0x27c1170_0 .alias "wdirty", 0 0, v0x27c3890_0;
v0x27c0fa0_0 .alias "we", 0 0, v0x27c3e20_0;
v0x27c1050_0 .var "we_del", 0 0;
v0x27c1360_0 .net "we_filt", 0 0, L_0x27c8ea0; 1 drivers
v0x27c13e0_0 .alias "wr_data", 63 0, v0x27c3ef0_0;
v0x27c1220_0 .var "x", 6 0;
E_0x27bf310 .event edge, v0x27c0a50_0, v0x27c07a0_0;
E_0x27bf180 .event edge, v0x27c07a0_0, v0x27be340_0, v0x27a9290_0;
E_0x27bf1b0/0 .event edge, v0x27c1360_0, v0x27a9290_0;
E_0x27bf1b0/1 .event negedge, v0x27a9a40_0;
E_0x27bf1b0 .event/or E_0x27bf1b0/0, E_0x27bf1b0/1;
E_0x27bf660 .event edge, v0x27be630_0;
L_0x27c9d00 .part v0x27c0a50_0, 149, 1;
L_0x27ca000 .part v0x27c0a50_0, 74, 1;
L_0x27ca0f0 .functor MUXZ 1, C4<0>, L_0x27ca000, L_0x27c9f50, C4<>;
L_0x27ca280 .functor MUXZ 1, L_0x27ca0f0, L_0x27c9d00, L_0x27c9c50, C4<>;
L_0x27ca540 .part v0x27c0a50_0, 149, 1;
L_0x27ca5e0 .part v0x27c0a50_0, 148, 1;
L_0x27ca7c0 .part v0x27c0a50_0, 74, 1;
L_0x27ca860 .part v0x27c0a50_0, 73, 1;
L_0x27caab0 .functor MUXZ 1, L_0x27ca950, L_0x27ca710, L_0x27c9da0, C4<>;
L_0x27caca0 .part v0x27c0a50_0, 75, 64;
L_0x27cada0 .part v0x27c0a50_0, 0, 64;
L_0x27caf50 .functor MUXZ 64, L_0x27cada0, L_0x27caca0, L_0x27cabf0, C4<>;
L_0x27cb1e0 .part v0x27c0a50_0, 139, 9;
L_0x27cb280 .part v0x27c0a50_0, 64, 9;
L_0x27cb320 .functor MUXZ 9, L_0x27cb280, L_0x27cb1e0, L_0x27cad40, C4<>;
S_0x27bd960 .scope module, "controller" "two_way_cache_controller" 5 50, 7 1, S_0x27bc9c0;
 .timescale 0 0;
P_0x27bda58 .param/l "DCACHE_TO_MEM" 7 25, C4<010>;
P_0x27bda80 .param/l "IDLE" 7 23, C4<000>;
P_0x27bdaa8 .param/l "MEM_TO_DCACHE" 7 26, C4<011>;
P_0x27bdad0 .param/l "MEM_TO_ICACHE" 7 29, C4<110>;
P_0x27bdaf8 .param/l "READ_DCACHE" 7 27, C4<100>;
P_0x27bdb20 .param/l "READ_ICACHE" 7 28, C4<101>;
P_0x27bdb48 .param/l "WRITE_DCACHE" 7 24, C4<001>;
v0x27bd6f0_0 .var "allow_hlt", 0 0;
v0x27bde40_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27b7570_0 .alias "d_addr", 15 0, v0x27c5d00_0;
v0x27bdfd0_0 .alias "d_dirty_read", 0 0, v0x27c37e0_0;
v0x27be080_0 .var "d_dirty_write", 0 0;
v0x27be120_0 .alias "d_hit", 0 0, v0x27c3910_0;
v0x27be200_0 .alias "d_rd_data", 63 0, v0x27c39e0_0;
v0x27be2a0_0 .var "d_rdy", 0 0;
v0x27be340_0 .var "d_re", 0 0;
v0x27be3e0_0 .var "d_sel", 1 0;
v0x27be480_0 .alias "d_tag", 8 0, v0x27c3cd0_0;
v0x27be520_0 .var "d_toggle", 0 0;
v0x27be630_0 .var "d_we", 0 0;
v0x27be6d0_0 .var "d_wr_data", 63 0;
v0x27be7f0_0 .alias "i_addr", 15 0, v0x27c61c0_0;
v0x27be870_0 .alias "i_hit", 0 0, v0x27c3f70_0;
v0x27be750_0 .var "i_rdy", 0 0;
v0x27be980_0 .var "i_sel", 1 0;
v0x27beaa0_0 .alias "i_tag", 8 0, v0x27c42f0_0;
v0x27beb20_0 .var "i_we", 0 0;
v0x27bea00_0 .var "i_wr_data", 63 0;
v0x27bec50_0 .var "m_addr", 13 0;
v0x27beba0_0 .alias "m_rd_data", 63 0, v0x27c4720_0;
v0x27bed90_0 .alias "m_rdy", 0 0, v0x27c49d0_0;
v0x27becd0_0 .var "m_re", 0 0;
v0x27beee0_0 .var "m_we", 0 0;
v0x27bee40_0 .var "m_wr_data", 63 0;
v0x27bf070_0 .var "nextState", 2 0;
v0x27bef60_0 .alias "re", 0 0, v0x27c5af0_0;
v0x27bf1e0_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27bf360_0 .var "state", 2 0;
v0x27bf3e0_0 .alias "we", 0 0, v0x27c5c80_0;
v0x27bf260_0 .alias "wrt_data", 15 0, v0x27c6720_0;
E_0x27bd0a0/0 .event edge, v0x27bc4a0_0, v0x27bd370_0, v0x27be200_0, v0x27aa110_0;
E_0x27bd0a0/1 .event edge, v0x27bf360_0, v0x27ba470_0, v0x27be120_0, v0x27bdfd0_0;
E_0x27bd0a0/2 .event edge, v0x27aa070_0, v0x27be870_0, v0x27b6bc0_0, v0x27be480_0;
E_0x27bd0a0/3 .event edge, v0x27bd410_0;
E_0x27bd0a0 .event/or E_0x27bd0a0/0, E_0x27bd0a0/1, E_0x27bd0a0/2, E_0x27bd0a0/3;
S_0x27bcae0 .scope module, "memory" "unified_mem" 5 82, 8 1, S_0x27bc9c0;
 .timescale 0 0;
P_0x27bcbd8 .param/l "IDLE" 8 20, C4<00>;
P_0x27bcc00 .param/l "READ" 8 22, C4<10>;
P_0x27bcc28 .param/l "WRITE" 8 21, C4<01>;
v0x27bce40_0 .alias "addr", 13 0, v0x27c4870_0;
v0x27bcf00_0 .var "addr_capture", 13 0;
v0x27bcfa0_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27bd020_0 .var "clr_cnt", 0 0;
v0x27bd0d0_0 .var "int_re", 0 0;
v0x27bd170_0 .var "int_we", 0 0;
v0x27bd250 .array "mem", 65535 0, 15 0;
v0x27bd2d0_0 .var "nxt_state", 1 0;
v0x27bd370_0 .var "rd_data", 63 0;
v0x27bd410_0 .var "rdy", 0 0;
v0x27bd4b0_0 .alias "re", 0 0, v0x27c4940_0;
v0x27bd550_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27bd5d0_0 .var "state", 1 0;
v0x27bd670_0 .var "wait_state_cnt", 1 0;
v0x27bd790_0 .alias "wdata", 63 0, v0x27c4aa0_0;
v0x27bd830_0 .alias "we", 0 0, v0x27c4b90_0;
E_0x27bcd40 .event edge, v0x27bd670_0, v0x27bd830_0, v0x27bd4b0_0, v0x27bd5d0_0;
E_0x27bcda0 .event edge, v0x27bd0d0_0, v0x27a9290_0;
E_0x27bcdf0 .event edge, v0x27bd170_0, v0x27a9290_0;
S_0x27bbc10 .scope module, "iPC" "pc" 4 57, 9 1, S_0x27a8e70;
 .timescale 0 0;
v0x27bbd00_0 .net *"_s0", 31 0, L_0x27cb5e0; 1 drivers
v0x27bc0a0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x27bc120_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x27bc1a0_0 .net *"_s6", 31 0, L_0x27cb7e0; 1 drivers
v0x27bc220_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27bc2a0_0 .alias "dst_ID_EX", 15 0, v0x27c5b70_0;
v0x27bc320_0 .alias "flow_change_ID_EX", 0 0, v0x27c5e60_0;
v0x27bc3a0_0 .alias "i_rdy", 0 0, v0x27c60b0_0;
v0x27bc420_0 .net "nxt_pc", 15 0, L_0x27cb990; 1 drivers
v0x27bc4a0_0 .var "pc", 15 0;
v0x27bc520_0 .var "pc_EX_DM", 15 0;
v0x27bc5a0_0 .var "pc_ID_EX", 15 0;
v0x27bc620_0 .var "pc_IM_ID", 15 0;
v0x27bc6a0_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27bc7a0_0 .alias "stall_EX_DM", 0 0, v0x27c76f0_0;
v0x27bc8b0_0 .alias "stall_ID_EX", 0 0, v0x27c79c0_0;
v0x27bc720_0 .alias "stall_IM_ID", 0 0, v0x27c7ad0_0;
L_0x27cb5e0 .concat [ 16 16 0 0], v0x27bc4a0_0, C4<0000000000000000>;
L_0x27cb7e0 .arith/sum 32, L_0x27cb5e0, C4<00000000000000000000000000000001>;
L_0x27cb990 .part L_0x27cb7e0, 0, 16;
S_0x27b7d20 .scope module, "iID" "id" 4 78, 10 1, S_0x27a8e70;
 .timescale 0 0;
P_0x27b7e18 .param/l "ADD" 11 5, C4<000>;
P_0x27b7e40 .param/l "ADDi" 11 17, C4<0000>;
P_0x27b7e68 .param/l "AND" 11 7, C4<010>;
P_0x27b7e90 .param/l "ANDi" 11 20, C4<0011>;
P_0x27b7eb8 .param/l "BRi" 11 29, C4<1100>;
P_0x27b7ee0 .param/l "HLTi" 11 32, C4<1111>;
P_0x27b7f08 .param/l "IMM2SRC0" 11 40, C4<11>;
P_0x27b7f30 .param/l "IMM2SRC1" 11 46, C4<01>;
P_0x27b7f58 .param/l "IMM_BR2SRC0" 11 38, C4<01>;
P_0x27b7f80 .param/l "IMM_JMP2SRC0" 11 39, C4<10>;
P_0x27b7fa8 .param/l "JALi" 11 30, C4<1101>;
P_0x27b7fd0 .param/l "JRi" 11 31, C4<1110>;
P_0x27b7ff8 .param/l "LHB" 11 12, C4<111>;
P_0x27b8020 .param/l "LHBi" 11 27, C4<1010>;
P_0x27b8048 .param/l "LLBi" 11 28, C4<1011>;
P_0x27b8070 .param/l "LWi" 11 25, C4<1000>;
P_0x27b8098 .param/l "NOR" 11 8, C4<011>;
P_0x27b80c0 .param/l "NORi" 11 21, C4<0100>;
P_0x27b80e8 .param/l "NPC2SRC1" 11 47, C4<10>;
P_0x27b8110 .param/l "PADDSBi" 11 18, C4<0001>;
P_0x27b8138 .param/l "RF2SRC0" 11 37, C4<00>;
P_0x27b8160 .param/l "RF2SRC1" 11 45, C4<00>;
P_0x27b8188 .param/l "SLL" 11 9, C4<100>;
P_0x27b81b0 .param/l "SLLi" 11 22, C4<0101>;
P_0x27b81d8 .param/l "SRA" 11 11, C4<110>;
P_0x27b8200 .param/l "SRAi" 11 24, C4<0111>;
P_0x27b8228 .param/l "SRL" 11 10, C4<101>;
P_0x27b8250 .param/l "SRLi" 11 23, C4<0110>;
P_0x27b8278 .param/l "SUB" 11 6, C4<001>;
P_0x27b82a0 .param/l "SUBi" 11 19, C4<0010>;
P_0x27b82c8 .param/l "SWi" 11 26, C4<1001>;
L_0x27caa50 .functor OR 1, v0x27a9480_0, v0x27ba3f0_0, C4<0>, C4<0>;
L_0x27cbb10 .functor OR 1, L_0x27caa50, v0x27ba8d0_0, C4<0>, C4<0>;
L_0x27cbb70 .functor OR 1, L_0x27cbb10, v0x27ba850_0, C4<0>, C4<0>;
L_0x27cbcc0 .functor AND 1, L_0x27cbc20, v0x27bb570_0, C4<1>, C4<1>;
L_0x27cbe60 .functor AND 1, L_0x27cbd70, v0x27bb5f0_0, C4<1>, C4<1>;
L_0x27cbf10 .functor OR 1, L_0x27cbcc0, L_0x27cbe60, C4<0>, C4<0>;
L_0x27cc310 .functor AND 1, v0x27ba4f0_0, L_0x27cc220, C4<1>, C4<1>;
L_0x27cc3c0 .functor OR 1, L_0x27cc310, v0x27ba8d0_0, C4<0>, C4<0>;
L_0x27cc510 .functor OR 1, L_0x27cc3c0, L_0x27cc130, C4<0>, C4<0>;
L_0x27cc6b0 .functor OR 1, L_0x27cc510, L_0x27cc610, C4<0>, C4<0>;
v0x27b8e30_0 .net *"_s0", 0 0, L_0x27caa50; 1 drivers
v0x27b8ef0_0 .net *"_s10", 0 0, L_0x27cbd70; 1 drivers
v0x27b8f90_0 .net *"_s12", 0 0, L_0x27cbe60; 1 drivers
v0x27b9030_0 .net *"_s14", 0 0, L_0x27cbf10; 1 drivers
v0x27b90e0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x27b9180_0 .net *"_s2", 0 0, L_0x27cbb10; 1 drivers
v0x27b9260_0 .net *"_s21", 0 0, L_0x27cc220; 1 drivers
v0x27b9300_0 .net *"_s22", 0 0, L_0x27cc310; 1 drivers
v0x27b93f0_0 .net *"_s24", 0 0, L_0x27cc3c0; 1 drivers
v0x27b9490_0 .net *"_s26", 0 0, L_0x27cc510; 1 drivers
v0x27b9590_0 .net *"_s29", 0 0, L_0x27cc610; 1 drivers
v0x27b9630_0 .net *"_s6", 0 0, L_0x27cbc20; 1 drivers
v0x27b9740_0 .net *"_s8", 0 0, L_0x27cbcc0; 1 drivers
v0x27b97e0_0 .var "alu_func", 2 0;
v0x27b9900_0 .var "alu_func_ID_EX", 2 0;
v0x27b9980_0 .var "br_instr", 0 0;
v0x27b9860_0 .var "br_instr_ID_EX", 0 0;
v0x27b9ac0_0 .var "byp0_DM", 0 0;
v0x27b9be0_0 .var "byp0_EX", 0 0;
v0x27b9c60_0 .var "byp1_DM", 0 0;
v0x27b9b40_0 .var "byp1_EX", 0 0;
v0x27b9d90_0 .alias "cc_ID_EX", 2 0, v0x27c5660_0;
v0x27b9d10_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27b9ed0_0 .var "clk_nv", 0 0;
v0x27b9e10_0 .var "clk_nv_ID_EX", 0 0;
v0x27ba020_0 .var "clk_z", 0 0;
v0x27b9f50_0 .var "clk_z_ID_EX", 0 0;
v0x27ba180_0 .var "dm_re", 0 0;
v0x27ba0a0_0 .var "dm_re_EX_DM", 0 0;
v0x27ba2f0_0 .var "dm_re_ID_EX", 0 0;
v0x27ba200_0 .var "dm_we", 0 0;
v0x27ba470_0 .var "dm_we_EX_DM", 0 0;
v0x27ba370_0 .var "dm_we_ID_EX", 0 0;
v0x27ba3f0_0 .var "flow_change_EX_DM", 0 0;
v0x27ba610_0 .alias "flow_change_ID_EX", 0 0, v0x27c5e60_0;
v0x27ba690_0 .net "flush", 0 0, L_0x27cbb70; 1 drivers
v0x27ba4f0_0 .var "hlt", 0 0;
v0x27ba570_0 .var "hlt_DM_WB", 0 0;
v0x27ba850_0 .var "hlt_EX_DM", 0 0;
v0x27ba8d0_0 .var "hlt_ID_EX", 0 0;
v0x27ba710_0 .alias "i_rdy", 0 0, v0x27c60b0_0;
v0x27ba790_0 .alias "instr", 15 0, v0x27c6000_0;
v0x27baab0_0 .var "instr_ID_EX", 11 0;
v0x27bab30_0 .var "instr_IM_ID", 15 0;
v0x27ba950_0 .var "jmp_imm", 0 0;
v0x27ba9d0_0 .var "jmp_imm_EX_DM", 0 0;
v0x27bad30_0 .var "jmp_imm_ID_EX", 0 0;
v0x27badb0_0 .var "jmp_reg", 0 0;
v0x27babb0_0 .var "jmp_reg_ID_EX", 0 0;
v0x27bac60_0 .net "load_use_hazard", 0 0, L_0x27cc130; 1 drivers
v0x27bafd0_0 .var "padd", 0 0;
v0x27bb050_0 .var "padd_ID_EX", 0 0;
v0x27bae30_0 .var "rf_dst_addr", 3 0;
v0x27baeb0_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x27bb290_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x27bb310_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x27bb0d0_0 .var "rf_p0_addr", 3 0;
v0x27bb180_0 .var "rf_p1_addr", 3 0;
v0x27bb570_0 .var "rf_re0", 0 0;
v0x27bb5f0_0 .var "rf_re1", 0 0;
v0x27bb390_0 .var "rf_we", 0 0;
v0x27bb410_0 .var "rf_we_DM_WB", 0 0;
v0x27bb4c0_0 .var "rf_we_EX_DM", 0 0;
v0x27bb870_0 .var "rf_we_ID_EX", 0 0;
v0x27bb670_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27bb6f0_0 .var "src0sel", 1 0;
v0x27bb770_0 .var "src0sel_ID_EX", 1 0;
v0x27bbb10_0 .var "src1sel", 1 0;
v0x27bb8f0_0 .var "src1sel_ID_EX", 1 0;
v0x27bb9a0_0 .alias "stall_DM_WB", 0 0, v0x27c7620_0;
v0x27bba50_0 .alias "stall_EX_DM", 0 0, v0x27c76f0_0;
v0x27bbdd0_0 .alias "stall_ID_EX", 0 0, v0x27c79c0_0;
v0x27bbb90_0 .alias "stall_IM_ID", 0 0, v0x27c7ad0_0;
E_0x27b8de0 .event edge, v0x27bab30_0;
L_0x27cbc20 .cmp/eq 4, v0x27bb310_0, v0x27bb0d0_0;
L_0x27cbd70 .cmp/eq 4, v0x27bb310_0, v0x27bb180_0;
L_0x27cc130 .functor MUXZ 1, C4<0>, v0x27ba2f0_0, L_0x27cbf10, C4<>;
L_0x27cc220 .reduce/nor L_0x27cbb70;
L_0x27cc610 .reduce/nor v0x27be750_0;
L_0x27cc810 .reduce/nor v0x27be750_0;
L_0x27cc8b0 .reduce/nor v0x27be750_0;
L_0x27cc950 .reduce/nor v0x27be750_0;
L_0x27ccb00 .part v0x27baab0_0, 9, 3;
S_0x27b7360 .scope module, "iRF" "rf" 4 93, 12 1, S_0x27a8e70;
 .timescale 0 0;
v0x27b74d0_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27b7600_0 .alias "dst", 15 0, v0x27c7250_0;
v0x27b7680_0 .alias "dst_addr", 3 0, v0x27c6c40_0;
v0x27b7720_0 .alias "hlt", 0 0, v0x27c5f80_0;
v0x27b77a0_0 .var/i "indx", 31 0;
v0x27b7840 .array "mem", 15 0, 15 0;
v0x27b78c0_0 .var "p0", 15 0;
v0x27b7940_0 .alias "p0_addr", 3 0, v0x27c6ec0_0;
v0x27b7a10_0 .var "p1", 15 0;
v0x27b7ac0_0 .alias "p1_addr", 3 0, v0x27c6de0_0;
v0x27b7b40_0 .alias "re0", 0 0, v0x27c7080_0;
v0x27b7be0_0 .alias "re1", 0 0, v0x27c6f90_0;
v0x27b7c80_0 .alias "we", 0 0, v0x27c7100_0;
E_0x27b7050 .event edge, v0x27b7ac0_0, v0x27b7be0_0, v0x27a9290_0;
E_0x27b70a0 .event edge, v0x27b7940_0, v0x27b7b40_0, v0x27a9290_0;
E_0x27b7470 .event edge, v0x27aa300_0, v0x27b7680_0, v0x27b7c80_0, v0x27a9290_0;
S_0x27b30b0 .scope module, "ISRCMUX" "src_mux" 4 100, 13 1, S_0x27a8e70;
 .timescale 0 0;
P_0x27b31a8 .param/l "ADD" 11 5, C4<000>;
P_0x27b31d0 .param/l "ADDi" 11 17, C4<0000>;
P_0x27b31f8 .param/l "AND" 11 7, C4<010>;
P_0x27b3220 .param/l "ANDi" 11 20, C4<0011>;
P_0x27b3248 .param/l "BRi" 11 29, C4<1100>;
P_0x27b3270 .param/l "HLTi" 11 32, C4<1111>;
P_0x27b3298 .param/l "IMM2SRC0" 11 40, C4<11>;
P_0x27b32c0 .param/l "IMM2SRC1" 11 46, C4<01>;
P_0x27b32e8 .param/l "IMM_BR2SRC0" 11 38, C4<01>;
P_0x27b3310 .param/l "IMM_JMP2SRC0" 11 39, C4<10>;
P_0x27b3338 .param/l "JALi" 11 30, C4<1101>;
P_0x27b3360 .param/l "JRi" 11 31, C4<1110>;
P_0x27b3388 .param/l "LHB" 11 12, C4<111>;
P_0x27b33b0 .param/l "LHBi" 11 27, C4<1010>;
P_0x27b33d8 .param/l "LLBi" 11 28, C4<1011>;
P_0x27b3400 .param/l "LWi" 11 25, C4<1000>;
P_0x27b3428 .param/l "NOR" 11 8, C4<011>;
P_0x27b3450 .param/l "NORi" 11 21, C4<0100>;
P_0x27b3478 .param/l "NPC2SRC1" 11 47, C4<10>;
P_0x27b34a0 .param/l "PADDSBi" 11 18, C4<0001>;
P_0x27b34c8 .param/l "RF2SRC0" 11 37, C4<00>;
P_0x27b34f0 .param/l "RF2SRC1" 11 45, C4<00>;
P_0x27b3518 .param/l "SLL" 11 9, C4<100>;
P_0x27b3540 .param/l "SLLi" 11 22, C4<0101>;
P_0x27b3568 .param/l "SRA" 11 11, C4<110>;
P_0x27b3590 .param/l "SRAi" 11 24, C4<0111>;
P_0x27b35b8 .param/l "SRL" 11 10, C4<101>;
P_0x27b35e0 .param/l "SRLi" 11 23, C4<0110>;
P_0x27b3608 .param/l "SUB" 11 6, C4<001>;
P_0x27b3630 .param/l "SUBi" 11 19, C4<0010>;
P_0x27b3658 .param/l "SWi" 11 26, C4<1001>;
v0x27b4900_0 .net "RF_p0", 15 0, L_0x27ccc40; 1 drivers
v0x27b49a0_0 .net "RF_p1", 15 0, L_0x27ccd80; 1 drivers
v0x27b4a40_0 .net *"_s0", 15 0, L_0x27ccba0; 1 drivers
v0x27b4ae0_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x27b4b90_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x27b4c30_0 .net *"_s14", 0 0, L_0x27cc090; 1 drivers
v0x27b4d10_0 .net *"_s16", 2 0, L_0x27cd170; 1 drivers
v0x27b4db0_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x27b4ea0_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x27b4f40_0 .net *"_s22", 0 0, L_0x27cd020; 1 drivers
v0x27b5040_0 .net *"_s25", 0 0, L_0x27cd4d0; 1 drivers
v0x27b50e0_0 .net *"_s26", 6 0, L_0x27cd600; 1 drivers
v0x27b51f0_0 .net *"_s29", 8 0, L_0x27cd890; 1 drivers
v0x27b5290_0 .net *"_s30", 15 0, L_0x27cd930; 1 drivers
v0x27b53b0_0 .net *"_s32", 2 0, L_0x27cd9d0; 1 drivers
v0x27b5450_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x27b5310_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x27b55a0_0 .net *"_s38", 0 0, L_0x27cd320; 1 drivers
v0x27b56c0_0 .net *"_s4", 15 0, L_0x27ccce0; 1 drivers
v0x27b5740_0 .net *"_s41", 0 0, L_0x27cdc70; 1 drivers
v0x27b5620_0 .net *"_s42", 3 0, L_0x27cdd10; 1 drivers
v0x27b5870_0 .net *"_s44", 15 0, L_0x27cdf20; 1 drivers
v0x27b57c0_0 .net *"_s47", 0 0, L_0x27cdfc0; 1 drivers
v0x27b59b0_0 .net *"_s48", 11 0, L_0x27ce210; 1 drivers
v0x27b5910_0 .net *"_s51", 3 0, L_0x27ce3c0; 1 drivers
v0x27b5b00_0 .net *"_s52", 15 0, L_0x27ce170; 1 drivers
v0x27b5a50_0 .net *"_s54", 15 0, L_0x27ce510; 1 drivers
v0x27b5c60_0 .net *"_s56", 15 0, L_0x27ce6c0; 1 drivers
v0x27b5ba0_0 .net *"_s60", 2 0, L_0x27cea10; 1 drivers
v0x27b5dd0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x27b5ce0_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x27b5f50_0 .net *"_s66", 0 0, L_0x27cdb00; 1 drivers
v0x27b5e50_0 .net *"_s68", 2 0, L_0x27ce8f0; 1 drivers
v0x27b60e0_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x27b5fd0_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x27b6280_0 .net *"_s74", 0 0, L_0x27ceb00; 1 drivers
v0x27b6160_0 .net *"_s77", 0 0, L_0x27cec80; 1 drivers
v0x27b6200_0 .net *"_s78", 7 0, L_0x27cf0f0; 1 drivers
v0x27b6440_0 .net *"_s8", 2 0, L_0x27ccf80; 1 drivers
v0x27b64c0_0 .net *"_s81", 7 0, L_0x27cf000; 1 drivers
v0x27b6300_0 .net *"_s82", 15 0, L_0x27cf4d0; 1 drivers
v0x27b63a0_0 .net *"_s84", 15 0, L_0x27cf3d0; 1 drivers
v0x27b66a0_0 .alias "byp0_DM", 0 0, v0x27c5320_0;
v0x27b6720_0 .alias "byp0_EX", 0 0, v0x27c53f0_0;
v0x27b6540_0 .alias "byp1_DM", 0 0, v0x27c54c0_0;
v0x27b65e0_0 .alias "byp1_EX", 0 0, v0x27c5590_0;
v0x27b6920_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27b69a0_0 .alias "dst_DM_WB", 15 0, v0x27c7250_0;
v0x27b67a0_0 .alias "dst_EX_DM", 15 0, v0x27c5d00_0;
v0x27b6820_0 .alias "imm_ID_EX", 11 0, v0x27c6300_0;
v0x27b68a0_0 .alias "p0", 15 0, v0x27c6810_0;
v0x27b6bc0_0 .var "p0_EX_DM", 15 0;
v0x27b6a40_0 .var "p0_ID_EX", 15 0;
v0x27b6ae0_0 .alias "p1", 15 0, v0x27c6990_0;
v0x27b6e00_0 .var "p1_ID_EX", 15 0;
v0x27b6e80_0 .alias "pc_ID_EX", 15 0, v0x27c6d10_0;
v0x27b6c40_0 .alias "src0", 15 0, v0x27bf0f0_0;
v0x27b6cc0_0 .alias "src0sel_ID_EX", 1 0, v0x27c75a0_0;
v0x27b6d40_0 .alias "src1", 15 0, v0x27c7320_0;
v0x27b70e0_0 .alias "src1sel_ID_EX", 1 0, v0x27c77a0_0;
v0x27b6f00_0 .alias "stall_EX_DM", 0 0, v0x27c76f0_0;
v0x27b6fd0_0 .alias "stall_ID_EX", 0 0, v0x27c79c0_0;
L_0x27ccba0 .functor MUXZ 16, v0x27b6a40_0, v0x27aa300_0, v0x27b9ac0_0, C4<>;
L_0x27ccc40 .functor MUXZ 16, L_0x27ccba0, v0x27b1cb0_0, v0x27b9be0_0, C4<>;
L_0x27ccce0 .functor MUXZ 16, v0x27b6e00_0, v0x27aa300_0, v0x27b9c60_0, C4<>;
L_0x27ccd80 .functor MUXZ 16, L_0x27ccce0, v0x27b1cb0_0, v0x27b9b40_0, C4<>;
L_0x27ccf80 .concat [ 2 1 0 0], v0x27bb770_0, C4<0>;
L_0x27cc090 .cmp/eq 3, L_0x27ccf80, C4<000>;
L_0x27cd170 .concat [ 2 1 0 0], v0x27bb770_0, C4<0>;
L_0x27cd020 .cmp/eq 3, L_0x27cd170, C4<001>;
L_0x27cd4d0 .part v0x27baab0_0, 8, 1;
LS_0x27cd600_0_0 .concat [ 1 1 1 1], L_0x27cd4d0, L_0x27cd4d0, L_0x27cd4d0, L_0x27cd4d0;
LS_0x27cd600_0_4 .concat [ 1 1 1 0], L_0x27cd4d0, L_0x27cd4d0, L_0x27cd4d0;
L_0x27cd600 .concat [ 4 3 0 0], LS_0x27cd600_0_0, LS_0x27cd600_0_4;
L_0x27cd890 .part v0x27baab0_0, 0, 9;
L_0x27cd930 .concat [ 9 7 0 0], L_0x27cd890, L_0x27cd600;
L_0x27cd9d0 .concat [ 2 1 0 0], v0x27bb770_0, C4<0>;
L_0x27cd320 .cmp/eq 3, L_0x27cd9d0, C4<010>;
L_0x27cdc70 .part v0x27baab0_0, 11, 1;
L_0x27cdd10 .concat [ 1 1 1 1], L_0x27cdc70, L_0x27cdc70, L_0x27cdc70, L_0x27cdc70;
L_0x27cdf20 .concat [ 12 4 0 0], v0x27baab0_0, L_0x27cdd10;
L_0x27cdfc0 .part v0x27baab0_0, 3, 1;
LS_0x27ce210_0_0 .concat [ 1 1 1 1], L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0;
LS_0x27ce210_0_4 .concat [ 1 1 1 1], L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0;
LS_0x27ce210_0_8 .concat [ 1 1 1 1], L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0, L_0x27cdfc0;
L_0x27ce210 .concat [ 4 4 4 0], LS_0x27ce210_0_0, LS_0x27ce210_0_4, LS_0x27ce210_0_8;
L_0x27ce3c0 .part v0x27baab0_0, 0, 4;
L_0x27ce170 .concat [ 4 12 0 0], L_0x27ce3c0, L_0x27ce210;
L_0x27ce510 .functor MUXZ 16, L_0x27ce170, L_0x27cdf20, L_0x27cd320, C4<>;
L_0x27ce6c0 .functor MUXZ 16, L_0x27ce510, L_0x27cd930, L_0x27cd020, C4<>;
L_0x27ce850 .functor MUXZ 16, L_0x27ce6c0, L_0x27ccc40, L_0x27cc090, C4<>;
L_0x27cea10 .concat [ 2 1 0 0], v0x27bb8f0_0, C4<0>;
L_0x27cdb00 .cmp/eq 3, L_0x27cea10, C4<000>;
L_0x27ce8f0 .concat [ 2 1 0 0], v0x27bb8f0_0, C4<0>;
L_0x27ceb00 .cmp/eq 3, L_0x27ce8f0, C4<010>;
L_0x27cec80 .part v0x27baab0_0, 7, 1;
LS_0x27cf0f0_0_0 .concat [ 1 1 1 1], L_0x27cec80, L_0x27cec80, L_0x27cec80, L_0x27cec80;
LS_0x27cf0f0_0_4 .concat [ 1 1 1 1], L_0x27cec80, L_0x27cec80, L_0x27cec80, L_0x27cec80;
L_0x27cf0f0 .concat [ 4 4 0 0], LS_0x27cf0f0_0_0, LS_0x27cf0f0_0_4;
L_0x27cf000 .part v0x27baab0_0, 0, 8;
L_0x27cf4d0 .concat [ 8 8 0 0], L_0x27cf000, L_0x27cf0f0;
L_0x27cf3d0 .functor MUXZ 16, L_0x27cf4d0, v0x27bc5a0_0, L_0x27ceb00, C4<>;
L_0x27cf680 .functor MUXZ 16, L_0x27cf3d0, L_0x27ccd80, L_0x27cdb00, C4<>;
S_0x27aa440 .scope module, "iALU" "alu" 4 114, 14 1, S_0x27a8e70;
 .timescale 0 0;
P_0x27aa538 .param/l "ADD" 11 5, C4<000>;
P_0x27aa560 .param/l "ADDi" 11 17, C4<0000>;
P_0x27aa588 .param/l "AND" 11 7, C4<010>;
P_0x27aa5b0 .param/l "ANDi" 11 20, C4<0011>;
P_0x27aa5d8 .param/l "BRi" 11 29, C4<1100>;
P_0x27aa600 .param/l "HLTi" 11 32, C4<1111>;
P_0x27aa628 .param/l "IMM2SRC0" 11 40, C4<11>;
P_0x27aa650 .param/l "IMM2SRC1" 11 46, C4<01>;
P_0x27aa678 .param/l "IMM_BR2SRC0" 11 38, C4<01>;
P_0x27aa6a0 .param/l "IMM_JMP2SRC0" 11 39, C4<10>;
P_0x27aa6c8 .param/l "JALi" 11 30, C4<1101>;
P_0x27aa6f0 .param/l "JRi" 11 31, C4<1110>;
P_0x27aa718 .param/l "LHB" 11 12, C4<111>;
P_0x27aa740 .param/l "LHBi" 11 27, C4<1010>;
P_0x27aa768 .param/l "LLBi" 11 28, C4<1011>;
P_0x27aa790 .param/l "LWi" 11 25, C4<1000>;
P_0x27aa7b8 .param/l "NOR" 11 8, C4<011>;
P_0x27aa7e0 .param/l "NORi" 11 21, C4<0100>;
P_0x27aa808 .param/l "NPC2SRC1" 11 47, C4<10>;
P_0x27aa830 .param/l "PADDSBi" 11 18, C4<0001>;
P_0x27aa858 .param/l "RF2SRC0" 11 37, C4<00>;
P_0x27aa880 .param/l "RF2SRC1" 11 45, C4<00>;
P_0x27aa8a8 .param/l "SLL" 11 9, C4<100>;
P_0x27aa8d0 .param/l "SLLi" 11 22, C4<0101>;
P_0x27aa8f8 .param/l "SRA" 11 11, C4<110>;
P_0x27aa920 .param/l "SRAi" 11 24, C4<0111>;
P_0x27aa948 .param/l "SRL" 11 10, C4<101>;
P_0x27aa970 .param/l "SRLi" 11 23, C4<0110>;
P_0x27aa998 .param/l "SUB" 11 6, C4<001>;
P_0x27aa9c0 .param/l "SUBi" 11 19, C4<0010>;
P_0x27aa9e8 .param/l "SWi" 11 26, C4<1001>;
L_0x27cfa80 .functor NOT 16, L_0x27ce850, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x27d0530 .functor NOT 1, L_0x27d1440, C4<0>, C4<0>, C4<0>;
L_0x27d12f0 .functor AND 1, L_0x27d0530, L_0x27d15f0, C4<1>, C4<1>;
L_0x27d1530 .functor AND 1, L_0x27d12f0, L_0x27d1770, C4<1>, C4<1>;
L_0x27d1ce0 .functor NOT 1, L_0x27d1810, C4<0>, C4<0>, C4<0>;
L_0x27d1d90 .functor AND 1, L_0x27d1b60, L_0x27d1ce0, C4<1>, C4<1>;
L_0x27d1c00 .functor NOT 1, L_0x27d1ed0, C4<0>, C4<0>, C4<0>;
L_0x27d2060 .functor AND 1, L_0x27d1d90, L_0x27d1c00, C4<1>, C4<1>;
L_0x27d1f70 .functor NOT 1, L_0x27d23b0, C4<0>, C4<0>, C4<0>;
L_0x27d2640 .functor AND 1, L_0x27d1f70, L_0x27d25a0, C4<1>, C4<1>;
L_0x27d0670 .functor AND 1, L_0x27d2640, L_0x27d27a0, C4<1>, C4<1>;
L_0x27d29f0 .functor NOT 1, L_0x27d2950, C4<0>, C4<0>, C4<0>;
L_0x27d2740 .functor AND 1, L_0x27d2bd0, L_0x27d29f0, C4<1>, C4<1>;
L_0x27baa50 .functor NOT 1, L_0x27d2e80, C4<0>, C4<0>, C4<0>;
L_0x27ba120 .functor AND 1, L_0x27d2740, L_0x27baa50, C4<1>, C4<1>;
L_0x27d1690 .functor AND 1, L_0x27d2b00, L_0x27d3800, C4<1>, C4<1>;
L_0x27d3690 .functor NOT 1, L_0x27d3ae0, C4<0>, C4<0>, C4<0>;
L_0x27d3740 .functor AND 1, L_0x27d1690, L_0x27d3690, C4<1>, C4<1>;
L_0x27abb70 .functor NOT 1, L_0x27d3ff0, C4<0>, C4<0>, C4<0>;
L_0x27d4090 .functor AND 1, L_0x27abb70, L_0x27d4220, C4<1>, C4<1>;
L_0x27d4190 .functor AND 1, L_0x27d4090, L_0x27d3da0, C4<1>, C4<1>;
L_0x27d47d0 .functor OR 1, L_0x27d3e40, L_0x27d3270, C4<0>, C4<0>;
L_0x27d5d50 .functor AND 16, L_0x27cf680, L_0x27ce850, C4<1111111111111111>, C4<1111111111111111>;
L_0x27d78a0 .functor OR 16, L_0x27cf680, L_0x27ce850, C4<0000000000000000>, C4<0000000000000000>;
L_0x27d7900 .functor NOT 16, L_0x27d78a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x27d83f0 .functor OR 1, L_0x27d7af0, L_0x27d82b0, C4<0>, C4<0>;
v0x27ab4e0_0 .net *"_s0", 3 0, L_0x27cf840; 1 drivers
v0x27ab580_0 .net *"_s104", 0 0, L_0x27d23b0; 1 drivers
v0x27ab620_0 .net *"_s105", 0 0, L_0x27d1f70; 1 drivers
v0x27ab6c0_0 .net *"_s108", 0 0, L_0x27d25a0; 1 drivers
v0x27ab740_0 .net *"_s109", 0 0, L_0x27d2640; 1 drivers
v0x27ab7e0_0 .net *"_s112", 0 0, L_0x27d27a0; 1 drivers
v0x27ab8c0_0 .net *"_s113", 0 0, L_0x27d0670; 1 drivers
v0x27ab960_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x27aba50_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x27abaf0_0 .net *"_s12", 3 0, L_0x27cfc60; 1 drivers
v0x27abbf0_0 .net *"_s122", 0 0, L_0x27d2bd0; 1 drivers
v0x27abc90_0 .net *"_s124", 0 0, L_0x27d2950; 1 drivers
v0x27abda0_0 .net *"_s125", 0 0, L_0x27d29f0; 1 drivers
v0x27abe40_0 .net *"_s127", 0 0, L_0x27d2740; 1 drivers
v0x27abf60_0 .net *"_s130", 0 0, L_0x27d2e80; 1 drivers
v0x27ac000_0 .net *"_s131", 0 0, L_0x27baa50; 1 drivers
v0x27abec0_0 .net *"_s133", 0 0, L_0x27ba120; 1 drivers
v0x27ac150_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x27ac270_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x27ac2f0_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x27ac1d0_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x27ac420_0 .net *"_s145", 7 0, L_0x27d2c70; 1 drivers
v0x27ac370_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x27ac560_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x27ac4c0_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x27ac6b0_0 .net *"_s153", 7 0, L_0x27d3090; 1 drivers
v0x27ac600_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x27ac810_0 .net *"_s162", 0 0, L_0x27d2b00; 1 drivers
v0x27ac750_0 .net *"_s164", 0 0, L_0x27d3800; 1 drivers
v0x27ac980_0 .net *"_s165", 0 0, L_0x27d1690; 1 drivers
v0x27ac890_0 .net *"_s168", 0 0, L_0x27d3ae0; 1 drivers
v0x27acb00_0 .net *"_s169", 0 0, L_0x27d3690; 1 drivers
v0x27aca00_0 .net *"_s171", 0 0, L_0x27d3740; 1 drivers
v0x27acc90_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x27acb80_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x27ace30_0 .net *"_s18", 0 0, L_0x27cf930; 1 drivers
v0x27acd10_0 .net *"_s180", 0 0, L_0x27d3ff0; 1 drivers
v0x27acdb0_0 .net *"_s181", 0 0, L_0x27abb70; 1 drivers
v0x27acff0_0 .net *"_s184", 0 0, L_0x27d3c20; 1 drivers
v0x27ad070_0 .net *"_s186", 0 0, L_0x27d4220; 1 drivers
v0x27aceb0_0 .net *"_s187", 0 0, L_0x27d4090; 1 drivers
v0x27acf50_0 .net *"_s190", 0 0, L_0x27d3da0; 1 drivers
v0x27ad250_0 .net *"_s191", 0 0, L_0x27d4190; 1 drivers
v0x27ad2d0_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x27ad0f0_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x27ad190_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x27ad4d0_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x27ad550_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x27ad370_0 .net *"_s203", 15 0, L_0x27d4300; 1 drivers
v0x27ad410_0 .net *"_s210", 0 0, L_0x27d43f0; 1 drivers
v0x27ad770_0 .net *"_s212", 14 0, L_0x27d4cb0; 1 drivers
v0x27ad7f0_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x27ad5f0_0 .net *"_s215", 15 0, L_0x27d4ad0; 1 drivers
v0x27ad690_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x27ada30_0 .net *"_s220", 0 0, L_0x27d4fd0; 1 drivers
v0x27adab0_0 .net *"_s222", 13 0, L_0x27d50c0; 1 drivers
v0x27ad870_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x27ad910_0 .net *"_s225", 15 0, L_0x27d48f0; 1 drivers
v0x27ad9b0_0 .net *"_s230", 0 0, L_0x27d5450; 1 drivers
v0x27add30_0 .net *"_s232", 11 0, L_0x27d54f0; 1 drivers
v0x27adb50_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x27adbf0_0 .net *"_s235", 15 0, L_0x27d51f0; 1 drivers
v0x27adc90_0 .net *"_s240", 0 0, L_0x27d4e40; 1 drivers
v0x27adfd0_0 .net *"_s242", 7 0, L_0x27d5670; 1 drivers
v0x27addd0_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x27ade70_0 .net *"_s245", 15 0, L_0x27d5940; 1 drivers
v0x27adf10_0 .net *"_s249", 3 0, L_0x27d5a80; 1 drivers
v0x27ae270_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x27ae070_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x27ae110_0 .net *"_s255", 0 0, L_0x27d5750; 1 drivers
v0x27ae1b0_0 .net *"_s258", 0 0, L_0x27d5890; 1 drivers
v0x27ae530_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x27ae2f0_0 .net *"_s264", 0 0, L_0x27d60a0; 1 drivers
v0x27ae390_0 .net *"_s266", 14 0, L_0x27d63a0; 1 drivers
v0x27ae430_0 .net *"_s267", 15 0, L_0x27d6140; 1 drivers
v0x27ae810_0 .net *"_s272", 0 0, L_0x27d2840; 1 drivers
v0x27ae5b0_0 .net *"_s273", 1 0, L_0x27d68d0; 1 drivers
v0x27ae650_0 .net *"_s276", 13 0, L_0x27d6440; 1 drivers
v0x27ae6f0_0 .net *"_s277", 15 0, L_0x27d64e0; 1 drivers
v0x27ae790_0 .net *"_s282", 0 0, L_0x27d6cf0; 1 drivers
v0x27aeb20_0 .net *"_s283", 3 0, L_0x27d6a00; 1 drivers
v0x27aeba0_0 .net *"_s286", 11 0, L_0x27d6bb0; 1 drivers
v0x27ae8b0_0 .net *"_s287", 15 0, L_0x27d7050; 1 drivers
v0x27ae950_0 .net *"_s292", 0 0, L_0x27d6e30; 1 drivers
v0x27ae9f0_0 .net *"_s293", 7 0, L_0x27d74b0; 1 drivers
v0x27aea90_0 .net *"_s296", 7 0, L_0x27d6aa0; 1 drivers
v0x27aef00_0 .net *"_s297", 15 0, L_0x27d71e0; 1 drivers
v0x27aefa0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x27aec40_0 .net *"_s30", 7 0, L_0x27d0350; 1 drivers
v0x27aece0_0 .net *"_s301", 3 0, L_0x27d7a50; 1 drivers
v0x27aed80_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x27aee20_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x27af310_0 .net *"_s307", 0 0, L_0x27d7980; 1 drivers
v0x27af390_0 .net *"_s309", 15 0, L_0x27d5d50; 1 drivers
v0x27af040_0 .net *"_s31", 8 0, L_0x27d0440; 1 drivers
v0x27af0e0_0 .net *"_s311", 3 0, L_0x27d5db0; 1 drivers
v0x27af180_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x27af220_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x27af730_0 .net *"_s317", 0 0, L_0x27d7760; 1 drivers
v0x27af7b0_0 .net *"_s319", 15 0, L_0x27d78a0; 1 drivers
v0x27af410_0 .net *"_s321", 15 0, L_0x27d7900; 1 drivers
v0x27af4b0_0 .net *"_s323", 3 0, L_0x27d8100; 1 drivers
v0x27af550_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x27af5f0_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x27af690_0 .net *"_s329", 0 0, L_0x27d7d30; 1 drivers
v0x27afb80_0 .net *"_s331", 3 0, L_0x27d7e70; 1 drivers
v0x27af850_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x27af8f0_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x27af990_0 .net *"_s337", 0 0, L_0x27d7af0; 1 drivers
v0x27afa30_0 .net *"_s339", 3 0, L_0x27d7be0; 1 drivers
v0x27afad0_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x27aff80_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x27afc20_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x27afcc0_0 .net *"_s345", 0 0, L_0x27d82b0; 1 drivers
v0x27afd60_0 .net *"_s347", 0 0, L_0x27d83f0; 1 drivers
v0x27afe00_0 .net *"_s349", 3 0, L_0x27d8030; 1 drivers
v0x27afea0_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x27b03b0_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x27b0000_0 .net *"_s355", 0 0, L_0x27d8540; 1 drivers
v0x27b0080_0 .net *"_s358", 7 0, L_0x27d8680; 1 drivers
v0x27b0120_0 .net *"_s36", 7 0, L_0x27d05d0; 1 drivers
v0x27b01c0_0 .net *"_s360", 7 0, L_0x27d8fb0; 1 drivers
v0x27b0260_0 .net *"_s361", 15 0, L_0x27d9160; 1 drivers
v0x27b0300_0 .net *"_s363", 15 0, L_0x27d8c50; 1 drivers
v0x27b0820_0 .net *"_s365", 15 0, L_0x27d8de0; 1 drivers
v0x27b08c0_0 .net *"_s367", 15 0, L_0x27d9580; 1 drivers
v0x27b0430_0 .net *"_s369", 15 0, L_0x27d96c0; 1 drivers
v0x27b04d0_0 .net *"_s37", 8 0, L_0x27d0700; 1 drivers
v0x27b0570_0 .net *"_s371", 15 0, L_0x27d92f0; 1 drivers
v0x27b0610_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x27b06b0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x27b0750_0 .net *"_s41", 8 0, L_0x27cffb0; 1 drivers
v0x27b0d70_0 .net *"_s43", 8 0, L_0x27d0a00; 1 drivers
v0x27b0df0_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x27b0940_0 .net *"_s47", 8 0, L_0x27d0b80; 1 drivers
v0x27b09c0_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x27b0a60_0 .net *"_s54", 7 0, L_0x27d0ee0; 1 drivers
v0x27b0b00_0 .net *"_s56", 7 0, L_0x27d0f80; 1 drivers
v0x27b0ba0_0 .net *"_s57", 7 0, L_0x27d10c0; 1 drivers
v0x27b0c40_0 .net *"_s59", 7 0, L_0x27d11b0; 1 drivers
v0x27b0ce0_0 .net *"_s6", 0 0, L_0x27cee70; 1 drivers
v0x27b12e0_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x27b0e70_0 .net *"_s66", 0 0, L_0x27d1440; 1 drivers
v0x27b0f10_0 .net *"_s67", 0 0, L_0x27d0530; 1 drivers
v0x27b0fb0_0 .net *"_s70", 0 0, L_0x27d15f0; 1 drivers
v0x27b1050_0 .net *"_s71", 0 0, L_0x27d12f0; 1 drivers
v0x27b10f0_0 .net *"_s74", 0 0, L_0x27d1770; 1 drivers
v0x27b1190_0 .net *"_s75", 0 0, L_0x27d1530; 1 drivers
v0x27b1230_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x27b1810_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x27b1360_0 .net *"_s8", 15 0, L_0x27cfa80; 1 drivers
v0x27b1400_0 .net *"_s84", 0 0, L_0x27d1b60; 1 drivers
v0x27b14a0_0 .net *"_s86", 0 0, L_0x27d1810; 1 drivers
v0x27b1540_0 .net *"_s87", 0 0, L_0x27d1ce0; 1 drivers
v0x27b15e0_0 .net *"_s89", 0 0, L_0x27d1d90; 1 drivers
v0x27b1680_0 .net *"_s92", 0 0, L_0x27d1ed0; 1 drivers
v0x27b1720_0 .net *"_s93", 0 0, L_0x27d1c00; 1 drivers
v0x27b1d80_0 .net *"_s95", 0 0, L_0x27d2060; 1 drivers
v0x27b1890_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x27b1910_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x27b19b0_0 .net "cin", 0 0, L_0x27cfdd0; 1 drivers
v0x27b1a50_0 .net "cin_real_right_to_left", 0 0, L_0x27d0830; 1 drivers
v0x27b1af0_0 .net "cin_right_to_left", 0 0, L_0x27d01c0; 1 drivers
v0x27b1b90_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27b1c10_0 .alias "dst", 15 0, v0x27c5b70_0;
v0x27b1cb0_0 .var "dst_EX_DM", 15 0;
v0x27b2340_0 .alias "func", 2 0, v0x27c5180_0;
v0x27b23c0_0 .net "left_sat_neg", 0 0, L_0x27d0d40; 1 drivers
v0x27b1e00_0 .net "left_sat_pos", 0 0, L_0x27d19b0; 1 drivers
v0x27b1ea0_0 .net "left_sum", 7 0, L_0x27d1350; 1 drivers
v0x27b1f40_0 .net "left_sum_sat", 7 0, L_0x27d2fb0; 1 drivers
v0x27b1fe0_0 .alias "neg", 0 0, v0x27c6650_0;
v0x27b2060_0 .alias "ov", 0 0, v0x27c6570_0;
v0x27b2110_0 .alias "padd", 0 0, v0x27c68e0_0;
v0x27b2190_0 .net "right_sat_neg", 0 0, L_0x27d21b0; 1 drivers
v0x27b2210_0 .net "right_sat_pos", 0 0, L_0x27b9a00; 1 drivers
v0x27b22b0_0 .net "right_sum", 7 0, L_0x27d0260; 1 drivers
v0x27b29d0_0 .net "right_sum_sat", 7 0, L_0x27d3410; 1 drivers
v0x27b2440_0 .net "sat_neg", 0 0, L_0x27d3270; 1 drivers
v0x27b24e0_0 .net "sat_pos", 0 0, L_0x27d3e40; 1 drivers
v0x27b2580_0 .net "shamt", 3 0, L_0x27d9760; 1 drivers
v0x27b2620_0 .net "shft_in", 0 0, L_0x27d5f10; 1 drivers
v0x27b26c0_0 .net "shft_l", 15 0, L_0x27d5c60; 1 drivers
v0x27b2760_0 .net "shft_l1", 15 0, L_0x27d4c10; 1 drivers
v0x27b2800_0 .net "shft_l2", 15 0, L_0x27d4a30; 1 drivers
v0x27b28a0_0 .net "shft_l4", 15 0, L_0x27d4d50; 1 drivers
v0x27b2940_0 .net "shft_r", 15 0, L_0x27d7320; 1 drivers
v0x27b3030_0 .net "shft_r1", 15 0, L_0x27d6280; 1 drivers
v0x27b2a70_0 .net "shft_r2", 15 0, L_0x27d6620; 1 drivers
v0x27b2b10_0 .net "shft_r4", 15 0, L_0x27d7140; 1 drivers
v0x27b2bb0_0 .alias "src0", 15 0, v0x27bf0f0_0;
v0x27b2c50_0 .net "src0_2s_cmp", 15 0, L_0x27cfb70; 1 drivers
v0x27b2cf0_0 .alias "src1", 15 0, v0x27c7320_0;
v0x27b2d90_0 .alias "stall_EX_DM", 0 0, v0x27c76f0_0;
v0x27b2e40_0 .net "sum", 15 0, L_0x27d2a60; 1 drivers
v0x27b2ec0_0 .net "sum_padd", 15 0, L_0x27d3550; 1 drivers
v0x27b2f60_0 .net "sum_sat", 15 0, L_0x27d4640; 1 drivers
v0x27b36e0_0 .alias "zr", 0 0, v0x27c78a0_0;
L_0x27cf840 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27cee70 .cmp/eq 4, L_0x27cf840, C4<0001>;
L_0x27cfb70 .functor MUXZ 16, L_0x27ce850, L_0x27cfa80, L_0x27cee70, C4<>;
L_0x27cfc60 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27cf930 .cmp/eq 4, L_0x27cfc60, C4<0001>;
L_0x27cfdd0 .functor MUXZ 1, C4<0>, C4<1>, L_0x27cf930, C4<>;
L_0x27d01c0 .part L_0x27d0b80, 8, 1;
L_0x27d0260 .part L_0x27d0b80, 0, 8;
L_0x27d0350 .part L_0x27cfb70, 0, 8;
L_0x27d0440 .concat [ 8 1 0 0], L_0x27d0350, C4<0>;
L_0x27d05d0 .part L_0x27cf680, 0, 8;
L_0x27d0700 .concat [ 8 1 0 0], L_0x27d05d0, C4<0>;
L_0x27cffb0 .arith/sum 9, L_0x27d0440, L_0x27d0700;
L_0x27d0a00 .concat [ 1 8 0 0], L_0x27cfdd0, C4<00000000>;
L_0x27d0b80 .arith/sum 9, L_0x27cffb0, L_0x27d0a00;
L_0x27d0830 .functor MUXZ 1, L_0x27d01c0, C4<0>, v0x27bb050_0, C4<>;
L_0x27d0ee0 .part L_0x27cfb70, 8, 8;
L_0x27d0f80 .part L_0x27cf680, 8, 8;
L_0x27d10c0 .arith/sum 8, L_0x27d0ee0, L_0x27d0f80;
L_0x27d11b0 .concat [ 1 7 0 0], L_0x27d0830, C4<0000000>;
L_0x27d1350 .arith/sum 8, L_0x27d10c0, L_0x27d11b0;
L_0x27d1440 .part L_0x27d1350, 7, 1;
L_0x27d15f0 .part L_0x27cfb70, 15, 1;
L_0x27d1770 .part L_0x27cf680, 15, 1;
L_0x27d0d40 .functor MUXZ 1, C4<0>, C4<1>, L_0x27d1530, C4<>;
L_0x27d1b60 .part L_0x27d1350, 7, 1;
L_0x27d1810 .part L_0x27cfb70, 15, 1;
L_0x27d1ed0 .part L_0x27cf680, 15, 1;
L_0x27d19b0 .functor MUXZ 1, C4<0>, C4<1>, L_0x27d2060, C4<>;
L_0x27d23b0 .part L_0x27d0260, 7, 1;
L_0x27d25a0 .part L_0x27cfb70, 7, 1;
L_0x27d27a0 .part L_0x27cf680, 7, 1;
L_0x27d21b0 .functor MUXZ 1, C4<0>, C4<1>, L_0x27d0670, C4<>;
L_0x27d2bd0 .part L_0x27d0260, 7, 1;
L_0x27d2950 .part L_0x27cfb70, 7, 1;
L_0x27d2e80 .part L_0x27cf680, 7, 1;
L_0x27b9a00 .functor MUXZ 1, C4<0>, C4<1>, L_0x27ba120, C4<>;
L_0x27d2c70 .functor MUXZ 8, L_0x27d1350, C4<10000000>, L_0x27d0d40, C4<>;
L_0x27d2fb0 .functor MUXZ 8, L_0x27d2c70, C4<01111111>, L_0x27d19b0, C4<>;
L_0x27d3090 .functor MUXZ 8, L_0x27d0260, C4<10000000>, L_0x27d21b0, C4<>;
L_0x27d3410 .functor MUXZ 8, L_0x27d3090, C4<01111111>, L_0x27b9a00, C4<>;
L_0x27d3550 .concat [ 8 8 0 0], L_0x27d3410, L_0x27d2fb0;
L_0x27d2a60 .concat [ 8 8 0 0], L_0x27d0260, L_0x27d1350;
L_0x27d2b00 .part L_0x27cf680, 15, 1;
L_0x27d3800 .part L_0x27cfb70, 15, 1;
L_0x27d3ae0 .part L_0x27d2a60, 15, 1;
L_0x27d3270 .functor MUXZ 1, C4<0>, C4<1>, L_0x27d3740, C4<>;
L_0x27d3ff0 .part L_0x27cf680, 15, 1;
L_0x27d3c20 .part L_0x27cfb70, 15, 1;
L_0x27d4220 .reduce/nor L_0x27d3c20;
L_0x27d3da0 .part L_0x27d2a60, 15, 1;
L_0x27d3e40 .functor MUXZ 1, C4<0>, C4<1>, L_0x27d4190, C4<>;
L_0x27d4300 .functor MUXZ 16, L_0x27d2a60, C4<1000000000000000>, L_0x27d3270, C4<>;
L_0x27d4640 .functor MUXZ 16, L_0x27d4300, C4<0111111111111111>, L_0x27d3e40, C4<>;
L_0x27d43f0 .part L_0x27d9760, 0, 1;
L_0x27d4cb0 .part L_0x27cf680, 0, 15;
L_0x27d4ad0 .concat [ 1 15 0 0], C4<0>, L_0x27d4cb0;
L_0x27d4c10 .functor MUXZ 16, L_0x27cf680, L_0x27d4ad0, L_0x27d43f0, C4<>;
L_0x27d4fd0 .part L_0x27d9760, 1, 1;
L_0x27d50c0 .part L_0x27d4c10, 0, 14;
L_0x27d48f0 .concat [ 2 14 0 0], C4<00>, L_0x27d50c0;
L_0x27d4a30 .functor MUXZ 16, L_0x27d4c10, L_0x27d48f0, L_0x27d4fd0, C4<>;
L_0x27d5450 .part L_0x27d9760, 2, 1;
L_0x27d54f0 .part L_0x27d4a30, 0, 12;
L_0x27d51f0 .concat [ 4 12 0 0], C4<0000>, L_0x27d54f0;
L_0x27d4d50 .functor MUXZ 16, L_0x27d4a30, L_0x27d51f0, L_0x27d5450, C4<>;
L_0x27d4e40 .part L_0x27d9760, 3, 1;
L_0x27d5670 .part L_0x27d4d50, 0, 8;
L_0x27d5940 .concat [ 8 8 0 0], C4<00000000>, L_0x27d5670;
L_0x27d5c60 .functor MUXZ 16, L_0x27d4d50, L_0x27d5940, L_0x27d4e40, C4<>;
L_0x27d5a80 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d5750 .cmp/eq 4, L_0x27d5a80, C4<0110>;
L_0x27d5890 .part L_0x27cf680, 15, 1;
L_0x27d5f10 .functor MUXZ 1, C4<0>, L_0x27d5890, L_0x27d5750, C4<>;
L_0x27d60a0 .part L_0x27d9760, 0, 1;
L_0x27d63a0 .part L_0x27cf680, 1, 15;
L_0x27d6140 .concat [ 15 1 0 0], L_0x27d63a0, L_0x27d5f10;
L_0x27d6280 .functor MUXZ 16, L_0x27cf680, L_0x27d6140, L_0x27d60a0, C4<>;
L_0x27d2840 .part L_0x27d9760, 1, 1;
L_0x27d68d0 .concat [ 1 1 0 0], L_0x27d5f10, L_0x27d5f10;
L_0x27d6440 .part L_0x27d6280, 2, 14;
L_0x27d64e0 .concat [ 14 2 0 0], L_0x27d6440, L_0x27d68d0;
L_0x27d6620 .functor MUXZ 16, L_0x27d6280, L_0x27d64e0, L_0x27d2840, C4<>;
L_0x27d6cf0 .part L_0x27d9760, 2, 1;
L_0x27d6a00 .concat [ 1 1 1 1], L_0x27d5f10, L_0x27d5f10, L_0x27d5f10, L_0x27d5f10;
L_0x27d6bb0 .part L_0x27d6620, 4, 12;
L_0x27d7050 .concat [ 12 4 0 0], L_0x27d6bb0, L_0x27d6a00;
L_0x27d7140 .functor MUXZ 16, L_0x27d6620, L_0x27d7050, L_0x27d6cf0, C4<>;
L_0x27d6e30 .part L_0x27d9760, 3, 1;
LS_0x27d74b0_0_0 .concat [ 1 1 1 1], L_0x27d5f10, L_0x27d5f10, L_0x27d5f10, L_0x27d5f10;
LS_0x27d74b0_0_4 .concat [ 1 1 1 1], L_0x27d5f10, L_0x27d5f10, L_0x27d5f10, L_0x27d5f10;
L_0x27d74b0 .concat [ 4 4 0 0], LS_0x27d74b0_0_0, LS_0x27d74b0_0_4;
L_0x27d6aa0 .part L_0x27d7140, 8, 8;
L_0x27d71e0 .concat [ 8 8 0 0], L_0x27d6aa0, L_0x27d74b0;
L_0x27d7320 .functor MUXZ 16, L_0x27d7140, L_0x27d71e0, L_0x27d6e30, C4<>;
L_0x27d7a50 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d7980 .cmp/eq 4, L_0x27d7a50, C4<0010>;
L_0x27d5db0 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d7760 .cmp/eq 4, L_0x27d5db0, C4<0011>;
L_0x27d8100 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d7d30 .cmp/eq 4, L_0x27d8100, C4<0100>;
L_0x27d7e70 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d7af0 .cmp/eq 4, L_0x27d7e70, C4<0101>;
L_0x27d7be0 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d82b0 .cmp/eq 4, L_0x27d7be0, C4<0110>;
L_0x27d8030 .concat [ 3 1 0 0], v0x27b9900_0, C4<0>;
L_0x27d8540 .cmp/eq 4, L_0x27d8030, C4<0111>;
L_0x27d8680 .part L_0x27cf680, 0, 8;
L_0x27d8fb0 .part L_0x27ce850, 0, 8;
L_0x27d9160 .concat [ 8 8 0 0], L_0x27d8fb0, L_0x27d8680;
L_0x27d8c50 .functor MUXZ 16, L_0x27d4640, L_0x27d9160, L_0x27d8540, C4<>;
L_0x27d8de0 .functor MUXZ 16, L_0x27d8c50, L_0x27d7320, L_0x27d83f0, C4<>;
L_0x27d9580 .functor MUXZ 16, L_0x27d8de0, L_0x27d5c60, L_0x27d7d30, C4<>;
L_0x27d96c0 .functor MUXZ 16, L_0x27d9580, L_0x27d7900, L_0x27d7760, C4<>;
L_0x27d92f0 .functor MUXZ 16, L_0x27d96c0, L_0x27d5d50, L_0x27d7980, C4<>;
L_0x27d9480 .functor MUXZ 16, L_0x27d92f0, L_0x27d3550, v0x27bb050_0, C4<>;
L_0x27d9b90 .reduce/nor L_0x27d9480;
L_0x27d9cc0 .part L_0x27d9480, 15, 1;
S_0x27a9df0 .scope module, "iDSTMUX" "dst_mux" 4 122, 15 1, S_0x27a8e70;
 .timescale 0 0;
v0x27a9f20_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27a9ff0_0 .alias "dm_rd_data_EX_DM", 15 0, v0x27c5a20_0;
v0x27aa070_0 .alias "dm_re_EX_DM", 0 0, v0x27c5af0_0;
v0x27aa110_0 .alias "dst_EX_DM", 15 0, v0x27c5d00_0;
v0x27aa1c0_0 .alias "jmp_imm_EX_DM", 0 0, v0x27c6240_0;
v0x27aa260_0 .alias "pc_EX_DM", 15 0, v0x27c6a10_0;
v0x27aa300_0 .var "rf_w_data_DM_WB", 15 0;
v0x27aa3a0_0 .alias "stall_DM_WB", 0 0, v0x27c7620_0;
E_0x27a93b0 .event posedge, v0x27a9290_0;
S_0x27a8f60 .scope module, "iBRL" "br_bool" 4 129, 16 1, S_0x27a8e70;
 .timescale 0 0;
v0x27a9130_0 .alias "br_instr_ID_EX", 0 0, v0x27c5250_0;
v0x27a91f0_0 .alias "cc_ID_EX", 2 0, v0x27c5660_0;
v0x27a9290_0 .alias "clk", 0 0, v0x27c5780_0;
v0x27a9330_0 .alias "clk_nv_ID_EX", 0 0, v0x27c5800_0;
v0x27a93e0_0 .alias "clk_z_ID_EX", 0 0, v0x27c5880_0;
v0x27a9480_0 .var "flow_change_ID_EX", 0 0;
v0x27a9560_0 .alias "jmp_imm_ID_EX", 0 0, v0x27c64a0_0;
v0x27a9600_0 .alias "jmp_reg_ID_EX", 0 0, v0x27c63d0_0;
v0x27a96f0_0 .alias "neg", 0 0, v0x27c6650_0;
v0x27a9790_0 .var "neg_EX_DM", 0 0;
v0x27a9890_0 .alias "ov", 0 0, v0x27c6570_0;
v0x27a9930_0 .var "ov_EX_DM", 0 0;
v0x27a9a40_0 .alias "rst_n", 0 0, v0x27c71d0_0;
v0x27a9ae0_0 .alias "stall_EX_DM", 0 0, v0x27c76f0_0;
v0x27a9c00_0 .alias "stall_ID_EX", 0 0, v0x27c79c0_0;
v0x27a9ca0_0 .alias "zr", 0 0, v0x27c78a0_0;
v0x27a9b60_0 .var "zr_EX_DM", 0 0;
E_0x27a9050/0 .event edge, v0x27a9560_0, v0x27a9600_0, v0x27a9790_0, v0x27a9930_0;
E_0x27a9050/1 .event edge, v0x27a9b60_0, v0x27a91f0_0, v0x27a9130_0;
E_0x27a9050 .event/or E_0x27a9050/0, E_0x27a9050/1;
E_0x27a90e0/0 .event negedge, v0x27a9a40_0;
E_0x27a90e0/1 .event posedge, v0x27a9290_0;
E_0x27a90e0 .event/or E_0x27a90e0/0, E_0x27a90e0/1;
    .scope S_0x2734ff0;
T_0 ;
    %wait E_0x2797560;
    %load/v 8, v0x27a8a40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27a8c10_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27a8cb0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/getv 3, v0x26fdc90_0;
    %load/av 8, v0x27a8ae0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a8b60_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2734ff0;
T_1 ;
    %wait E_0x2728dc0;
    %load/v 8, v0x27a8a40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27a8cb0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27a8c10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x27a8d90_0, 16;
    %ix/getv 3, v0x26fdc90_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27a8ae0, 0, 8;
t_0 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x27c15e0;
T_2 ;
    %wait E_0x27c1330;
    %load/v 8, v0x27c3250_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c3300_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x27c15e0;
T_3 ;
    %wait E_0x27c1300;
    %load/v 8, v0x27c2fd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x27c3500_0, 0, 7;
T_3.2 ;
    %load/v 8, v0x27c3500_0, 7;
    %mov 15, 0, 1;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_3.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %mov 158, 2, 1;
    %ix/getv 3, v0x27c3500_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c2e10, 8, 151;
t_1 ;
    %load/v 159, v0x27c3500_0, 7;
    %mov 166, 0, 25;
    %addi 159, 1, 32;
    %set/v v0x27c3500_0, 159, 7;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x27c2a70_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27c30d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %movi 8, 147, 9;
    %load/v 17, v0x27c2840_0, 5; Only need 5 of 14 bits
; Save base=17 wid=5 in lookaside.
    %ix/get 3, 17, 5;
    %jmp/1 T_3.6, 4;
    %ix/get/s 0, 8, 9;
T_3.6 ;
    %load/avx.p 8, v0x27c2e10, 0;
; Save base=8 wid=1 in lookaside.
    %vpi_call 6 42 "$display", "memaddr=%h, LRU bit=%b", &A<v0x27c2e10, &PV<v0x27c2840_0, 0, 5> >, T<8,1,u>;
    %movi 8, 147, 9;
    %load/v 17, v0x27c2840_0, 5; Only need 5 of 14 bits
; Save base=17 wid=5 in lookaside.
    %ix/get 3, 17, 5;
    %jmp/1 T_3.7, 4;
    %ix/get/s 0, 8, 9;
T_3.7 ;
    %load/avx.p 8, v0x27c2e10, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_3.8, 8;
    %vpi_call 6 44 "$display", "Writing lower half of cache line %b with toggle=%b", &PV<v0x27c2840_0, 0, 5>, v0x27c2ec0_0;
    %mov 8, 2, 75;
    %load/v 83, v0x27c3170_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 159, v0x27c2840_0, 9;
    %jmp T_3.11;
T_3.10 ;
    %mov 159, 2, 9;
T_3.11 ;
    %mov 147, 159, 9; Move signal select into place
    %load/v 156, v0x27c2f40_0, 1;
    %mov 157, 1, 1;
    %load/v 159, v0x27c2ec0_0, 1;
    %jmp/0  T_3.12, 159;
    %mov 160, 0, 1;
    %jmp/1  T_3.14, 159;
T_3.12 ; End of true expr.
    %jmp/0  T_3.13, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_3.14;
T_3.13 ;
    %mov 160, 2, 1; Return false value
T_3.14 ;
    %mov 158, 160, 1;
    %load/v 159, v0x27c2840_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c2e10, 8, 151;
t_2 ;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 6 47 "$display", "Writing upper half of cache line %b with toggle=%b", &PV<v0x27c2840_0, 0, 5>, v0x27c2ec0_0;
    %load/v 8, v0x27c3170_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.15, 4;
    %load/x1p 159, v0x27c2840_0, 9;
    %jmp T_3.16;
T_3.15 ;
    %mov 159, 2, 9;
T_3.16 ;
    %mov 72, 159, 9; Move signal select into place
    %load/v 81, v0x27c2f40_0, 1;
    %mov 82, 1, 1;
    %mov 83, 2, 75;
    %load/v 159, v0x27c2ec0_0, 1;
    %jmp/0  T_3.17, 159;
    %mov 160, 1, 1;
    %jmp/1  T_3.19, 159;
T_3.17 ; End of true expr.
    %jmp/0  T_3.18, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_3.19;
T_3.18 ;
    %mov 160, 2, 1; Return false value
T_3.19 ;
    %mov 158, 160, 1;
    %load/v 159, v0x27c2840_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c2e10, 8, 151;
t_3 ;
T_3.9 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x27c15e0;
T_4 ;
    %wait E_0x27c12d0;
    %load/v 8, v0x27c2a70_0, 1;
    %load/v 9, v0x27c2d10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 159, v0x27c2840_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
    %load/av 8, v0x27c2e10, 151;
    %set/v v0x27c2af0_0, 8, 151;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x27c15e0;
T_5 ;
    %wait E_0x27c12a0;
    %set/v v0x27c2b70_0, 0, 1;
    %set/v v0x27c2d90_0, 0, 1;
    %ix/load 1, 139, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.0, 4;
    %load/x1p 8, v0x27c2af0_0, 9;
    %jmp T_5.1;
T_5.0 ;
    %mov 8, 2, 9;
T_5.1 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.2, 4;
    %load/x1p 17, v0x27c2840_0, 9;
    %jmp T_5.3;
T_5.2 ;
    %mov 17, 2, 9;
T_5.3 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_5.4, 4;
    %set/v v0x27c2b70_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x27c2af0_0, 9;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 9;
T_5.7 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 17, v0x27c2840_0, 9;
    %jmp T_5.9;
T_5.8 ;
    %mov 17, 2, 9;
T_5.9 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_5.10, 4;
    %set/v v0x27c2d90_0, 1, 1;
T_5.10 ;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27c15e0;
T_6 ;
    %wait E_0x27a93b0;
    %vpi_call 6 73 "$display", "match_hi=%b, match_lo=%b", v0x27c2b70_0, v0x27c2d90_0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27bf570;
T_7 ;
    %wait E_0x27bf660;
    %load/v 8, v0x27c0fa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1050_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27bf570;
T_8 ;
    %wait E_0x27bf1b0;
    %load/v 8, v0x27c0df0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0x27c1220_0, 0, 7;
T_8.2 ;
    %load/v 8, v0x27c1220_0, 7;
    %mov 15, 0, 1;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_8.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %mov 158, 2, 1;
    %ix/getv 3, v0x27c1220_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c0d70, 8, 151;
t_4 ;
    %load/v 159, v0x27c1220_0, 7;
    %mov 166, 0, 25;
    %addi 159, 1, 32;
    %set/v v0x27c1220_0, 159, 7;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x27c09d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27c1360_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %movi 8, 147, 9;
    %load/v 17, v0x27c07a0_0, 5; Only need 5 of 14 bits
; Save base=17 wid=5 in lookaside.
    %ix/get 3, 17, 5;
    %jmp/1 T_8.6, 4;
    %ix/get/s 0, 8, 9;
T_8.6 ;
    %load/avx.p 8, v0x27c0d70, 0;
; Save base=8 wid=1 in lookaside.
    %vpi_call 6 42 "$display", "memaddr=%h, LRU bit=%b", &A<v0x27c0d70, &PV<v0x27c07a0_0, 0, 5> >, T<8,1,u>;
    %movi 8, 147, 9;
    %load/v 17, v0x27c07a0_0, 5; Only need 5 of 14 bits
; Save base=17 wid=5 in lookaside.
    %ix/get 3, 17, 5;
    %jmp/1 T_8.7, 4;
    %ix/get/s 0, 8, 9;
T_8.7 ;
    %load/avx.p 8, v0x27c0d70, 0;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.8, 8;
    %vpi_call 6 44 "$display", "Writing lower half of cache line %b with toggle=%b", &PV<v0x27c07a0_0, 0, 5>, v0x27c10f0_0;
    %mov 8, 2, 75;
    %load/v 83, v0x27c13e0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.10, 4;
    %load/x1p 159, v0x27c07a0_0, 9;
    %jmp T_8.11;
T_8.10 ;
    %mov 159, 2, 9;
T_8.11 ;
    %mov 147, 159, 9; Move signal select into place
    %load/v 156, v0x27c1170_0, 1;
    %mov 157, 1, 1;
    %load/v 159, v0x27c10f0_0, 1;
    %jmp/0  T_8.12, 159;
    %mov 160, 0, 1;
    %jmp/1  T_8.14, 159;
T_8.12 ; End of true expr.
    %jmp/0  T_8.13, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_8.14;
T_8.13 ;
    %mov 160, 2, 1; Return false value
T_8.14 ;
    %mov 158, 160, 1;
    %load/v 159, v0x27c07a0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c0d70, 8, 151;
t_5 ;
    %jmp T_8.9;
T_8.8 ;
    %vpi_call 6 47 "$display", "Writing upper half of cache line %b with toggle=%b", &PV<v0x27c07a0_0, 0, 5>, v0x27c10f0_0;
    %load/v 8, v0x27c13e0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.15, 4;
    %load/x1p 159, v0x27c07a0_0, 9;
    %jmp T_8.16;
T_8.15 ;
    %mov 159, 2, 9;
T_8.16 ;
    %mov 72, 159, 9; Move signal select into place
    %load/v 81, v0x27c1170_0, 1;
    %mov 82, 1, 1;
    %mov 83, 2, 75;
    %load/v 159, v0x27c10f0_0, 1;
    %jmp/0  T_8.17, 159;
    %mov 160, 1, 1;
    %jmp/1  T_8.19, 159;
T_8.17 ; End of true expr.
    %jmp/0  T_8.18, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_8.19;
T_8.18 ;
    %mov 160, 2, 1; Return false value
T_8.19 ;
    %mov 158, 160, 1;
    %load/v 159, v0x27c07a0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27c0d70, 8, 151;
t_6 ;
T_8.9 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27bf570;
T_9 ;
    %wait E_0x27bf180;
    %load/v 8, v0x27c09d0_0, 1;
    %load/v 9, v0x27c0f20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 159, v0x27c07a0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
    %load/av 8, v0x27c0d70, 151;
    %set/v v0x27c0a50_0, 8, 151;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x27bf570;
T_10 ;
    %wait E_0x27bf310;
    %set/v v0x27c0ad0_0, 0, 1;
    %set/v v0x27c0cf0_0, 0, 1;
    %ix/load 1, 139, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.0, 4;
    %load/x1p 8, v0x27c0a50_0, 9;
    %jmp T_10.1;
T_10.0 ;
    %mov 8, 2, 9;
T_10.1 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 17, v0x27c07a0_0, 9;
    %jmp T_10.3;
T_10.2 ;
    %mov 17, 2, 9;
T_10.3 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_10.4, 4;
    %set/v v0x27c0ad0_0, 1, 1;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.6, 4;
    %load/x1p 8, v0x27c0a50_0, 9;
    %jmp T_10.7;
T_10.6 ;
    %mov 8, 2, 9;
T_10.7 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.8, 4;
    %load/x1p 17, v0x27c07a0_0, 9;
    %jmp T_10.9;
T_10.8 ;
    %mov 17, 2, 9;
T_10.9 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_10.10, 4;
    %set/v v0x27c0cf0_0, 1, 1;
T_10.10 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x27bf570;
T_11 ;
    %wait E_0x27a93b0;
    %vpi_call 6 73 "$display", "match_hi=%b, match_lo=%b", v0x27c0ad0_0, v0x27c0cf0_0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x27bd960;
T_12 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bf1e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf360_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x27bf070_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf360_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x27bd960;
T_13 ;
    %wait E_0x27bd0a0;
    %set/v v0x27be750_0, 0, 1;
    %load/v 8, v0x27be7f0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x27be980_0, 8, 2;
    %set/v v0x27beb20_0, 0, 1;
    %load/v 8, v0x27beba0_0, 64;
    %set/v v0x27bea00_0, 8, 64;
    %set/v v0x27beee0_0, 0, 1;
    %set/v v0x27becd0_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0x27be7f0_0, 14;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 14;
T_13.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x27bec50_0, 8, 14;
    %load/v 8, v0x27be200_0, 64;
    %set/v v0x27bee40_0, 8, 64;
    %set/v v0x27be080_0, 0, 1;
    %set/v v0x27be630_0, 0, 1;
    %set/v v0x27be340_0, 0, 1;
    %load/v 8, v0x27be200_0, 64;
    %set/v v0x27be6d0_0, 8, 64;
    %load/v 8, v0x27b7570_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x27be3e0_0, 8, 2;
    %set/v v0x27be2a0_0, 0, 1;
    %set/v v0x27bd6f0_0, 0, 1;
    %set/v v0x27be520_0, 0, 1;
    %set/v v0x27bf070_0, 0, 3;
    %load/v 8, v0x27bf360_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_13.8, 6;
    %jmp T_13.10;
T_13.2 ;
    %vpi_call 7 66 "$display", "State = IDLE";
    %set/v v0x27bd6f0_0, 1, 1;
    %set/v v0x27be340_0, 1, 1;
    %load/v 8, v0x27bf3e0_0, 1;
    %jmp/0xz  T_13.11, 8;
    %load/v 8, v0x27be120_0, 1;
    %jmp/0  T_13.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_13.15, 8;
T_13.13 ; End of true expr.
    %load/v 12, v0x27bdfd0_0, 1;
    %jmp/0  T_13.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_13.18, 12;
T_13.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_13.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_13.18;
T_13.17 ;
    %mov 13, 16, 3; Return false value
T_13.18 ;
    %jmp/0  T_13.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_13.15;
T_13.14 ;
    %mov 9, 13, 3; Return false value
T_13.15 ;
    %set/v v0x27bf070_0, 9, 3;
    %jmp T_13.12;
T_13.11 ;
    %load/v 8, v0x27bef60_0, 1;
    %jmp/0xz  T_13.19, 8;
    %load/v 8, v0x27be120_0, 1;
    %jmp/0  T_13.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_13.23, 8;
T_13.21 ; End of true expr.
    %load/v 12, v0x27bdfd0_0, 1;
    %jmp/0  T_13.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_13.26, 12;
T_13.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_13.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_13.26;
T_13.25 ;
    %mov 13, 16, 3; Return false value
T_13.26 ;
    %jmp/0  T_13.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_13.23;
T_13.22 ;
    %mov 9, 13, 3; Return false value
T_13.23 ;
    %set/v v0x27bf070_0, 9, 3;
    %jmp T_13.20;
T_13.19 ;
    %load/v 8, v0x27be870_0, 1;
    %jmp/0  T_13.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_13.29, 8;
T_13.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_13.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_13.29;
T_13.28 ;
    %mov 9, 12, 3; Return false value
T_13.29 ;
    %set/v v0x27bf070_0, 9, 3;
T_13.20 ;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %vpi_call 7 81 "$display", "State = WRITE_DCACHE";
    %set/v v0x27be630_0, 1, 1;
    %set/v v0x27be080_0, 1, 1;
    %set/v v0x27be520_0, 1, 1;
    %load/v 8, v0x27b7570_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_13.33, 6;
    %jmp T_13.35;
T_13.30 ;
    %load/v 8, v0x27bf260_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x27be6d0_0, 8, 16;
    %jmp T_13.35;
T_13.31 ;
    %load/v 8, v0x27bf260_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x27be6d0_0, 8, 16;
    %jmp T_13.35;
T_13.32 ;
    %load/v 8, v0x27bf260_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x27be6d0_0, 8, 16;
    %jmp T_13.35;
T_13.33 ;
    %load/v 8, v0x27bf260_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x27be6d0_0, 8, 16;
    %jmp T_13.35;
T_13.35 ;
    %set/v v0x27be2a0_0, 1, 1;
    %load/v 8, v0x27be870_0, 1;
    %jmp/0  T_13.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_13.38, 8;
T_13.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_13.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_13.38;
T_13.37 ;
    %mov 9, 12, 3; Return false value
T_13.38 ;
    %set/v v0x27bf070_0, 9, 3;
    %jmp T_13.10;
T_13.4 ;
    %vpi_call 7 98 "$display", "State = DCACHE_TO_MEM";
    %set/v v0x27beee0_0, 1, 1;
    %set/v v0x27be340_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.39, 4;
    %load/x1p 23, v0x27b7570_0, 6;
    %jmp T_13.40;
T_13.39 ;
    %mov 23, 2, 6;
T_13.40 ;
    %mov 8, 23, 6; Move signal select into place
    %load/v 14, v0x27be480_0, 9;
    %set/v v0x27bec50_0, 8, 14;
    %load/v 8, v0x27bed90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.41, 8;
    %movi 8, 2, 3;
    %set/v v0x27bf070_0, 8, 3;
    %jmp T_13.42;
T_13.41 ;
    %movi 8, 3, 3;
    %set/v v0x27bf070_0, 8, 3;
T_13.42 ;
    %jmp T_13.10;
T_13.5 ;
    %vpi_call 7 108 "$display", "State = MEM_TO_DCACHE";
    %set/v v0x27becd0_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.43, 4;
    %load/x1p 8, v0x27b7570_0, 14;
    %jmp T_13.44;
T_13.43 ;
    %mov 8, 2, 14;
T_13.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x27bec50_0, 8, 14;
    %load/v 8, v0x27beba0_0, 64;
    %set/v v0x27be6d0_0, 8, 64;
    %load/v 8, v0x27bed90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.45, 8;
    %movi 8, 3, 3;
    %set/v v0x27bf070_0, 8, 3;
    %jmp T_13.46;
T_13.45 ;
    %set/v v0x27be630_0, 1, 1;
    %load/v 8, v0x27bf3e0_0, 1;
    %jmp/0  T_13.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_13.49, 8;
T_13.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_13.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_13.49;
T_13.48 ;
    %mov 9, 12, 3; Return false value
T_13.49 ;
    %set/v v0x27bf070_0, 9, 3;
T_13.46 ;
    %jmp T_13.10;
T_13.6 ;
    %vpi_call 7 119 "$display", "State = READ_DCACHE";
    %set/v v0x27be340_0, 1, 1;
    %set/v v0x27be2a0_0, 1, 1;
    %load/v 8, v0x27be870_0, 1;
    %jmp/0  T_13.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_13.52, 8;
T_13.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_13.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_13.52;
T_13.51 ;
    %mov 9, 12, 3; Return false value
T_13.52 ;
    %set/v v0x27bf070_0, 9, 3;
    %jmp T_13.10;
T_13.7 ;
    %vpi_call 7 125 "$display", "State = READ_ICACHE";
    %set/v v0x27be750_0, 1, 1;
    %set/v v0x27bf070_0, 0, 3;
    %jmp T_13.10;
T_13.8 ;
    %vpi_call 7 130 "$display", "State = MEM_TO_ICACHE";
    %set/v v0x27becd0_0, 1, 1;
    %load/v 8, v0x27bed90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.53, 8;
    %movi 8, 6, 3;
    %set/v v0x27bf070_0, 8, 3;
    %jmp T_13.54;
T_13.53 ;
    %set/v v0x27beb20_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x27bf070_0, 8, 3;
T_13.54 ;
    %jmp T_13.10;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x27bcae0;
T_14 ;
    %vpi_call 8 33 "$readmemh", "cache_2way01.txt.bin", v0x27bd250;
    %end;
    .thread T_14;
    .scope S_0x27bcae0;
T_15 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bd4b0_0, 1;
    %load/v 9, v0x27bd830_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x27bce40_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x27bcf00_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x27bcae0;
T_16 ;
    %wait E_0x27bcdf0;
    %load/v 8, v0x27bcfa0_0, 1;
    %load/v 9, v0x27bd170_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x27bd790_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x27bcf00_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd250, 0, 8;
t_7 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.2, 4;
    %load/x1p 8, v0x27bd790_0, 16;
    %jmp T_16.3;
T_16.2 ;
    %mov 8, 2, 16;
T_16.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x27bcf00_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd250, 0, 8;
t_8 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.4, 4;
    %load/x1p 8, v0x27bd790_0, 16;
    %jmp T_16.5;
T_16.4 ;
    %mov 8, 2, 16;
T_16.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x27bcf00_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_9, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd250, 0, 8;
t_9 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.6, 4;
    %load/x1p 8, v0x27bd790_0, 16;
    %jmp T_16.7;
T_16.6 ;
    %mov 8, 2, 16;
T_16.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x27bcf00_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_10, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd250, 0, 8;
t_10 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x27bcae0;
T_17 ;
    %wait E_0x27bcda0;
    %load/v 8, v0x27bcfa0_0, 1;
    %load/v 9, v0x27bd0d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x27bcf00_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x27bd250, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x27bcf00_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x27bd250, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x27bcf00_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x27bd250, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x27bcf00_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x27bd250, 16;
    %set/v v0x27bd370_0, 8, 64;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x27bcae0;
T_18 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bd550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd5d0_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x27bd2d0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd5d0_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x27bcae0;
T_19 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bd550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd670_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x27bd020_0, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd670_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x27bd670_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd670_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x27bcae0;
T_20 ;
    %wait E_0x27bcd40;
    %set/v v0x27bd020_0, 1, 1;
    %set/v v0x27bd170_0, 0, 1;
    %set/v v0x27bd0d0_0, 0, 1;
    %set/v v0x27bd2d0_0, 0, 2;
    %load/v 8, v0x27bd5d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.1, 6;
    %load/v 8, v0x27bd670_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_20.4, 8;
    %set/v v0x27bd0d0_0, 1, 1;
    %set/v v0x27bd410_0, 1, 1;
    %jmp T_20.5;
T_20.4 ;
    %set/v v0x27bd020_0, 0, 1;
    %set/v v0x27bd410_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x27bd2d0_0, 8, 2;
T_20.5 ;
    %jmp T_20.3;
T_20.0 ;
    %load/v 8, v0x27bd830_0, 1;
    %jmp/0xz  T_20.6, 8;
    %set/v v0x27bd020_0, 0, 1;
    %set/v v0x27bd410_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x27bd2d0_0, 8, 2;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v0x27bd4b0_0, 1;
    %jmp/0xz  T_20.8, 8;
    %set/v v0x27bd020_0, 0, 1;
    %set/v v0x27bd410_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x27bd2d0_0, 8, 2;
    %jmp T_20.9;
T_20.8 ;
    %set/v v0x27bd410_0, 1, 1;
T_20.9 ;
T_20.7 ;
    %jmp T_20.3;
T_20.1 ;
    %load/v 8, v0x27bd670_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_20.10, 8;
    %set/v v0x27bd170_0, 1, 1;
    %set/v v0x27bd410_0, 1, 1;
    %jmp T_20.11;
T_20.10 ;
    %set/v v0x27bd020_0, 0, 1;
    %set/v v0x27bd410_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x27bd2d0_0, 8, 2;
T_20.11 ;
    %jmp T_20.3;
T_20.3 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x27bc9c0;
T_21 ;
    %wait E_0x27bcab0;
    %load/v 8, v0x27c4390_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/v 8, v0x27c4270_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c47f0_0, 8, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x27c4390_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_21.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.4, 4;
    %load/x1p 8, v0x27c4270_0, 16;
    %jmp T_21.5;
T_21.4 ;
    %mov 8, 2, 16;
T_21.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c47f0_0, 8, 16;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v0x27c4390_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_21.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.8, 4;
    %load/x1p 8, v0x27c4270_0, 16;
    %jmp T_21.9;
T_21.8 ;
    %mov 8, 2, 16;
T_21.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c47f0_0, 8, 16;
    %jmp T_21.7;
T_21.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.10, 4;
    %load/x1p 8, v0x27c4270_0, 16;
    %jmp T_21.11;
T_21.10 ;
    %mov 8, 2, 16;
T_21.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c47f0_0, 8, 16;
T_21.7 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x27bc9c0;
T_22 ;
    %wait E_0x27a93b0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x27bc9c0;
T_23 ;
    %wait E_0x27bcab0;
    %load/v 8, v0x27c3c50_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v0x27c39e0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c4d60_0, 8, 16;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x27c3c50_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_23.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.4, 4;
    %load/x1p 8, v0x27c39e0_0, 16;
    %jmp T_23.5;
T_23.4 ;
    %mov 8, 2, 16;
T_23.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c4d60_0, 8, 16;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0x27c3c50_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_23.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.8, 4;
    %load/x1p 8, v0x27c39e0_0, 16;
    %jmp T_23.9;
T_23.8 ;
    %mov 8, 2, 16;
T_23.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c4d60_0, 8, 16;
    %jmp T_23.7;
T_23.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.10, 4;
    %load/x1p 8, v0x27c39e0_0, 16;
    %jmp T_23.11;
T_23.10 ;
    %mov 8, 2, 16;
T_23.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x27c4d60_0, 8, 16;
T_23.7 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x27bbc10;
T_24 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bc6a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc4a0_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x27bc720_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x27bc320_0, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v0x27bc2a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc4a0_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/v 8, v0x27bc420_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc4a0_0, 0, 8;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x27bbc10;
T_25 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bc720_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x27bc420_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc620_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x27bbc10;
T_26 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bc8b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x27bc620_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc5a0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x27bbc10;
T_27 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bc7a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x27bc5a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bc520_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x27b7d20;
T_28 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bb670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bab30_0, 0, 8;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x27bbb90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x27ba790_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27bab30_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x27b7d20;
T_29 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bbdd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x27b9980_0, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9860_0, 0, 8;
    %load/v 8, v0x27ba950_0, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bad30_0, 0, 8;
    %load/v 8, v0x27badb0_0, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27babb0_0, 0, 8;
    %load/v 8, v0x27bb390_0, 1;
    %load/v 9, v0x27bac60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bb870_0, 0, 8;
    %load/v 8, v0x27bae30_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27bb310_0, 0, 8;
    %load/v 8, v0x27b97e0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9900_0, 0, 8;
    %load/v 8, v0x27bb6f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bb770_0, 0, 8;
    %load/v 8, v0x27bbb10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bb8f0_0, 0, 8;
    %load/v 8, v0x27ba180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba2f0_0, 0, 8;
    %load/v 8, v0x27ba200_0, 1;
    %load/v 9, v0x27bac60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba370_0, 0, 8;
    %load/v 8, v0x27ba020_0, 1;
    %load/v 9, v0x27bac60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9f50_0, 0, 8;
    %load/v 8, v0x27b9ed0_0, 1;
    %load/v 9, v0x27bac60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9e10_0, 0, 8;
    %load/v 8, v0x27bab30_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x27baab0_0, 0, 8;
    %load/v 8, v0x27bafd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bb050_0, 0, 8;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x27b7d20;
T_30 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bba50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v0x27bb870_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bb4c0_0, 0, 8;
    %load/v 8, v0x27bb310_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27bb290_0, 0, 8;
    %load/v 8, v0x27ba2f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba0a0_0, 0, 8;
    %load/v 8, v0x27ba370_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba470_0, 0, 8;
    %load/v 8, v0x27bad30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba9d0_0, 0, 8;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x27b7d20;
T_31 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27bb9a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x27bb4c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bb410_0, 0, 8;
    %load/v 8, v0x27bb290_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27baeb0_0, 0, 8;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x27b7d20;
T_32 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bb670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9be0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ac0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9b40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9c60_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x27bbdd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x27bb310_0, 4;
    %load/v 12, v0x27bb0d0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_32.4, 8;
    %load/v 9, v0x27bb870_0, 1;
    %load/v 10, v0x27bb0d0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_32.6, 8;
T_32.4 ; End of true expr.
    %jmp/0  T_32.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_32.6;
T_32.5 ;
    %mov 9, 0, 1; Return false value
T_32.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9be0_0, 0, 9;
    %load/v 8, v0x27bb290_0, 4;
    %load/v 12, v0x27bb0d0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_32.7, 8;
    %load/v 9, v0x27bb4c0_0, 1;
    %load/v 10, v0x27bb0d0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_32.9, 8;
T_32.7 ; End of true expr.
    %jmp/0  T_32.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_32.9;
T_32.8 ;
    %mov 9, 0, 1; Return false value
T_32.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ac0_0, 0, 9;
    %load/v 8, v0x27bb310_0, 4;
    %load/v 12, v0x27bb180_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_32.10, 8;
    %load/v 9, v0x27bb870_0, 1;
    %load/v 10, v0x27bb180_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_32.12, 8;
T_32.10 ; End of true expr.
    %jmp/0  T_32.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_32.12;
T_32.11 ;
    %mov 9, 0, 1; Return false value
T_32.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9b40_0, 0, 9;
    %load/v 8, v0x27bb290_0, 4;
    %load/v 12, v0x27bb180_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_32.13, 8;
    %load/v 9, v0x27bb4c0_0, 1;
    %load/v 10, v0x27bb180_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_32.15, 8;
T_32.13 ; End of true expr.
    %jmp/0  T_32.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_32.15;
T_32.14 ;
    %mov 9, 0, 1; Return false value
T_32.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9c60_0, 0, 9;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x27b7d20;
T_33 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bb670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba8d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba570_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x27bbdd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.2, 8;
    %load/v 8, v0x27ba4f0_0, 1;
    %load/v 9, v0x27ba690_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ba8d0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba8d0_0, 0, 8;
    %load/v 8, v0x27ba8d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba850_0, 0, 8;
    %load/v 8, v0x27ba850_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba570_0, 0, 8;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x27b7d20;
T_34 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27bb670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba3f0_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x27bba50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_34.2, 8;
    %load/v 8, v0x27ba610_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba3f0_0, 0, 8;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x27b7d20;
T_35 ;
    %wait E_0x27b8de0;
    %set/v v0x27b9980_0, 0, 1;
    %set/v v0x27ba950_0, 0, 1;
    %set/v v0x27badb0_0, 0, 1;
    %set/v v0x27bb570_0, 0, 1;
    %set/v v0x27bb5f0_0, 0, 1;
    %set/v v0x27bb390_0, 0, 1;
    %load/v 8, v0x27bab30_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x27bb0d0_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.0, 4;
    %load/x1p 8, v0x27bab30_0, 4;
    %jmp T_35.1;
T_35.0 ;
    %mov 8, 2, 4;
T_35.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x27bb180_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.2, 4;
    %load/x1p 8, v0x27bab30_0, 4;
    %jmp T_35.3;
T_35.2 ;
    %mov 8, 2, 4;
T_35.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x27bae30_0, 8, 4;
    %set/v v0x27b97e0_0, 0, 3;
    %set/v v0x27bb6f0_0, 0, 2;
    %set/v v0x27bbb10_0, 0, 2;
    %set/v v0x27ba180_0, 0, 1;
    %set/v v0x27ba200_0, 0, 1;
    %set/v v0x27ba020_0, 0, 1;
    %set/v v0x27b9ed0_0, 0, 1;
    %set/v v0x27ba4f0_0, 0, 1;
    %set/v v0x27bafd0_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.4, 4;
    %load/x1p 8, v0x27bab30_0, 4;
    %jmp T_35.5;
T_35.4 ;
    %mov 8, 2, 4;
T_35.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_35.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_35.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_35.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_35.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_35.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_35.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_35.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_35.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_35.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_35.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_35.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_35.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_35.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_35.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_35.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_35.21, 6;
    %jmp T_35.22;
T_35.6 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %set/v v0x27ba020_0, 1, 1;
    %set/v v0x27b9ed0_0, 1, 1;
    %jmp T_35.22;
T_35.7 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %set/v v0x27bafd0_0, 1, 1;
    %jmp T_35.22;
T_35.8 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %set/v v0x27b9ed0_0, 1, 1;
    %jmp T_35.22;
T_35.9 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %jmp T_35.22;
T_35.10 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %jmp T_35.22;
T_35.11 ;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %jmp T_35.22;
T_35.12 ;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %jmp T_35.22;
T_35.13 ;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x27b97e0_0, 8, 3;
    %set/v v0x27ba020_0, 1, 1;
    %jmp T_35.22;
T_35.14 ;
    %set/v v0x27bb6f0_0, 1, 2;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb390_0, 1, 1;
    %set/v v0x27ba180_0, 1, 1;
    %jmp T_35.22;
T_35.15 ;
    %set/v v0x27bb6f0_0, 1, 2;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27bb570_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.23, 4;
    %load/x1p 8, v0x27bab30_0, 4;
    %jmp T_35.24;
T_35.23 ;
    %mov 8, 2, 4;
T_35.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x27bb0d0_0, 8, 4;
    %set/v v0x27ba200_0, 1, 1;
    %jmp T_35.22;
T_35.16 ;
    %set/v v0x27bb570_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.25, 4;
    %load/x1p 8, v0x27bab30_0, 4;
    %jmp T_35.26;
T_35.25 ;
    %mov 8, 2, 4;
T_35.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x27bb0d0_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x27bbb10_0, 8, 2;
    %set/v v0x27bb390_0, 1, 1;
    %set/v v0x27b97e0_0, 1, 3;
    %jmp T_35.22;
T_35.17 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb0d0_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x27bbb10_0, 8, 2;
    %set/v v0x27bb390_0, 1, 1;
    %jmp T_35.22;
T_35.18 ;
    %movi 8, 1, 2;
    %set/v v0x27bb6f0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x27bbb10_0, 8, 2;
    %set/v v0x27b9980_0, 1, 1;
    %jmp T_35.22;
T_35.19 ;
    %movi 8, 2, 2;
    %set/v v0x27bb6f0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x27bbb10_0, 8, 2;
    %set/v v0x27bb390_0, 1, 1;
    %set/v v0x27bae30_0, 1, 4;
    %set/v v0x27ba950_0, 1, 1;
    %jmp T_35.22;
T_35.20 ;
    %set/v v0x27bb570_0, 1, 1;
    %set/v v0x27bb0d0_0, 0, 4;
    %set/v v0x27bb5f0_0, 1, 1;
    %set/v v0x27badb0_0, 1, 1;
    %jmp T_35.22;
T_35.21 ;
    %set/v v0x27ba4f0_0, 1, 1;
    %jmp T_35.22;
T_35.22 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x27b7360;
T_36 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x27b7840, 0, 16;
    %end;
    .thread T_36;
    .scope S_0x27b7360;
T_37 ;
    %wait E_0x27b7470;
    %load/v 8, v0x27b74d0_0, 1;
    %load/v 9, v0x27b7c80_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b7680_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x27b7600_0, 16;
    %ix/getv 3, v0x27b7680_0;
    %jmp/1 t_11, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b7840, 0, 8;
t_11 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x27b7360;
T_38 ;
    %wait E_0x27b70a0;
    %load/v 8, v0x27b74d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27b7b40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/getv 3, v0x27b7940_0;
    %load/av 8, v0x27b7840, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b78c0_0, 0, 8;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x27b7360;
T_39 ;
    %wait E_0x27b7050;
    %load/v 8, v0x27b74d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27b7be0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/getv 3, v0x27b7ac0_0;
    %load/av 8, v0x27b7840, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b7a10_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x27b7360;
T_40 ;
    %wait E_0x27a93b0;
    %set/v v0x27b77a0_0, 0, 32;
T_40.0 ;
    %load/v 8, v0x27b77a0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_40.1, 5;
    %vpi_call 12 79 "$display", "R%1h = %h", v0x27b77a0_0, &A<v0x27b7840, v0x27b77a0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27b77a0_0, 32;
    %set/v v0x27b77a0_0, 8, 32;
    %jmp T_40.0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x27b30b0;
T_41 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27b6fd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %load/v 8, v0x27b68a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b6a40_0, 0, 8;
    %load/v 8, v0x27b6ae0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b6e00_0, 0, 8;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x27b30b0;
T_42 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27b6f00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %load/v 8, v0x27b4900_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b6bc0_0, 0, 8;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x27aa440;
T_43 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27b2d90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.0, 8;
    %load/v 8, v0x27b1c10_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b1cb0_0, 0, 8;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x27a9df0;
T_44 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27aa3a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_44.0, 8;
    %load/v 8, v0x27aa070_0, 1;
    %jmp/0xz  T_44.2, 8;
    %load/v 8, v0x27a9ff0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aa300_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %load/v 8, v0x27aa1c0_0, 1;
    %jmp/0xz  T_44.4, 8;
    %load/v 8, v0x27aa260_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aa300_0, 0, 8;
    %jmp T_44.5;
T_44.4 ;
    %load/v 8, v0x27aa110_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aa300_0, 0, 8;
T_44.5 ;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x27a8f60;
T_45 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27a9a40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_45.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9b60_0, 0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/v 8, v0x27a93e0_0, 1;
    %load/v 9, v0x27a9ae0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_45.2, 8;
    %load/v 8, v0x27a9ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9b60_0, 0, 8;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x27a8f60;
T_46 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27a9a40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9790_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v0x27a9330_0, 1;
    %load/v 9, v0x27a9ae0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_46.2, 8;
    %load/v 8, v0x27a9890_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9930_0, 0, 8;
    %load/v 8, v0x27a96f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a9790_0, 0, 8;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x27a8f60;
T_47 ;
    %wait E_0x27a9050;
    %load/v 8, v0x27a9560_0, 1;
    %load/v 9, v0x27a9600_0, 1;
    %or 8, 9, 1;
    %set/v v0x27a9480_0, 8, 1;
    %load/v 8, v0x27a9130_0, 1;
    %jmp/0xz  T_47.0, 8;
    %load/v 8, v0x27a91f0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_47.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_47.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_47.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_47.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_47.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_47.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_47.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_47.9, 6;
    %jmp T_47.10;
T_47.2 ;
    %load/v 8, v0x27a9b60_0, 1;
    %inv 8, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.3 ;
    %load/v 8, v0x27a9b60_0, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.4 ;
    %load/v 8, v0x27a9b60_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27a9790_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.5 ;
    %load/v 8, v0x27a9790_0, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.6 ;
    %load/v 8, v0x27a9b60_0, 1;
    %load/v 9, v0x27a9b60_0, 1;
    %inv 9, 1;
    %load/v 10, v0x27a9790_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.7 ;
    %load/v 8, v0x27a9790_0, 1;
    %load/v 9, v0x27a9b60_0, 1;
    %or 8, 9, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.8 ;
    %load/v 8, v0x27a9930_0, 1;
    %set/v v0x27a9480_0, 8, 1;
    %jmp T_47.10;
T_47.9 ;
    %set/v v0x27a9480_0, 1, 1;
    %jmp T_47.10;
T_47.10 ;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x27a8e70;
T_48 ;
    %wait E_0x27a93b0;
    %load/v 8, v0x27c60b0_0, 1;
    %jmp/0xz  T_48.0, 8;
    %vpi_call 4 37 "$display", "iCache valid, instr=%h", v0x27c6000_0;
    %jmp T_48.1;
T_48.0 ;
    %vpi_call 4 40 "$display", "instr=%h\012", v0x27c6000_0;
T_48.1 ;
    %vpi_call 4 43 "$display", "stall_pc=%b, i_rdy=%b, stall_IM_ID=%b, iaddr=%h, flow_change_ID_EX=%h,zr=%b,rf_w_data_DM_WB=%h, rf_dst_addr_DM_WB=%h\012", v0x27c7820_0, v0x27c60b0_0, v0x27c7ad0_0, v0x27c61c0_0, v0x27c5e60_0, v0x27c78a0_0, v0x27c7250_0, v0x27c6c40_0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x272d4e0;
T_49 ;
    %set/v v0x27c7d10_0, 0, 1;
    %vpi_call 3 15 "$display", "rst assert\012";
    %set/v v0x27c7f10_0, 0, 1;
    %wait E_0x27a93b0;
    %wait E_0x27bcab0;
    %set/v v0x27c7f10_0, 1, 1;
    %vpi_call 3 20 "$display", "rst deassert\012";
    %end;
    .thread T_49;
    .scope S_0x272d4e0;
T_50 ;
    %delay 5, 0;
    %load/v 8, v0x27c7d10_0, 1;
    %inv 8, 1;
    %set/v v0x27c7d10_0, 8, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x272d4e0;
T_51 ;
    %wait E_0x27a90e0;
    %load/v 8, v0x27c7f10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_51.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27c7e10_0, 0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v0x27c7e10_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27c7e10_0, 0, 8;
T_51.1 ;
    %vpi_call 3 32 "$display", "\012\012clk=%d%d%d%d%d%d%d%d%d%d%d%d%d\012\012", v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0, v0x27c7e10_0;
    %load/v 8, v0x27c7e10_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 1000, 17;
    %jmp/0xz  T_51.2, 4;
    %vpi_call 3 34 "$stop";
T_51.2 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x272d4e0;
T_52 ;
    %wait E_0x27a8be0;
    %wait E_0x27a93b0;
    %vpi_call 3 41 "$stop";
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "data_mem.v";
    "t_cpu.v";
    "cpu.v";
    "two_way_mem_hierarchy.v";
    "two_way_cache.v";
    "two_way_cache_controller.v";
    "unified_mem.v";
    "prgm_cntr.v";
    "id.v";
    "./common_params.inc";
    "rf_pipelined.v";
    "src_mux.v";
    "alu.v";
    "dst_mux.v";
    "br_bool.v";
