

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Sat Dec 15 03:40:12 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  234337|  234337|  234337|  234337|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  234336|  234336|      4882|          -|          -|    48|    no    |
        | + Loop 1.1              |    4880|    4880|       610|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     608|     608|        76|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:305
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: exitcond5 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:1  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:3  %co_2 = add i6 %co, 1

ST_2: StgValue_21 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:1  %tmp_cast = zext i6 %co to i9

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_36 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:4  %tmp_36 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:5  %p_shl2_cast = zext i7 %tmp_36 to i10

ST_2: tmp_37 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:6  %tmp_37 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_38 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:7  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:8  %p_shl_cast = zext i8 %tmp_38 to i9

ST_2: tmp_39 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:9  %tmp_39 = sub i9 %p_shl_cast, %tmp_cast

ST_2: tmp_45_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:10  %tmp_45_cast = sext i9 %tmp_39 to i10

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
.preheader47.preheader:11  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47.preheader:12  br label %.preheader47

ST_2: StgValue_35 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:319
:0  ret void


 <State 3>: 4.66ns
ST_3: h (27)  [1/1] 0.00ns
.preheader47:0  %h = phi i4 [ %h_2, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond6 (28)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47:1  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_20 (29)  [1/1] 0.00ns
.preheader47:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_39 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_21 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:0  %tmp_cast_21 = zext i4 %h to i10

ST_3: tmp_40 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:1  %tmp_40 = add i10 %tmp_cast_21, %tmp_37

ST_3: tmp_41 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:2  %tmp_41 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_40, i3 0)

ST_3: p_shl3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:3  %p_shl3_cast = zext i13 %tmp_41 to i14

ST_3: tmp_42 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:4  %tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_40, i1 false)

ST_3: p_shl4_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:5  %p_shl4_cast = zext i11 %tmp_42 to i14

ST_3: tmp_43 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:6  %tmp_43 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_47 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_48 (159)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (41)  [1/1] 0.00ns
.preheader46:0  %w = phi i4 [ %w_2, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond7 (42)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46:1  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_22 (43)  [1/1] 0.00ns
.preheader46:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_52 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46:3  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_53 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_2 (156)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:306
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_55 (157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:306
:1  br label %.preheader47


 <State 5>: 6.85ns
ST_5: p_Val2_s (48)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_12, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (49)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_2, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond8 (50)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_23 (51)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (52)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_2 = add i2 %m, 1

ST_5: StgValue_61 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_24_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:0  %tmp_24_cast = zext i2 %m to i10

ST_5: tmp_45 (56)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:1  %tmp_45 = add i10 %tmp_45_cast, %tmp_24_cast

ST_5: tmp2 (59)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_25 (61)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:6  %tmp_25 = add i4 %h, %tmp2_cast

ST_5: tmp_26_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:7  %tmp_26_cast = zext i4 %tmp_25 to i10

ST_5: tmp_48 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:8  %tmp_48 = add i10 %tmp_37, %tmp_26_cast

ST_5: p_Val2_9 (134)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1


 <State 6>: 2.34ns
ST_6: tmp_46 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node tmp_47)
.preheader.preheader:2  %tmp_46 = shl i10 %tmp_45, 2

ST_6: tmp_47 (58)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
.preheader.preheader:3  %tmp_47 = sub i10 %tmp_46, %tmp_45

ST_6: tmp_49 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:9  %tmp_49 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_48, i3 0)

ST_6: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:10  %p_shl5_cast = zext i13 %tmp_49 to i14

ST_6: tmp_50 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:11  %tmp_50 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_48, i1 false)

ST_6: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:12  %p_shl6_cast = zext i11 %tmp_50 to i14

ST_6: tmp_51 (68)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:13  %tmp_51 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_77 (69)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader.preheader:14  br label %.preheader


 <State 7>: 6.87ns
ST_7: p_Val2_12 (71)  [1/1] 0.00ns
.preheader:0  %p_Val2_12 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (72)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_2, %_ifconv ]

ST_7: exitcond (73)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_24 (74)  [1/1] 0.00ns
.preheader:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (75)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:4  %n_2 = add i2 %n, 1

ST_7: StgValue_83 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_27_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:0  %tmp_27_cast = zext i2 %n to i10

ST_7: tmp_52 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:1  %tmp_52 = add i10 %tmp_27_cast, %tmp_47

ST_7: tmp_58_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:2  %tmp_58_cast = zext i10 %tmp_52 to i64

ST_7: weight_V_addr (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:3  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i64 0, i64 %tmp_58_cast

ST_7: tmp3 (82)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i4

ST_7: tmp_28 (84)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:6  %tmp_28 = add i4 %tmp3_cast, %w

ST_7: tmp_29_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:7  %tmp_29_cast = zext i4 %tmp_28 to i14

ST_7: tmp_53 (86)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:8  %tmp_53 = add i14 %tmp_29_cast, %tmp_51

ST_7: weight_V_load (89)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_94 (131)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_59_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:9  %tmp_59_cast = zext i14 %tmp_53 to i64

ST_8: input_V_addr (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:10  %input_V_addr = getelementptr [4800 x i8]* %input_V, i64 0, i64 %tmp_59_cast

ST_8: weight_V_load (89)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: input_V_load (91)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 9>: 3.25ns
ST_9: input_V_load (91)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 10>: 6.43ns
ST_10: OP1_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_10: p_Val2_1 (93)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:15  %p_Val2_1 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_55 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:21  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_30 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:16  %tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_12, i6 0)

ST_11: tmp_38_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:17  %tmp_38_cast = sext i14 %tmp_30 to i16

ST_11: p_Val2_13 (96)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:18  %p_Val2_13 = add i16 %tmp_38_cast, %p_Val2_1

ST_11: signbit (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 15)

ST_11: p_Val2_14 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:20  %p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_13, i32 6, i32 13)

ST_11: tmp_31 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:22  %tmp_31 = zext i1 %tmp_55 to i8

ST_11: tmp_56 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node carry)
_ifconv:23  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 13)

ST_11: p_Val2_15 (102)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:24  %p_Val2_15 = add i8 %p_Val2_14, %tmp_31

ST_11: newsignbit (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)

ST_11: tmp_32 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node carry)
_ifconv:26  %tmp_32 = xor i1 %newsignbit, true

ST_11: carry (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_56, %tmp_32

ST_11: tmp_34 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:29  %tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_13, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_58 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 14)

ST_12: Range1_all_ones (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_34, -1

ST_12: Range1_all_zeros (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_34, 0

ST_12: deleted_zeros (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_33 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_33 = xor i1 %tmp_58, true

ST_12: p_41_i_i (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_33

ST_12: deleted_ones (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i2 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_35 (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:39  %tmp_35 = xor i1 %signbit, true

ST_12: overflow (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i2, %tmp_35

ST_12: brmerge40_demorgan_i (119)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (123)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_35

ST_13: underflow_not (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_16_mux (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:48  %p_Val2_16_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_15

ST_13: p_Val2_s_25 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_25 = select i1 %underflow, i8 -128, i8 %p_Val2_15

ST_13: sum_V (128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_16_mux, i8 %p_Val2_s_25

ST_13: StgValue_138 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:310
_ifconv:51  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_20 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:0  %tmp_20 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_9 (134)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1

ST_14: tmp_21 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:2  %tmp_21 = sext i8 %p_Val2_9 to i9

ST_14: p_Val2_10 (136)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:3  %p_Val2_10 = add i9 %tmp_20, %tmp_21

ST_14: isneg (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_10, i32 8)

ST_14: result_V (138)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_9

ST_14: newsignbit_2 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:6  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_22 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_22 = xor i1 %newsignbit_2, true

ST_15: underflow_2 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_2 = and i1 %isneg, %tmp_22

ST_15: brmerge_i_i (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_2

ST_15: isneg_not (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_2, %isneg_not

ST_15: result_V_mux (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:314 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_2, i8 -128, i8 %result_V

ST_15: result_1 (147)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:314 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_23_cast (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:15  %tmp_23_cast = zext i4 %w to i14

ST_15: tmp_44 (149)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:16  %tmp_44 = add i14 %tmp_43, %tmp_23_cast

ST_15: tmp_50_cast (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:17  %tmp_50_cast = zext i14 %tmp_44 to i64

ST_15: output_V_addr (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:18  %output_V_addr = getelementptr [4800 x i8]* %output_V, i64 0, i64 %tmp_50_cast

ST_15: StgValue_158 (152)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_2 (153)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:307
_ifconv1:20  %w_2 = add i4 %w, 1

ST_15: StgValue_160 (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:307
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:305) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:305) [7]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:305) [8]  (3.88 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:306) [27]  (0 ns)
	'add' operation ('tmp_40', acceleartor_hls_padding/components.cpp:315) [33]  (2.32 ns)
	'add' operation ('tmp_43', acceleartor_hls_padding/components.cpp:315) [38]  (2.34 ns)

 <State 4>: 3.1ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:307) [41]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:307) [42]  (3.1 ns)

 <State 5>: 6.85ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:309) [49]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:311) [59]  (2.17 ns)
	'add' operation ('tmp_25', acceleartor_hls_padding/components.cpp:311) [61]  (2.35 ns)
	'add' operation ('tmp_48', acceleartor_hls_padding/components.cpp:311) [63]  (2.32 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'add' operation ('tmp_51', acceleartor_hls_padding/components.cpp:311) [68]  (2.34 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:310) [72]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:311) [82]  (2.17 ns)
	'add' operation ('tmp_28', acceleartor_hls_padding/components.cpp:311) [84]  (2.35 ns)
	'add' operation ('tmp_53', acceleartor_hls_padding/components.cpp:311) [86]  (2.34 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:311) [88]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:311) on array 'input_V' [91]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:311) on array 'input_V' [91]  (3.25 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:311) [93]  (6.43 ns)

 <State 11>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:311) [96]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:311) [102]  (2.32 ns)
	'xor' operation ('tmp_32', acceleartor_hls_padding/components.cpp:311) [104]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:311) [105]  (2.07 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:311) [108]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:311) [114]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:311) [120]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:311) [121]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:311) [122]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:311) [123]  (2.07 ns)

 <State 13>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_16_mux', acceleartor_hls_padding/components.cpp:311) [126]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:311) [128]  (2.07 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:314) on array 'bias_V' [134]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:314) [136]  (2.32 ns)

 <State 15>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_22', acceleartor_hls_padding/components.cpp:314) [140]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:314) [141]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:314) [146]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:314) [147]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:315) of variable 'result_1', acceleartor_hls_padding/components.cpp:314 on array 'output_V' [152]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
