{"S. M. Kang": [0.5, ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7, "dac", 1986]], "Nohbyung Park": [0.990628719329834, ["Sehwa: a program for synthesis of pipelines", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", 7, "dac", 1986]], "Young Hwan Kim": [0.9837838560342789, ["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7, "dac", 1986]], "K. C. Chang": [0.5, ["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", 6, "dac", 1986], ["A preprocessor for the via minimization problem", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", 6, "dac", 1986]], "Hyunchul Shin": [0.999739021062851, ["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", 8, "dac", 1986]], "Seung Ho Hwang": [0.9997744262218475, ["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7, "dac", 1986]]}