<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml mksuii_x.twx mksuii_x.ncd -o mksuii_x.twr mksuii_x.pcf -ucf
mksuii_x.ucf

</twCmdLine><twDesign>mksuii_x.ncd</twDesign><twDesignPath>mksuii_x.ncd</twDesignPath><twPCF>mksuii_x.pcf</twPCF><twPcfPath>mksuii_x.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vlx30t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="14" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>4388</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1117</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.744</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe (SLICE_X49Y73.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.256</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twTotPathDel>6.356</twTotPathDel><twClkSkew dest = "1.206" src = "1.559">0.353</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>4.389</twRouteDel><twTotDel>6.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.760</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twTotPathDel>5.092</twTotPathDel><twClkSkew dest = "1.206" src = "1.319">0.113</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X58Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.225</twRouteDel><twTotDel>5.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.930</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twTotPathDel>4.964</twTotPathDel><twClkSkew dest = "0.476" src = "0.547">0.071</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>4.076</twRouteDel><twTotDel>4.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (SLICE_X51Y73.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.287</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twTotPathDel>6.330</twTotPathDel><twClkSkew dest = "1.211" src = "1.559">0.348</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>6.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.791</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twTotPathDel>5.066</twTotPathDel><twClkSkew dest = "1.211" src = "1.319">0.108</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X58Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>5.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.961</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twTotPathDel>4.938</twTotPathDel><twClkSkew dest = "0.481" src = "0.547">0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>4.050</twRouteDel><twTotDel>4.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (SLICE_X51Y70.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.364</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>6.237</twTotPathDel><twClkSkew dest = "1.195" src = "1.559">0.364</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>4.270</twRouteDel><twTotDel>6.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.868</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.973</twTotPathDel><twClkSkew dest = "1.195" src = "1.319">0.124</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X58Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.106</twRouteDel><twTotDel>4.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.038</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew dest = "0.465" src = "0.547">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_0_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>N959</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/IP_Dest_Addr_1_7</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.957</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X52Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "0.147" src = "0.137">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X53Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "0.138" src = "0.133">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X52Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "0.147" src = "0.137">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="43" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="48" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tbgper_I" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y12.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_7 (SLICE_X20Y46.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.427</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_0</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.524</twTotPathDel><twClkSkew dest = "0.128" src = "0.142">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_0</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X20Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_clkDet/clk119Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_lut&lt;0&gt;_INV_0</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>1.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.439</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_1</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.512</twTotPathDel><twClkSkew dest = "0.128" src = "0.142">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X20Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u_clkDet/clk119Count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;1&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>1.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.518</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_2</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.433</twTotPathDel><twClkSkew dest = "0.128" src = "0.142">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X20Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_clkDet/clk119Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;2&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>1.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_4 (SLICE_X20Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.470</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Count_4</twDest><twTotPathDel>1.462</twTotPathDel><twClkSkew dest = "0.477" src = "0.510">0.033</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X24Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/clk119Count_4</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_5 (SLICE_X20Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.470</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Count_5</twDest><twTotPathDel>1.462</twTotPathDel><twClkSkew dest = "0.477" src = "0.510">0.033</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X24Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/clk119Count_5</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119WindowSr_1 (SLICE_X25Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_0</twSrc><twDest BELType="FF">u_clkDet/clk119WindowSr_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_0</twSrc><twDest BELType='FF'>u_clkDet/clk119WindowSr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X25Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X24Y43.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.572</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_1</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.148" src = "0.138">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X25Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X24Y43.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X24Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tbgper_I" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y12.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_u_FastADC_ADC_Clk = PERIOD &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.646</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/DCMRst (SLICE_X29Y69.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.738</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.436</twTotPathDel><twClkSkew dest = "0.279" src = "0.454">0.175</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>2.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.008</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.166</twTotPathDel><twClkSkew dest = "0.279" src = "0.454">0.175</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.056</twRouteDel><twTotDel>2.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.080</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.094</twTotPathDel><twClkSkew dest = "0.279" src = "0.454">0.175</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>2.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X32Y69.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.661</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.672</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.842</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_1 (SLICE_X32Y69.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.661</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.672</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.842</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/EMAC_Dest_Addr_0_7</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_2 (SLICE_X32Y69.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.572</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twDest><twTotPathDel>0.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;2&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X32Y69.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.584</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>0.584</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.370</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.370</twRouteDel><twTotDel>0.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_3 (SLICE_X32Y69.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;3&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Tospwh" slack="12.984" period="15.384" constraintValue="7.692" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" locationPin="OLOGIC_X1Y122.SR" clockNet="Reset1"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tospwh" slack="12.984" period="15.384" constraintValue="7.692" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clk/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/SR" locationPin="OLOGIC_X1Y123.SR" clockNet="Reset1"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Trpw" slack="14.330" period="15.384" constraintValue="7.692" deviceLimit="0.527" physResource="u_FastADC/u_BeamV/Ave_Cntr&lt;3&gt;/SR" logResource="u_FastADC/u_BeamV/Ave_Cntr_0/SR" locationPin="SLICE_X50Y30.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tdcmpc(Fdllhfmsmax)" slack="0.445" period="2.666" constraintValue="2.666" deviceLimit="2.221" freqLimit="450.248" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_P = PERIOD &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" ScopeName="">TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tdcmpc(Fdllhfmsmax)" slack="0.445" period="2.666" constraintValue="2.666" deviceLimit="2.221" freqLimit="450.248" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;
        TS_u_Glink_Clk125_o HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="112" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" locationPin="DSP48_X0Y26.CLK" clockNet="SysClk"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" locationPin="DSP48_X0Y21.CLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;
        TS_MGTCLK1_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" locationPin="DSP48_X0Y26.CLK" clockNet="SysClk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" locationPin="DSP48_X0Y21.CLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;</twConstName><twItemCnt>33</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>33</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X50Y77.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.371</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>6.184</twTotPathDel><twClkSkew dest = "4.399" src = "1.665">-2.734</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X51Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.700</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_rt</twBEL><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>5.700</twRouteDel><twTotDel>6.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X55Y79.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.446</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>6.059</twTotPathDel><twClkSkew dest = "4.407" src = "1.723">-2.684</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.584</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>5.584</twRouteDel><twTotDel>6.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/MultA_4 (SLICE_X13Y46.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.451</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Display/u_alu/MultA_4</twDest><twTotPathDel>6.131</twTotPathDel><twClkSkew dest = "4.348" src = "1.587">-2.761</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Display/u_alu/MultA_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X21Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.851</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_alu/MultA&lt;4&gt;</twComp><twBEL>u_Display/u_alu/MultA_mux0001&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>N312</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_Display/u_alu/MultA&lt;4&gt;</twComp><twBEL>u_Display/u_alu/MultA_mux0001&lt;11&gt;</twBEL><twBEL>u_Display/u_alu/MultA_4</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>5.559</twRouteDel><twTotDel>6.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X55Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.622</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>3.936</twTotPathDel><twClkSkew dest = "4.737" src = "1.602">-3.135</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.732</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>3.732</twRouteDel><twTotDel>3.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>5.2</twPctLog><twPctRoute>94.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Lnk_Decode/Tx_DataOut_6 (SLICE_X31Y31.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Lnk_Decode/Tx_DataOut_6</twDest><twTotPathDel>3.978</twTotPathDel><twClkSkew dest = "4.549" src = "1.476">-3.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Lnk_Decode/Tx_DataOut_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X21Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;39</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;39</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_Display/u_alu/Datain_3_15</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;346_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>N1015</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_Display/u_alu/Datain_3_15</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;346</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;346</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut&lt;7&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;731</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;731</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut&lt;7&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;1080</twBEL><twBEL>u_Lnk_Decode/Tx_DataOut_6</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>3.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X52Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>4.141</twTotPathDel><twClkSkew dest = "4.731" src = "1.585">-3.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">3.938</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>3.938</twRouteDel><twTotDel>4.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>4.9</twPctLog><twPctRoute>95.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" locationPin="DSP48_X0Y26.CLK" clockNet="SysClk"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" locationPin="DSP48_X0Y21.CLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;
        TS_CLK119MHZ_IN_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="140" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" locationPin="DSP48_X0Y26.CLK" clockNet="SysClk"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" locationPin="DSP48_X0Y21.CLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;</twConstName><twItemCnt>168615</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31574</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.954</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA (SLICE_X44Y5.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twTotPathDel>7.846</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.613</twRouteDel><twTotDel>7.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.307</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB (SLICE_X44Y5.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twTotPathDel>7.846</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.613</twRouteDel><twTotDel>7.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.307</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC (SLICE_X44Y5.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twTotPathDel>7.846</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_6</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.613</twRouteDel><twTotDel>7.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_4</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType="RAM">u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "1.227" src = "1.255">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Glink/u_intf/Lnk_MessType_5</twSrc><twDest BELType='RAM'>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;7&gt;</twComp><twBEL>u_Glink/u_intf/Lnk_MessType_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>u_Glink/u_intf/Lnk_MessType&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TP_3_OBUF</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_EraseBlk11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>u_Lnk_Decode/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_fp_In/dSW_Fault_Reset</twComp><twBEL>u_Lnk_Decode/Lnk_Flash_WriteBlk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Lnk_Flash_WriteBlk</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flash/Flash_Cycle</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81</twComp><twBEL>u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.307</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B12), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twTotPathDel>0.237</twTotPathDel><twClkSkew dest = "0.204" src = "0.180">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>DSP48_X0Y20.P35</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000009</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000009</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y21.B12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000010e</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y21.CLK</twSite><twDelType>Tdspckd_BB</twDelType><twDelInfo twEdge="twFalling">-0.299</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000008</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000008</twBEL></twPathDel><twLogDel>-0.109</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>-46.0</twPctLog><twPctRoute>146.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B8), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.218</twSlack><twSrc BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twTotPathDel>0.242</twTotPathDel><twClkSkew dest = "0.204" src = "0.180">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>DSP48_X0Y20.P31</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000009</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000009</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y21.B8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig00000112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y21.CLK</twSite><twDelType>Tdspckd_BB</twDelType><twDelInfo twEdge="twFalling">-0.299</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000008</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000008</twBEL></twPathDel><twLogDel>-0.109</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>-45.0</twPctLog><twPctRoute>145.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B0), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twTotPathDel>0.243</twTotPathDel><twClkSkew dest = "0.204" src = "0.180">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000009</twSrc><twDest BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000008</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>DSP48_X0Y20.P23</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000009</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000009</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y21.B0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000011a</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y21.CLK</twSite><twDelType>Tdspckd_BB</twDelType><twDelInfo twEdge="twFalling">-0.299</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000008</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000008</twBEL></twPathDel><twLogDel>-0.109</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>-44.9</twPctLog><twPctRoute>144.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK" locationPin="DSP48_X0Y26.CLK" clockNet="SysClk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" logResource="u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK" locationPin="DSP48_X0Y21.CLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.700</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE
        2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X36Y44.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="174" type="MINHIGHPULSE" name="Twph" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X36Y44.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tbgper_I" slack="1.000" period="2.666" constraintValue="2.666" deviceLimit="1.666" freqLimit="600.240" physResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" logResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y20.I0" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUF"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_P = PERIOD &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P         PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>157</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>157</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.399</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_0 (SLICE_X41Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/REFL_PWR_Data_0</twDest><twTotPathDel>2.169</twTotPathDel><twClkSkew dest = "1.095" src = "1.230">0.135</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/REFL_PWR_Data_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X47Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWR_Data&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWR_Data_0</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_1 (SLICE_X41Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/REFL_PWR_Data_1</twDest><twTotPathDel>2.169</twTotPathDel><twClkSkew dest = "1.095" src = "1.230">0.135</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/REFL_PWR_Data_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X47Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWR_Data&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWR_Data_1</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_2 (SLICE_X41Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/REFL_PWR_Data_2</twDest><twTotPathDel>2.169</twTotPathDel><twClkSkew dest = "1.095" src = "1.230">0.135</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/REFL_PWR_Data_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X47Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWR_Data&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWR_Data_2</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_V_Data_10 (SLICE_X46Y36.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/Beam_VSr_11</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_V_Data_10</twDest><twTotPathDel>0.350</twTotPathDel><twClkSkew dest = "0.177" src = "0.140">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/Beam_VSr_11</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_V_Data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X47Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_VSr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VSr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_V_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_V_Data_10</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_10 (SLICE_X40Y45.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/REFL_PWRSr_11</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/REFL_PWR_Data_10</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.144" src = "0.134">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/REFL_PWRSr_11</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/REFL_PWR_Data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X41Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWRSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWRSr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWRSr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWR_Data_10</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_8 (SLICE_X40Y45.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/REFL_PWRSr_9</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/REFL_PWR_Data_8</twDest><twTotPathDel>0.332</twTotPathDel><twClkSkew dest = "0.144" src = "0.134">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/REFL_PWRSr_9</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/REFL_PWR_Data_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X41Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWRSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWRSr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWRSr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>u_FastADC/u_ad9228/REFL_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/REFL_PWR_Data_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="189"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="190" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X36Y44.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="191" type="MINHIGHPULSE" name="Twph" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X36Y44.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tbgper_I" slack="1.000" period="2.666" constraintValue="2.666" deviceLimit="1.666" freqLimit="600.240" physResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" logResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y20.I0" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="193"><twConstRollup name="TS_u_Glink_Clk125_o" fullName="TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF" fullName="TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="194"><twConstRollup name="TS_MGTCLK1_n" fullName="TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_0" fullName="TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="195"><twConstRollup name="TS_MGTCLK1_p" fullName="TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="6.744" actualRollup="4.000" errors="0" errorRollup="0" items="4388" itemsRollup="33"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_1" fullName="TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="33" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="196"><twConstRollup name="TS_CLK119MHZ_IN_n" fullName="TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_2" fullName="TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="197"><twConstRollup name="TS_CLK119MHZ_IN_p" fullName="TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="7.954" errors="0" errorRollup="0" items="49" itemsRollup="168615"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_3" fullName="TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.954" actualRollup="N/A" errors="0" errorRollup="0" items="168615" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="198"><twConstRollup name="TS_FADC_DATA_CLK_N" fullName="TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" type="origin" depth="0" requirement="2.667" prefType="period" actual="2.300" actualRollup="1.700" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF" fullName="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;" type="child" depth="1" requirement="2.667" prefType="period" actual="1.700" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="8" anchorID="199"><twConstRollup name="TS_FADC_DATA_CLK_P" fullName="TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" type="origin" depth="0" requirement="2.667" prefType="period" actual="2.300" actualRollup="2.399" errors="0" errorRollup="0" items="0" itemsRollup="157"/><twConstRollup name="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0" fullName="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P         PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="2.667" prefType="period" actual="2.399" actualRollup="N/A" errors="0" errorRollup="0" items="157" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="200">0</twUnmetConstCnt><twDataSheet anchorID="201" twNameLen="15"><twClk2SUList anchorID="202" twDestWidth="14"><twDest>CLK119MHZ_IN_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="14"><twDest>CLK119MHZ_IN_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="204" twDestWidth="15"><twDest>FADC_DATA_CLK_N</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.399</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.399</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="205" twDestWidth="15"><twDest>FADC_DATA_CLK_P</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.399</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.399</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="14"><twDest>MGTCLK1_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="207" twDestWidth="14"><twDest>MGTCLK1_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.954</twRiseRise><twFallRise>3.842</twFallRise><twRiseFall>3.887</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="208"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>173272</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>43291</twConnCnt></twConstCov><twStats anchorID="209"><twMinPer>7.954</twMinPer><twFootnote number="1" /><twMaxFreq>125.723</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 22 17:33:10 2021 </twTimestamp></twFoot><twClientInfo anchorID="210"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 724 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
