<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: _hw_sim_scgc6::_hw_sim_scgc6_bitfields Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="union__hw__sim__scgc6.html">_hw_sim_scgc6</a></li><li class="navelem"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html">_hw_sim_scgc6_bitfields</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_hw_sim_scgc6::_hw_sim_scgc6_bitfields Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a57d79b775521160e059702e4cc51485f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a57d79b775521160e059702e4cc51485f">FTF</a>: 1</td></tr>
<tr class="separator:a57d79b775521160e059702e4cc51485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909c111c9326cdbe1fece2b064287da0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a909c111c9326cdbe1fece2b064287da0">DMAMUXb</a>: 1</td></tr>
<tr class="separator:a909c111c9326cdbe1fece2b064287da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03619805f4fe6486ca4d31071c0898e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a03619805f4fe6486ca4d31071c0898e9">RESERVED0</a>: 2</td></tr>
<tr class="separator:a03619805f4fe6486ca4d31071c0898e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec2979617afc81542117353d82504a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#aeec2979617afc81542117353d82504a4">FLEXCAN0</a>: 1</td></tr>
<tr class="separator:aeec2979617afc81542117353d82504a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3c5cc89fcae3f4f5a8d0b32a8a4061"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a6b3c5cc89fcae3f4f5a8d0b32a8a4061">RESERVED1</a>: 4</td></tr>
<tr class="separator:a6b3c5cc89fcae3f4f5a8d0b32a8a4061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88550342c71bae6083d01f6c24ab41a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a88550342c71bae6083d01f6c24ab41a5">RNGA</a>: 1</td></tr>
<tr class="separator:a88550342c71bae6083d01f6c24ab41a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332537810094b768c0d95c5af36ea626"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a332537810094b768c0d95c5af36ea626">RESERVED2</a>: 2</td></tr>
<tr class="separator:a332537810094b768c0d95c5af36ea626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b083995477885b0363c3b4192821a27"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a2b083995477885b0363c3b4192821a27">SPI0b</a>: 1</td></tr>
<tr class="separator:a2b083995477885b0363c3b4192821a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb175da00befcd5fd2fe73d3511f17b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#acb175da00befcd5fd2fe73d3511f17b5">SPI1b</a>: 1</td></tr>
<tr class="separator:acb175da00befcd5fd2fe73d3511f17b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd49edf5c77f501f530083b84bf9bb6d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#acd49edf5c77f501f530083b84bf9bb6d">RESERVED3</a>: 1</td></tr>
<tr class="separator:acd49edf5c77f501f530083b84bf9bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42e6f95f446ad8be4909b794d00be6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ab42e6f95f446ad8be4909b794d00be6b">I2S</a>: 1</td></tr>
<tr class="separator:ab42e6f95f446ad8be4909b794d00be6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f79ef583b80a0f8380550992534eeb6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4f79ef583b80a0f8380550992534eeb6">RESERVED4</a>: 2</td></tr>
<tr class="separator:a4f79ef583b80a0f8380550992534eeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af197a98b10a40c69949d3f2051199d57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#af197a98b10a40c69949d3f2051199d57">CRC</a>: 1</td></tr>
<tr class="separator:af197a98b10a40c69949d3f2051199d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56037be772f54170b1971ccc0a982b4f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a56037be772f54170b1971ccc0a982b4f">RESERVED5</a>: 2</td></tr>
<tr class="separator:a56037be772f54170b1971ccc0a982b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdd01c77bcfd9e51047a156840950f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4bdd01c77bcfd9e51047a156840950f3">USBDCDb</a>: 1</td></tr>
<tr class="separator:a4bdd01c77bcfd9e51047a156840950f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01984546506d60ec12ecceec5da2c8c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a01984546506d60ec12ecceec5da2c8c6">PDB</a>: 1</td></tr>
<tr class="separator:a01984546506d60ec12ecceec5da2c8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6d903ca742efa385d76098eee3f1ed"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a0b6d903ca742efa385d76098eee3f1ed">PITb</a>: 1</td></tr>
<tr class="separator:a0b6d903ca742efa385d76098eee3f1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c940def22c9d8f349da2fe03828b2cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a1c940def22c9d8f349da2fe03828b2cb">FTM0b</a>: 1</td></tr>
<tr class="separator:a1c940def22c9d8f349da2fe03828b2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14b878401538b629b9e7b651ddbfc8b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ae14b878401538b629b9e7b651ddbfc8b">FTM1b</a>: 1</td></tr>
<tr class="separator:ae14b878401538b629b9e7b651ddbfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b105b4117de7cda7656f56b7096941d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a7b105b4117de7cda7656f56b7096941d">FTM2b</a>: 1</td></tr>
<tr class="separator:a7b105b4117de7cda7656f56b7096941d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6804b85138e070d0888566a16adb787"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ab6804b85138e070d0888566a16adb787">ADC0b</a>: 1</td></tr>
<tr class="separator:ab6804b85138e070d0888566a16adb787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7b2972da382ab70d4042b239a86a76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4b7b2972da382ab70d4042b239a86a76">RESERVED6</a>: 1</td></tr>
<tr class="separator:a4b7b2972da382ab70d4042b239a86a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4c7e9cf704fa7d885844bbe9b1fbbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#abf4c7e9cf704fa7d885844bbe9b1fbbd">RTCb</a>: 1</td></tr>
<tr class="separator:abf4c7e9cf704fa7d885844bbe9b1fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89df8e5bfba180ab3d93817310a32bb0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a89df8e5bfba180ab3d93817310a32bb0">RESERVED7</a>: 1</td></tr>
<tr class="separator:a89df8e5bfba180ab3d93817310a32bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af59729239b0cc61ec37a01c65be942"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a5af59729239b0cc61ec37a01c65be942">DAC0b</a>: 1</td></tr>
<tr class="separator:a5af59729239b0cc61ec37a01c65be942"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ab6804b85138e070d0888566a16adb787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::ADC0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[27] ADC0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="af197a98b10a40c69949d3f2051199d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[18] CRC Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a5af59729239b0cc61ec37a01c65be942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::DAC0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[31] DAC0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a909c111c9326cdbe1fece2b064287da0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::DMAMUXb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[1] DMA Mux Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="aeec2979617afc81542117353d82504a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::FLEXCAN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[4] FlexCAN0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a57d79b775521160e059702e4cc51485f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::FTF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0] Flash Memory Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a1c940def22c9d8f349da2fe03828b2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::FTM0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[24] FTM0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="ae14b878401538b629b9e7b651ddbfc8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::FTM1b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[25] FTM1 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a7b105b4117de7cda7656f56b7096941d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::FTM2b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[26] FTM2 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="ab42e6f95f446ad8be4909b794d00be6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::I2S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[15] I2S Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a01984546506d60ec12ecceec5da2c8c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::PDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[22] PDB Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a0b6d903ca742efa385d76098eee3f1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::PITb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[23] PIT Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a03619805f4fe6486ca4d31071c0898e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[3:2] </p>

</div>
</div>
<a class="anchor" id="a6b3c5cc89fcae3f4f5a8d0b32a8a4061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[8:5] </p>

</div>
</div>
<a class="anchor" id="a332537810094b768c0d95c5af36ea626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[11:10] </p>

</div>
</div>
<a class="anchor" id="acd49edf5c77f501f530083b84bf9bb6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[14] </p>

</div>
</div>
<a class="anchor" id="a4f79ef583b80a0f8380550992534eeb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[17:16] </p>

</div>
</div>
<a class="anchor" id="a56037be772f54170b1971ccc0a982b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[20:19] </p>

</div>
</div>
<a class="anchor" id="a4b7b2972da382ab70d4042b239a86a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[28] </p>

</div>
</div>
<a class="anchor" id="a89df8e5bfba180ab3d93817310a32bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[30] </p>

</div>
</div>
<a class="anchor" id="a88550342c71bae6083d01f6c24ab41a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RNGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[9] RNGA Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="abf4c7e9cf704fa7d885844bbe9b1fbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::RTCb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[29] RTC Access Control </p>

</div>
</div>
<a class="anchor" id="a2b083995477885b0363c3b4192821a27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::SPI0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[12] SPI0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="acb175da00befcd5fd2fe73d3511f17b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::SPI1b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[13] SPI1 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a4bdd01c77bcfd9e51047a156840950f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc6::_hw_sim_scgc6_bitfields::USBDCDb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[21] USB DCD Clock Gate Control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/<a class="el" href="MK64F12__sim_8h_source.html">MK64F12_sim.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
