{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 5062, "design__instance__area": 40150.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019748616963624954, "power__switching__total": 0.009634091518819332, "power__leakage__total": 5.118125159242481e-07, "power__total": 0.0293832216411829, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2781799591637756, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2781799591637756, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.668572993668731, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9144464333473703, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2989195364729923, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2989195364729923, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.0715919566115948, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.833219294921762, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -185.81588349496886, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.833219294921762, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.83322, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 60, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2684848808158896, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2684848808158896, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3024708902290268, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.877585140508165, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2669023688718324, "clock__skew__worst_setup": 0.2669023688718324, "timing__hold__ws": 0.2988772092189814, "timing__setup__ws": -5.029097280963816, "timing__hold__tns": 0, "timing__setup__tns": -196.57544770577402, "timing__hold__wns": 0, "timing__setup__wns": -5.029097280963816, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 179, "timing__setup_r2r__ws": -5.029097, "timing__setup_r2r_vio__count": 179, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__instance__count__macros": 0, "design__instance__count__stdcell__type:physical__class:welltap": 511, "design__instance__count__stdcell__type:physical__class:antennacell": 0, "design__instance__count__stdcell__type:physical__class:spacer": 3030, "design__instance__count__stdcell__type:physical__class:misc": 143, "design__instance__count__stdcell__type:logical__class:sequential": 142, "design__instance__count__stdcell__type:logical__class:buffer": 300, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 936, "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 5062, "design__instance__area__stdcell": 40150.2, "design__instance__area__macros": 0, "design__instance__utilization": 0.514183, "design__instance__utilization__stdcell": 0.514183, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 3684, "design__instance__count__stdcell__type:logical": 1378, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47921.9, "design__violations": 0, "design__instance__count__setup_buffer": 114, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1432, "route__net__special": 2, "route__drc_errors__iter:1": 258, "route__wirelength__iter:1": 52869, "route__drc_errors__iter:2": 32, "route__wirelength__iter:2": 52632, "route__drc_errors__iter:3": 23, "route__wirelength__iter:3": 52468, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 52431, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 52428, "route__drc_errors": 0, "route__wirelength": 52428, "route__vias": 8388, "route__vias__singlecut": 8388, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 654.21, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.275842440030469, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.275842440030469, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6632538039850124, "timing__setup__ws__corner:min_tt_025C_5v00": 2.0081927800196264, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2950258731932091, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2950258731932091, "timing__hold__ws__corner:min_ss_125C_4v50": 1.0704577527375603, "timing__setup__ws__corner:min_ss_125C_4v50": -4.668233931547421, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -176.97923272262554, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.668233931547421, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.668234, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 59, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2669023688718324, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2669023688718324, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2988772092189814, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.939281123909886, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28099420807733905, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28099420807733905, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6749871963526064, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8025066394114309, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3036256609851742, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3036256609851742, "timing__hold__ws__corner:max_ss_125C_4v50": 1.0746561722462222, "timing__setup__ws__corner:max_ss_125C_4v50": -5.029097280963816, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -196.57544770577402, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.029097280963816, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.029097, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2703730371672703, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2703730371672703, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.30680864273121977, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.804397904387368, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99885, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00115162, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00108622, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000335942, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00108622, "design_powergrid__voltage__worst": 0.00108622, "design_powergrid__voltage__worst__net:VDD": 4.99885, "design_powergrid__drop__worst": 0.00115162, "design_powergrid__drop__worst__net:VDD": 0.00115162, "design_powergrid__voltage__worst__net:VSS": 0.00108622, "design_powergrid__drop__worst__net:VSS": 0.00108622, "ir__voltage__worst": 5, "ir__drop__avg": 0.00035, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}