var struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s =
[
    [ "BIST_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#adddb0cd14378b1d8a1b6eaeff57d395f", null ],
    [ "CFG_CRC_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a9b5e7c698fe175f4eaec4e6e2153ee69", null ],
    [ "CLK_MON_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a983e58a33de39b93a8095bb6c5c0baea", null ],
    [ "GD_TWN_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a472cb17c1d72d171576eabd79acbcc46", null ],
    [ "INT_COMM_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a008f5ae7e1c915600e4e6b0a0739fab5", null ],
    [ "INT_REG_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a84e0a4a7541e51c8c39e7e3871273269", null ],
    [ "OVLO1_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a8281d0b240852d9a93ce29cd21312ba6", null ],
    [ "PWM_CHK_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a43a2644e3c5df8d2bca7803d444d8c15", null ],
    [ "rsvd", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a8c9cd4941f93a7e69992575962d98972", null ],
    [ "SPI_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a7bfd4b6bcfa2a80f1d71cd3505810270", null ],
    [ "STP_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#ae7839637a0b6e0f38906126993232b05", null ],
    [ "TRIM_CRC_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#a71d1218d6465682ba2d0914dcbd073ef", null ],
    [ "UVLO1_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#aee475cc469b6e27c8524ad7631301f5a", null ],
    [ "VREG1_ILIMIT_FAULT", "struct_u_c_c5870___c_f_g2___r_e_g___b_i_t_s.html#ae5558ebbd21480e9249ab55c97015ccb", null ]
];