
---------- Begin Simulation Statistics ----------
final_tick                                28403743125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    664                       # Simulator instruction rate (inst/s)
host_mem_usage                                8325288                       # Number of bytes of host memory used
host_op_rate                                      681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20507.44                       # Real time elapsed on the host
host_tick_rate                                 831693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13611755                       # Number of instructions simulated
sim_ops                                      13960552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017056                       # Number of seconds simulated
sim_ticks                                 17055898125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.903474                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34768                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                495                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2985                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4527                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1216                       # Number of indirect misses.
system.cpu.branchPred.lookups                   52771                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9497                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1089                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      279863                       # Number of instructions committed
system.cpu.committedOps                        315528                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.413356                       # CPI: cycles per instruction
system.cpu.discardedOps                          8436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             154952                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81408                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            37079                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          824004                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.226585                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      495                       # number of quiesce instructions executed
system.cpu.numCycles                          1235135                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       495                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  173552     55.00%     55.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1175      0.37%     55.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84380     26.74%     82.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56421     17.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   315528                       # Class of committed instruction
system.cpu.quiesceCycles                     26054302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          411131                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              209686                       # Transaction distribution
system.membus.trans_dist::ReadResp             210234                       # Transaction distribution
system.membus.trans_dist::WriteReq             136532                       # Transaction distribution
system.membus.trans_dist::WriteResp            136532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::CleanEvict              249                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            222                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           326                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       682554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       682554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 694349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        46336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        62872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21918468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348157                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000060                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348136     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              348157                       # Request fanout histogram
system.membus.reqLayer6.occupancy           956103130                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9999000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              494359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1967375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8148405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1311742660                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1114500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       475028                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       475028                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4718                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7862                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380352                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1583912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7414                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25227644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2589739500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1768475                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2113858379                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1426580000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3842424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19212122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2881818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3842424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29778790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3842424                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2881818                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6724243                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3842424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19212122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6724243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6724243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36503032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2881818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6724243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9606061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2881818                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       990860                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3872678                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2881818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9606061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       990860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13478739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       209181                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       209181                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       682554                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       430155                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       430155    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       430155                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1041359005                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1177988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33467200                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8080080                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1885358353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38424245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38424245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1962206842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38424245                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38482875                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76907120                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1923782598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76907120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38424245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2039113962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14352384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22675456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8060928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14352384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     22413312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       241664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3848192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2015232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       448512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2463744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34581820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    841490955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    453406085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1329478860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    472618208                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    841490955                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1314109162                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34581820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1314109162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1294897040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2643588023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          222                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          243                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       833026                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78800                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         911825                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       833026                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       833026                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       833026                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78800                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        911825                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13369344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13416236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8471488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       208896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              209634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       120832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    783854588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       990860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1699823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             786603901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1016892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38424245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    453406085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3842424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496689646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1016892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38482875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1237260673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3842424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       990860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1699823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283293547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003193488000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              380681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             139875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      209635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132367                       # Number of write requests accepted
system.mem_ctrls.readBursts                    209635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8266                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7290014645                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1048175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12792933395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34774.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61024.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1238                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   195506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                209634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  182531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.652942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.064390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.423149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          546      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          580      2.49%      4.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          326      1.40%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          354      1.52%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          626      2.68%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          281      1.21%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          294      1.26%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.69%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19916     85.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23316                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     245.484778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    631.959953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            734     85.95%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.12%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.12%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.12%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           31      3.63%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.12%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            7      0.82%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.23%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           75      8.78%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     154.998829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.506463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    341.528763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            708     82.90%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      1.52%     84.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.47%     84.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.35%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      1.05%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.23%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.12%     86.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.12%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.70%     87.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          107     12.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13416640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8471616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13416300                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8471488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    786.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17056012500                       # Total gap between requests
system.mem_ctrls.avgGap                      49871.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13369344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        29056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7732160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58630.744196005217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 783854588.132397174835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 990859.576912488206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1703574.903359127464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1088186.612277856795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38424244.516293980181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 453342295.042583703995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3842424.451629397925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       208896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       999680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12751611195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19265425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21057095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6846032125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  14193126250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 288007595005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    950088690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49984.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     61042.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72699.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46381.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25262111.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1386047.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2383537.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    927820.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11507164.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8030030.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           381282750                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       183959817.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163260134.099998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     121330135.387494                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     238283734.199999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1107653766.262510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         64.942565                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12453154460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    922530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3680744665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           495                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     32897645.707071                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    176715727.361286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          495    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1285500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             495                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12119408500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16284334625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       108356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           108356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       108356                       # number of overall hits
system.cpu.icache.overall_hits::total          108356                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          222                       # number of overall misses
system.cpu.icache.overall_misses::total           222                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9643125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9643125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9643125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9643125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       108578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       108578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       108578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       108578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9292750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9292750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9292750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9292750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41859.234234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41859.234234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41859.234234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41859.234234                       # average overall mshr miss latency
system.cpu.icache.replacements                     74                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       108356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          108356                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       108578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       108578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9292750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9292750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41859.234234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41859.234234                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.132945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1922000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                74                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25972.972973                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.132945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            217378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           217378                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135576                       # number of overall hits
system.cpu.dcache.overall_hits::total          135576                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          603                       # number of overall misses
system.cpu.dcache.overall_misses::total           603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46296125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46296125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46296125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46296125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136179                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004428                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76776.326700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76776.326700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76776.326700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76776.326700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36808625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36808625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36808625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36808625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77491.842105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77491.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77491.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77491.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.742967                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.742967                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    446                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79909.892638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79909.892638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          505                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          505                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78334.355828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78334.355828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73088.447653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73088.447653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4436                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4436                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11271625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11271625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75648.489933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75648.489933                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.414684                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.701794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.414684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            545190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           545190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28403743125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28404491250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    664                       # Simulator instruction rate (inst/s)
host_mem_usage                                8325288                       # Number of bytes of host memory used
host_op_rate                                      681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20507.64                       # Real time elapsed on the host
host_tick_rate                                 831722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13612047                       # Number of instructions simulated
sim_ops                                      13960911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017057                       # Number of seconds simulated
sim_ticks                                 17056646250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.800620                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34838                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2999                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27922                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4527                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1216                       # Number of indirect misses.
system.cpu.branchPred.lookups                   52866                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9522                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1089                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      280155                       # Number of instructions committed
system.cpu.committedOps                        315887                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.413029                       # CPI: cycles per instruction
system.cpu.discardedOps                          8482                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             155226                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81525                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            37108                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          824690                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.226602                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      495                       # number of quiesce instructions executed
system.cpu.numCycles                          1236332                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       495                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  173759     55.01%     55.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1175      0.37%     55.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84470     26.74%     82.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56482     17.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   315887                       # Class of committed instruction
system.cpu.quiesceCycles                     26054302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          411642                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              209686                       # Transaction distribution
system.membus.trans_dist::ReadResp             210241                       # Transaction distribution
system.membus.trans_dist::WriteReq             136532                       # Transaction distribution
system.membus.trans_dist::WriteResp            136532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          275                       # Transaction distribution
system.membus.trans_dist::CleanEvict              252                       # Transaction distribution
system.membus.trans_dist::ReadExReq               150                       # Transaction distribution
system.membus.trans_dist::ReadExResp              150                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           330                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       682554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       682554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 694373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        46912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        63512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21919300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348166                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000066                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348143     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              348166                       # Request fanout histogram
system.membus.reqLayer6.occupancy           956133755                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9999000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              502062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1967375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8182905                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1311742660                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1129500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       475028                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       475028                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4718                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7862                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380352                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1583912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7414                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25227644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2589739500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1768475                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2113858379                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1426580000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3842256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19211280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2881692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3842256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29777483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3842256                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2881692                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6723948                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3842256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19211280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6723948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6723948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36501431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2881692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6723948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9605640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2881692                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       990816                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3872508                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2881692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9605640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       990816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13478148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       209181                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       209181                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       682554                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21841388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       430155                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       430155    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       430155                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1041359005                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1177988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33467200                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8080080                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1885275659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38422559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38422559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1962120777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38422559                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38481187                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76903747                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1923698218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76903747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38422559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2039024524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14352384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22675456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8060928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14352384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     22413312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       241664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3848192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2015232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       448512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2463744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34580303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    841454046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    453386198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1329420548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    472597478                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    841454046                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1314051524                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34580303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1314051524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1294840244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2643472072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14400                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14400                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          225                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       844246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82548                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         926794                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       844246                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       844246                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       844246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82548                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        926794                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13369344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13416556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8471744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       208896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              209639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       120832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132371                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    783820207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       990816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1718509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             786588161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1031856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38422559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    453386198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3842256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496682869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1031856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38481187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1237206406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3842256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       990816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1718509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283271030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003193488000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              380693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             139875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      209639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132371                       # Number of write requests accepted
system.mem_ctrls.readBursts                    209639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8266                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7290068645                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1048195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12793092395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34774.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61024.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1238                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   195508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                209638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  182531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.634644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.045063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.434773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          546      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          580      2.49%      4.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          326      1.40%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          354      1.52%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          627      2.69%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          281      1.21%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          294      1.26%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.69%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19916     85.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     245.484778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    631.959953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            734     85.95%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.12%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.12%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.12%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           31      3.63%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.12%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            7      0.82%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.23%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           75      8.78%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     154.998829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.506463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    341.528763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            708     82.90%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      1.52%     84.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.47%     84.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.35%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      1.05%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.23%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.12%     86.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.12%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.70%     87.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          107     12.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13416896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8471616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13416556                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8471744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    786.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17056680000                       # Total gap between requests
system.mem_ctrls.avgGap                      49871.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13369344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        29312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7732160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58628.172581113351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 783820207.328272342682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 990816.116620815708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1718508.994697594550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1088138.883105463814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38422559.182758450508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 453322410.904781401157                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3842255.918275844771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       208896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          275                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       999680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12751611195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19265425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21216095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6846032125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  14193126250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 288007595005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    950088690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49984.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     61042.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72699.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46323.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24894662.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1386047.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2383537.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    927820.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11508151.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8030374.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        381291843.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       183959817.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163260134.099998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     121350340.312494                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     238283734.199999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1107684396.187510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         64.941512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12453154460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    922530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3681492790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           495                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     32897645.707071                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    176715727.361286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          495    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1285500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             495                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12120156625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16284334625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       108478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           108478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       108478                       # number of overall hits
system.cpu.icache.overall_hits::total          108478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          225                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            225                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          225                       # number of overall misses
system.cpu.icache.overall_misses::total           225                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9771875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9771875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9771875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9771875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       108703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       108703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       108703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       108703                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          225                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          225                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          225                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9416750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9416750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9416750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9416750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41852.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41852.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41852.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41852.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                     75                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       108478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          108478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          225                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           225                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9771875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9771875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       108703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       108703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9416750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9416750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41852.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41852.222222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.133228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4248554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9039.476596                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.133228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            217631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           217631                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135738                       # number of overall hits
system.cpu.dcache.overall_hits::total          135738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          608                       # number of overall misses
system.cpu.dcache.overall_misses::total           608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46797625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46797625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46797625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46797625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004459                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004459                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76969.777961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76969.777961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76969.777961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76969.777961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          275                       # number of writebacks
system.cpu.dcache.writebacks::total               275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37220125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37220125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37220125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37220125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77541.927083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77541.927083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77541.927083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77541.927083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.742967                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.742967                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84233                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84233                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26332500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26332500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79795.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79795.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          505                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          505                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25813125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25813125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78221.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78221.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20465125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20465125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73615.557554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73615.557554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4436                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4436                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11407000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11407000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76046.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76046.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.414841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.513200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.414841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            545864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           545864                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28404491250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
