
*** Running vivado
    with args -log design_1_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl'
source design_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 634.012 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [m:/Work/Github/ZyboExperiments.git/trunk/zcu102_bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
ERROR: [Synth 8-439] module 'bd_afc3' not found [m:/Work/Github/ZyboExperiments.git/trunk/zcu102_bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:607]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_axi_smc_0' [m:/Work/Github/ZyboExperiments.git/trunk/zcu102_bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 634.012 ; gain = 0.000
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
