# Summary

[The little RHDLer](title-page.md)
[Foreword](foreword.md)
[Introduction](introduction.md)

## Getting started

- [Getting Started](ch01-00-getting-started.md)
    - [Installation](ch01-01-installation.md)
    - [Hello, Hardware!](ch01-02-hello-hardware.md)
    - [Hello, Simulation!](ch01-03-hello-simulation.md)

## Digital Design Fundamentals

- [Digital Design with RHDL](ch02-00-digital-design.md)
    - [Bits and Digital Types](ch02-01-bits-and-digital-types.md)
    - [Synchronous Circuits](ch02-02-synchronous-circuits.md)
    - [Combinational Logic](ch02-03-combinational-logic.md)
    - [Clock Domains and Reset](ch02-04-clock-domains-and-reset.md)

## RHDL Language Features

- [Core Language Features](ch03-00-core-language.md)
    - [Kernels and Hardware Functions](ch03-01-kernels.md)
    - [Digital Traits](ch03-02-digital-traits.md)
    - [Structs and Enums in Hardware](ch03-03-structs-enums.md)
    - [Arrays and Indexing](ch03-04-arrays-indexing.md)
    - [Pattern Matching](ch03-05-pattern-matching.md)

## Circuit Design Patterns

- [Common Circuit Patterns](ch04-00-circuit-patterns.md)
    - [Registers and State Machines](ch04-01-registers-state-machines.md)
    - [Counters and Timers](ch04-02-counters-timers.md)
    - [Shift Registers](ch04-03-shift-registers.md)
    - [FIFOs and Buffers](ch04-04-fifos-buffers.md)
    - [Memory and RAM](ch04-05-memory-ram.md)

## Testing and Simulation

- [Testing RHDL Circuits](ch05-00-testing.md)
    - [Writing Test Benches](ch05-01-test-benches.md)
    - [Timing and Clock Cycles](ch05-02-timing-clock-cycles.md)
    - [Waveform Analysis](ch05-03-waveform-analysis.md)
    - [Property-Based Testing](ch05-04-property-based-testing.md)

## Advanced Topics

- [Advanced RHDL Concepts](ch06-00-advanced-concepts.md)
    - [Generic Hardware](ch06-01-generic-hardware.md)
    - [Modules and Hierarchy](ch06-02-modules-hierarchy.md)
    - [Interfacing with External IP](ch06-03-external-ip.md)
    - [Performance Optimization](ch06-04-performance-optimization.md)

## FPGA and Synthesis

- [FPGA Deployment](ch07-00-fpga-deployment.md)
    - [Synthesis and Place & Route](ch07-01-synthesis-place-route.md)
    - [Timing Constraints](ch07-02-timing-constraints.md)
    - [FPGA Platforms](ch07-03-fpga-platforms.md)
    - [Debugging on Hardware](ch07-04-debugging-hardware.md)

## Appendix

- [Appendix](appendix-00.md)
    - [A - Keywords](appendix-01-keywords.md)
    - [B - Operators and Symbols](appendix-02-operators.md)
    - [C - Derivable Traits](appendix-03-derivable-traits.md)
    - [D - Useful Development Tools](appendix-04-useful-development-tools.md)
    - [E - Editions](appendix-05-editions.md)
    - [F - Translations of the Book](appendix-06-translation.md)
    - [G - How RHDL is Made and "Nightly RHDL"](appendix-07-nightly-rhdl.md)