{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652335753398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652335753399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "logika EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"logika\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652335753429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652335753538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652335753538 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652335754134 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652335754170 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652335754939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652335754939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652335754939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652335754939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652335754983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652335754983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652335754983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652335754983 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652335754983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652335754997 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652335755082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652335756490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652335756490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652335756490 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652335756490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "logika.sdc " "Synopsys Design Constraints File file not found: 'logika.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652335756490 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock50 " "Node: clock50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IOmodul:inst\|div\[23\] clock50 " "Register IOmodul:inst\|div\[23\] is being clocked by clock50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652335756508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652335756508 "|logika|clock50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOmodul:inst\|divclk " "Node: IOmodul:inst\|divclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProcBlock:inst6\|CPU:inst1\|akum\[0\] IOmodul:inst\|divclk " "Register ProcBlock:inst6\|CPU:inst1\|akum\[0\] is being clocked by IOmodul:inst\|divclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652335756509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652335756509 "|logika|IOmodul:inst|divclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652335756509 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652335756509 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1652335756509 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652335756509 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652335756509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652335756509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652335756509 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652335756509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioclk~output " "Destination node ioclk~output" {  } { { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 56 536 712 72 "ioclk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652335756596 ""}  } { { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 56 88 256 72 "clock50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652335756596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652335756596 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652335756596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IOmodul:inst\|divclk  " "Automatically promoted node IOmodul:inst\|divclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOmodul:inst\|divclk~0 " "Destination node IOmodul:inst\|divclk~0" {  } { { "IOmodul.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 216 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led7~output " "Destination node led7~output" {  } { { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 24 976 1152 40 "led7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652335756596 ""}  } { { "IOmodul.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 216 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652335756596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IOmodul:inst\|buttons\[0\]  " "Automatically promoted node IOmodul:inst\|buttons\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|akum\[11\]~1 " "Destination node ProcBlock:inst6\|CPU:inst1\|akum\[11\]~1" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|akum\[9\]~12 " "Destination node ProcBlock:inst6\|CPU:inst1\|akum\[9\]~12" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|pc1\[0\]~0 " "Destination node ProcBlock:inst6\|CPU:inst1\|pc1\[0\]~0" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|ak1\[10\]~0 " "Destination node ProcBlock:inst6\|CPU:inst1\|ak1\[10\]~0" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[0\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[1\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[1\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[2\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[3\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[3\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[4\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProcBlock:inst6\|CPU:inst1\|adr\[5\] " "Destination node ProcBlock:inst6\|CPU:inst1\|adr\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652335756596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652335756596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652335756596 ""}  } { { "IOmodul.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 216 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652335756596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652335757174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652335757224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652335757224 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652335757224 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "on_off " "Node \"on_off\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "on_off" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652335757320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rot_a " "Node \"rot_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652335757320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rot_b " "Node \"rot_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652335757320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rot_p " "Node \"rot_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652335757320 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652335757320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652335757320 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652335757345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652335758979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652335759453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652335759538 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652335760274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652335760274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652335760865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652335762849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652335762849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652335763104 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652335763104 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652335763104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652335763117 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652335763435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652335763483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652335764123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652335764139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652335764965 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652335765861 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652335766296 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[9\] 3.3-V LVTTL C14 " "Pin iobus\[9\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[9\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[8\] 3.3-V LVTTL B16 " "Pin iobus\[8\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[8\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[7\] 3.3-V LVTTL F14 " "Pin iobus\[7\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[7\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[6\] 3.3-V LVTTL F16 " "Pin iobus\[6\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[6\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[5\] 3.3-V LVTTL F15 " "Pin iobus\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[5\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[4\] 3.3-V LVTTL D14 " "Pin iobus\[4\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[4\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[3\] 3.3-V LVTTL D15 " "Pin iobus\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[3\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[2\] 3.3-V LVTTL D16 " "Pin iobus\[2\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[2\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[1\] 3.3-V LVTTL C15 " "Pin iobus\[1\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[1\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[0\] 3.3-V LVTTL C16 " "Pin iobus\[0\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[0\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock50 3.3-V LVTTL R8 " "Pin clock50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clock50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 56 88 256 72 "clock50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652335766320 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652335766320 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[9\] a permanently enabled " "Pin iobus\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[9\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[8\] a permanently enabled " "Pin iobus\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[8\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[7\] a permanently enabled " "Pin iobus\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[7\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[6\] a permanently enabled " "Pin iobus\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[6\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[5\] a permanently enabled " "Pin iobus\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[5\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[4\] a permanently enabled " "Pin iobus\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[4\]" } } } } { "logika.bdf" "" { Schematic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652335766320 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652335766320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.fit.smsg " "Generated suppressed messages file C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652335766476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652335767365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 08:09:27 2022 " "Processing ended: Thu May 12 08:09:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652335767365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652335767365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652335767365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652335767365 ""}
