
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1101209000                       # Number of ticks simulated
final_tick                               2255542981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26381506                       # Simulator instruction rate (inst/s)
host_op_rate                                 26381329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              296480593                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734408                       # Number of bytes of host memory used
host_seconds                                     3.71                       # Real time elapsed on the host
sim_insts                                    97987166                       # Number of instructions simulated
sim_ops                                      97987166                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       344320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       921280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1265600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       583552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          583552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    312674524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    836607765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1149282289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    312674524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        312674524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       529919389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            529919389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       529919389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    312674524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    836607765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1679201677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19775                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9118                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19775                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1264320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  582080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1265600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               583552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              490                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1101169000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19775                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.712349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.124246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.882135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2670     39.35%     39.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1779     26.22%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          752     11.08%     76.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      5.41%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          245      3.61%     85.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      2.09%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      1.72%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           76      1.12%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          638      9.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.390681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.472515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.971641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             24      4.30%      4.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           180     32.26%     36.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           108     19.35%     55.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            80     14.34%     70.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            54      9.68%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            38      6.81%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            22      3.94%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      3.23%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      1.25%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      1.79%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.54%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.18%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.54%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.54%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.18%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.299283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              480     86.02%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      2.51%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44      7.89%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      2.69%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           558                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    327777750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               698184000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   98775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16592.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35342.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1148.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       528.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1149.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6440                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38111.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 26346600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14375625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                76190400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               36650880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            705153555                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             40353000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              970777020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            883.986154                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     62366750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     999168750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 24796800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13530000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                77500800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               22064400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            718354755                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             28737000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              956690715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            871.206813                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     42908250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1018566750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1002801500     91.19%     91.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1318000      0.12%     91.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                95593500      8.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1099713000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          774528000     70.43%     70.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            325178000     29.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22752                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              194573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.551908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.876018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   249.123982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.026859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.973141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1220172                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1220172                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133728                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        57143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57143                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2099                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2099                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       190871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           190871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       190871                       # number of overall hits
system.cpu.dcache.overall_hits::total          190871                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        34337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34337                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69095                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          575                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       103432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       103432                       # number of overall misses
system.cpu.dcache.overall_misses::total        103432                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1712303499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1712303499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4749400119                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4749400119                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     24839500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24839500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6461703618                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6461703618                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6461703618                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6461703618                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       168065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       294303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       294303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       294303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       294303                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.204308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.204308                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.547339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.547339                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.215034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.215034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.351447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.351447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.351447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.351447                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49867.591781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49867.591781                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68737.247543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68737.247543                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43199.130435                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43199.130435                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62472.964054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62472.964054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62472.964054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62472.964054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       391957                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.000893                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13996                       # number of writebacks
system.cpu.dcache.writebacks::total             13996                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        21476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21476                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59584                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          194                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          194                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        81060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        81060                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81060                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12861                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9511                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22372                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    603939001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    603939001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    739718188                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    739718188                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     13646250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13646250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1343657189                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1343657189                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1343657189                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1343657189                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.076524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.076524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.075342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.142483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.076017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.076017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076017                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46958.945727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46958.945727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 77775.017138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77775.017138                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 35816.929134                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35816.929134                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 60059.770651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60059.770651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 60059.770651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60059.770651                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             12294                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259041                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12294                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.070522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     4.658564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   251.340385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.018198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.981798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            693216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           693216                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       155488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          155488                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       155488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           155488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       155488                       # number of overall hits
system.cpu.icache.overall_hits::total          155488                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        14742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14742                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        14742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        14742                       # number of overall misses
system.cpu.icache.overall_misses::total         14742                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    679582205                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    679582205                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    679582205                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    679582205                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    679582205                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    679582205                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       170230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       170230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       170230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170230                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.086600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086600                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.086600                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086600                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.086600                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086600                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46098.372338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46098.372338                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46098.372338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46098.372338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46098.372338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46098.372338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3283                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.395833                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2446                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2446                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2446                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2446                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2446                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2446                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        12296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12296                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        12296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        12296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12296                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    538079787                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    538079787                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    538079787                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    538079787                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    538079787                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    538079787                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.072232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.072232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.072232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072232                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43760.555221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43760.555221                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43760.555221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43760.555221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43760.555221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43760.555221                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19814                       # number of replacements
system.l2.tags.tagsinuse                  4020.816042                       # Cycle average of tags in use
system.l2.tags.total_refs                       18841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.950893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1701.043003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         45.905337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         58.437093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1063.718185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1151.712424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.415294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.259697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.281180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    225488                       # Number of tag accesses
system.l2.tags.data_accesses                   225488                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         6911                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7179                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14090                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13996                       # number of Writeback hits
system.l2.Writeback_hits::total                 13996                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1178                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8357                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15268                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6911                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8357                       # number of overall hits
system.l2.overall_hits::total                   15268                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5380                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6058                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11438                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8337                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14395                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19775                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5380                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14395                       # number of overall misses
system.l2.overall_misses::total                 19775                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    452978500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    526741500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       979720000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    716622500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     716622500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    452978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1243364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1696342500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    452978500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1243364000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1696342500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        12291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25528                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13996                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13996                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9515                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        12291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35043                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        12291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35043                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.437719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.457657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.448057                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.876195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876195                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.437719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.632692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564307                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.437719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.632692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564307                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84196.747212                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86949.735886                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85654.834761                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85956.878973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85956.878973                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84196.747212                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86374.713442                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85782.174463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84196.747212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86374.713442                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85782.174463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9118                       # number of writebacks
system.l2.writebacks::total                      9118                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6058                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11438                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8337                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19775                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    385602000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    450923500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    836525500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    613512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    613512500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    385602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1064436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1450038000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    385602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1064436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1450038000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.437719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.457657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.448057                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.876195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876195                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.437719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.632692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.437719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.632692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564307                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71673.234201                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74434.384285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73135.644343                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73589.120787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73589.120787                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71673.234201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73944.841959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73326.826802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71673.234201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73944.841959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73326.826802                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11438                       # Transaction distribution
system.membus.trans_dist::ReadResp              11438                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9118                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8337                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1849152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1849160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1849160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28894                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            71014000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          104678500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          258304                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       209638                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13438                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        99908                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           77022                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.092925                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           16078                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          556                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               214737                       # DTB read hits
system.switch_cpus.dtb.read_misses               3353                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            64710                       # DTB read accesses
system.switch_cpus.dtb.write_hits              138925                       # DTB write hits
system.switch_cpus.dtb.write_misses              1373                       # DTB write misses
system.switch_cpus.dtb.write_acv                   58                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           26514                       # DTB write accesses
system.switch_cpus.dtb.data_hits               353662                       # DTB hits
system.switch_cpus.dtb.data_misses               4726                       # DTB misses
system.switch_cpus.dtb.data_acv                    80                       # DTB access violations
system.switch_cpus.dtb.data_accesses            91224                       # DTB accesses
system.switch_cpus.itb.fetch_hits               62400                       # ITB hits
system.switch_cpus.itb.fetch_misses              1400                       # ITB misses
system.switch_cpus.itb.fetch_acv                   14                       # ITB acv
system.switch_cpus.itb.fetch_accesses           63800                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2202418                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       440192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1333476                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              258304                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        93100                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1200161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           36632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1065                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        37704                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            170232                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1697578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.785517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.137838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1453360     85.61%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16345      0.96%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            26818      1.58%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17574      1.04%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44525      2.62%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10975      0.65%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18701      1.10%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8648      0.51%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           100632      5.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1697578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.117282                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.605460                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           337543                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1150954                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            156864                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35287                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          16929                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        14648                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1433                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1135010                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4615                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          16929                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           356413                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          458282                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       464329                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            172311                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        229313                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1075669                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1025                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24907                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          14729                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         157928                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       723704                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1371462                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1368065                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2980                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493747                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           229949                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31926                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3726                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            232294                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       203689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       150851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        36016                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19526                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             977822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        28098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            931521                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1500                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       278785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       154821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        19360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1697578                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.548735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.275393                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1323777     77.98%     77.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142433      8.39%     86.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        74250      4.37%     90.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        62834      3.70%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        49518      2.92%     97.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        24259      1.43%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13194      0.78%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4949      0.29%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2364      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1697578                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1426      4.42%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18411     57.11%     61.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12401     38.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        538206     57.78%     57.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          757      0.08%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1256      0.13%     58.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.02%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       228854     24.57%     82.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       142427     15.29%     97.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         931521                       # Type of FU issued
system.switch_cpus.iq.rate                   0.422954                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               32238                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034608                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3585379                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1280907                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       856967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8978                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4798                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4225                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         958619                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4680                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         8330                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65329                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22050                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        41781                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          16929                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          157765                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        263302                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1027088                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        203689                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       150851                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22568                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        260933                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1065                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         2517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        16691                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        916122                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        219339                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        15398                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 21168                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               360061                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           123579                       # Number of branches executed
system.switch_cpus.iew.exec_stores             140722                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.415962                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 869833                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                861192                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            413811                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            553318                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.391021                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747872                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       276646                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        14832                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1649050                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.449838                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.399202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1383485     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       121647      7.38%     91.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48690      2.95%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        20351      1.23%     95.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21589      1.31%     96.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         9218      0.56%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7713      0.47%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7854      0.48%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28503      1.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1649050                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741806                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741806                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267161                       # Number of memory references committed
system.switch_cpus.commit.loads                138360                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98734                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712582                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433476     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142548     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129147     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741806                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28503                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2621786                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2085942                       # The number of ROB writes
system.switch_cpus.timesIdled                    7826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  504840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727130                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.028919                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.028919                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.330151                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.330151                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1205874                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          596544                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2785                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2499                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25541                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25533                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25533                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9515                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        59504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 84091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       786624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2351880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3138504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            49046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49046    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38519500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19496461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36286999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010200                       # Number of seconds simulated
sim_ticks                                 10200337500                       # Number of ticks simulated
final_tick                               2266811789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               16227264                       # Simulator instruction rate (inst/s)
host_op_rate                                 16227241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1654818980                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738504                       # Number of bytes of host memory used
host_seconds                                     6.16                       # Real time elapsed on the host
sim_insts                                   100024910                       # Number of instructions simulated
sim_ops                                     100024910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       622976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       668736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1291712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       622976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        622976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1819264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1819264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     61074058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     65560184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126634241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     61074058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61074058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       178353314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178353314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       178353314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     61074058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     65560184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            304987556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1286464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1291712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3097216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2105                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10200284500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    157                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.704019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.496566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.546498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4545     40.32%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2747     24.37%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          996      8.84%     73.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          473      4.20%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      2.42%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          188      1.67%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          121      1.07%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           92      0.82%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1836     16.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.074144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.318068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             526     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             35      3.33%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           144     13.69%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            98      9.32%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            72      6.84%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            46      4.37%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            41      3.90%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      2.76%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      1.71%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            13      1.24%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.67%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.48%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.48%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1052                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      33.037072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.762422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     72.169293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           938     89.16%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            42      3.99%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            13      1.24%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      0.57%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.29%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.10%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.10%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.38%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.67%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.38%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.38%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.19%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.10%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.19%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            6      0.57%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.29%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.29%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.10%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.10%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.10%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.19%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.29%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.10%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1052                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    382127572                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               759021322                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  100505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19010.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37760.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       126.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     148742.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 94303440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 51455250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               223033200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              203057280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            807593280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2896276590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4878293250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9154012290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            740.327701                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7990139686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     340600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1871424814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 91717920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 50044500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               235692600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              138373920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            807593280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2906871750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4868999250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9099293220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            735.902315                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8005300500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     340600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1856387000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       74                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5826                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1446     40.27%     40.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.67%     40.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      11      0.31%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2110     58.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3591                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1445     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.82%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       11      0.38%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1445     49.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2925                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9509052000     93.21%     93.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                17177500      0.17%     93.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6354000      0.06%     93.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               668767500      6.56%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          10201351000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999308                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.684834                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.814536                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.56%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          3     16.67%     27.78% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::17                         4     22.22%     55.56% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     77.78% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.56%     83.33% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.56%     88.89% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.56%     94.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   172      4.21%      4.21% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.22%      4.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3322     81.22%     85.65% # number of callpals executed
system.cpu.kern.callpal::rdps                     117      2.86%     88.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     88.53% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     88.56% # number of callpals executed
system.cpu.kern.callpal::rti                      234      5.72%     94.28% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      1.00%     95.28% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.35% # number of callpals executed
system.cpu.kern.callpal::rdunique                 189      4.62%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4090                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               376                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 200                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  30                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   200                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch_good::kernel     0.558511                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.693069                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1479775000     14.51%     14.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            335273500      3.29%     17.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8386302500     82.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      172                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             25424                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              370808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25424                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.584959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1820920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1820920                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       241263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          241263                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       122576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         122576                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         4799                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4799                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5257                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5257                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       363839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           363839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       363839                       # number of overall hits
system.cpu.dcache.overall_hits::total          363839                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        33908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33908                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        40060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40060                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1011                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1011                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        73968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        73968                       # number of overall misses
system.cpu.dcache.overall_misses::total         73968                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1413931606                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1413931606                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2578030614                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2578030614                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     35850992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     35850992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3991962220                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3991962220                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3991962220                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3991962220                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       275171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       275171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       162636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       162636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5257                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5257                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       437807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       437807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       437807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       437807                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.123225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123225                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.246317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.246317                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.174010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.174010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.168951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.168951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.168951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.168951                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 41699.056447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41699.056447                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64354.233999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64354.233999                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35460.921860                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35460.921860                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53968.773253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53968.773253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53968.773253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53968.773253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220838                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4754                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.453092                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13493                       # number of writebacks
system.cpu.dcache.writebacks::total             13493                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        15722                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15722                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        33576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33576                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          245                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          245                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        49298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        49298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49298                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        18186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18186                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6484                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          766                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          766                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        24670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        24670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24670                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    670968454                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    670968454                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    432544168                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    432544168                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     22948008                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22948008                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1103512622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1103512622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1103512622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1103512622                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     96359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     80426500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     80426500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    176786000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    176786000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.066090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.039868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.131842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.056349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.056349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056349                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36894.779171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36894.779171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66709.464528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66709.464528                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 29958.234987                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29958.234987                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 44730.953466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44730.953466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 44730.953466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44730.953466                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201168.058455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201168.058455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181140.765766                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181140.765766                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 191534.127844                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 191534.127844                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             35848                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.997991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             35848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.842976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.997991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1127484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1127484                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       234114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234114                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       234114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       234114                       # number of overall hits
system.cpu.icache.overall_hits::total          234114                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        38794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38794                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        38794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        38794                       # number of overall misses
system.cpu.icache.overall_misses::total         38794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1340922139                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1340922139                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1340922139                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1340922139                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1340922139                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1340922139                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       272908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       272908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       272908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272908                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.142150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142150                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.142150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.142150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142150                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 34565.194076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34565.194076                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 34565.194076                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34565.194076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 34565.194076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34565.194076                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1410                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.108108                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2943                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2943                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2943                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2943                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2943                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2943                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        35851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35851                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        35851                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35851                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        35851                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        35851                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1151794719                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1151794719                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1151794719                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1151794719                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1151794719                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1151794719                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.131367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.131367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.131367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131367                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 32127.268946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32127.268946                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 32127.268946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32127.268946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 32127.268946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32127.268946                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20412                       # Transaction distribution
system.iobus.trans_dist::WriteResp                444                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1586                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279906                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               118000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116607036                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1402000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20069026                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5569982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5569982                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4329045028                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4329045028                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5569982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5569982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5569982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5569982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121086.565217                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121086.565217                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216799.130008                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216799.130008                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121086.565217                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121086.565217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121086.565217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121086.565217                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         38594                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5588                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.906586                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3159982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3159982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3290657080                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3290657080                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3159982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3159982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3159982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3159982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68695.260870                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68695.260870                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164796.528446                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164796.528446                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68695.260870                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68695.260870                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68695.260870                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68695.260870                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20178                       # number of replacements
system.l2.tags.tagsinuse                  4041.508414                       # Cycle average of tags in use
system.l2.tags.total_refs                       23175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      938.401917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          6.244059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1964.180866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1131.681572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.229102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.479536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.276289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    325887                       # Number of tag accesses
system.l2.tags.data_accesses                   325887                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        26098                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        13183                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39281                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13493                       # number of Writeback hits
system.l2.Writeback_hits::total                 13493                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1777                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         26098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14960                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41058                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        26098                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14960                       # number of overall hits
system.l2.overall_hits::total                   41058                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5768                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15502                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4696                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10464                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20198                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9734                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10464                       # number of overall misses
system.l2.overall_misses::total                 20198                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    841361640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    533878708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1375240348                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    406026485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     406026485                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    841361640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    939905193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1781266833                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    841361640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    939905193                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1781266833                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        35832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        18951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               54783                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13493                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13493                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         6473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6473                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        35832                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        25424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61256                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        35832                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        25424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61256                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.271657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.304364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.282971                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.725475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.725475                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.271657                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.411580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329731                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.271657                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.411580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329731                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86435.344155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92558.721914                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88713.736808                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86462.198680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86462.198680                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86435.344155                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89822.743979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88190.258095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86435.344155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89822.743979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88190.258095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8458                       # number of writebacks
system.l2.writebacks::total                      8458                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5768                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15502                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4696                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    719300860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    461487792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1180788652                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       181008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       181008                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    347852515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    347852515                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    719300860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    809340307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1528641167                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    719300860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    809340307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1528641167                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     89653500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     89653500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     74654000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     74654000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    164307500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    164307500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.271657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.304364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.282971                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.725475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.725475                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.271657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.411580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.271657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.411580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329731                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73895.711938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80008.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76170.084634                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        22626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        22626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74074.215290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74074.215290                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73895.711938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77345.212825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75682.798643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73895.711938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77345.212825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75682.798643                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187168.058455                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187168.058455                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168139.639640                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168139.639640                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178014.626219                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178014.626219                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               16027                       # Transaction distribution
system.membus.trans_dist::ReadResp              16028                       # Transaction distribution
system.membus.trans_dist::WriteReq                444                       # Transaction distribution
system.membus.trans_dist::WriteResp               444                       # Transaction distribution
system.membus.trans_dist::Writeback             28426                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4681                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4681                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 110667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1833088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1834674                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4390578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples             69619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   69619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               69619                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1606000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           268150020                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20232974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          109140325                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          430825                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       341594                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        15247                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       233800                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          134142                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     57.374679                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34785                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1310                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               322049                       # DTB read hits
system.switch_cpus.dtb.read_misses               2969                       # DTB read misses
system.switch_cpus.dtb.read_acv                    31                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            54797                       # DTB read accesses
system.switch_cpus.dtb.write_hits              178595                       # DTB write hits
system.switch_cpus.dtb.write_misses               836                       # DTB write misses
system.switch_cpus.dtb.write_acv                   66                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           30210                       # DTB write accesses
system.switch_cpus.dtb.data_hits               500644                       # DTB hits
system.switch_cpus.dtb.data_misses               3805                       # DTB misses
system.switch_cpus.dtb.data_acv                    97                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85007                       # DTB accesses
system.switch_cpus.itb.fetch_hits               69952                       # ITB hits
system.switch_cpus.itb.fetch_misses              5027                       # ITB misses
system.switch_cpus.itb.fetch_acv                  109                       # ITB acv
system.switch_cpus.itb.fetch_accesses           74979                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3904826                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1053396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2031715                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              430825                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       168927                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1409234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           48574                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1107                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1690                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       246002                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10880                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            272910                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              36                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2746676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.739700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.067357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2364605     86.09%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            31526      1.15%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            43432      1.58%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            30206      1.10%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            61035      2.22%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            22150      0.81%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32903      1.20%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            16153      0.59%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           144666      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2746676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.110331                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.520309                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           886755                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1516303                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            290025                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         31830                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          21763                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        25505                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2556                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1774248                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8621                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          21763                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           908179                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          391641                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       934495                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            299872                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        190726                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1692438                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3172                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          13152                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16981                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         109908                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1174767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2085935                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2084336                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1323                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        954690                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           220073                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        54242                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         6829                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            248932                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       322529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       190885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        65737                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        35104                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1552354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        63283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1515740                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1465                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       294283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        42696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2746676                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.551845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.286864                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2130944     77.58%     77.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       245286      8.93%     86.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       125086      4.55%     91.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        94686      3.45%     94.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77131      2.81%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        34950      1.27%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        23154      0.84%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9486      0.35%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5953      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2746676                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4177     10.19%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.01%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          23491     57.31%     67.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13320     32.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        956958     63.13%     63.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2471      0.16%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          568      0.04%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       341338     22.52%     85.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       182156     12.02%     97.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32205      2.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1515740                       # Type of FU issued
system.switch_cpus.iq.rate                   0.388171                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               40992                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.027044                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5814397                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1908262                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1453321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6216                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3367                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2874                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1553394                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3317                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15816                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        62311                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1740                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22314                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          523                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29026                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          21763                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          232759                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        132944                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1646389                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        322529                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       190885                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        50723                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        130938                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1740                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         4619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19785                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1498840                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        326890                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16900                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 30752                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               506937                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           219751                       # Number of branches executed
system.switch_cpus.iew.exec_stores             180047                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.383843                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1463861                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1456195                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            707839                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            915564                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.372922                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.773118                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       299600                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20587                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        18549                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2692763                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.498724                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.489163                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2218184     82.38%     82.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       219747      8.16%     90.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        84886      3.15%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        41992      1.56%     95.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        27707      1.03%     96.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17176      0.64%     96.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11080      0.41%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11666      0.43%     97.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        60325      2.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2692763                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1342945                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1342945                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 428788                       # Number of memory references committed
system.switch_cpus.commit.loads                260217                       # Number of loads committed
system.switch_cpus.commit.membars                9928                       # Number of memory barriers committed
system.switch_cpus.commit.branches             196391                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2755                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1290922                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        24107                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21617      1.61%      1.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       846766     63.05%     64.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2380      0.18%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          525      0.04%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       270145     20.12%     85.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       169286     12.61%     97.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32205      2.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1342945                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         60325                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4252380                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3339256                       # The number of ROB writes
system.switch_cpus.timesIdled                   25472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1158150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             16495849                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1321349                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1321349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.955181                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.955181                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.338389                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.338389                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1930986                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1060116                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1286                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1197                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           66908                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27553                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              55327                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             55300                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               444                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              444                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13493                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        20006                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        71684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        66229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2293312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2493426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4786738                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20089                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            95755                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.209409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.406889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  75703     79.06%     79.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20052     20.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95755                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           51566500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          55683529                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40415561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001658                       # Number of seconds simulated
sim_ticks                                  1657766000                       # Number of ticks simulated
final_tick                               2268469555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               28861291                       # Simulator instruction rate (inst/s)
host_op_rate                                 28861217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              473583626                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739528                       # Number of bytes of host memory used
host_seconds                                     3.50                       # Real time elapsed on the host
sim_insts                                   101027637                       # Number of instructions simulated
sim_ops                                     101027637                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       270400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       152896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             423296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       270400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        270400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       220800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          220800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    163111078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     92230146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255341224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    163111078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        163111078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       133191295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133191295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       133191295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    163111078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     92230146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            388532519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5114                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 421568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  269056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  423296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               327296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   909                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              285                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1657751500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.326852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.039737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.951448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1405     47.10%     47.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          753     25.24%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          295      9.89%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          121      4.06%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      2.35%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      1.54%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      1.44%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.94%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          222      7.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2983                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.192308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.858468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              41     26.28%     26.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.64%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4      2.56%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             9      5.77%     35.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            15      9.62%     44.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      8.97%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17     10.90%     64.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            22     14.10%     78.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            14      8.97%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      3.21%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      1.28%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      1.28%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.64%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      2.56%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.64%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.948718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.571888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     52.794892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           140     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             6      3.85%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             4      2.56%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.64%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            3      1.92%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.64%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           156                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     98365194                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               221871444                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14933.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33683.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       254.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3316                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     141349.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                104093640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 56797125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               246862200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              214086240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            915916560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3312767610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5508041250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10358564625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.668316                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1043182250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     557965250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                104380920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 56953875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               262821000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              154483200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            915916560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3353589585                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5472232500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10320377640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            735.945205                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    998740750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     602022250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       26                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       4862                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1424     45.66%     45.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.32%     45.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.03%     46.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1684     53.99%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3119                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1424     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.35%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.03%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1424     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1365802000     82.65%     82.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7062500      0.43%     83.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  498000      0.03%     83.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               279070500     16.89%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1652433000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.845606                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.916640                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          2     20.00%     20.00% # number of syscalls executed
system.cpu.kern.syscall::4                          2     20.00%     40.00% # number of syscalls executed
system.cpu.kern.syscall::6                          1     10.00%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1     10.00%     60.00% # number of syscalls executed
system.cpu.kern.syscall::71                         2     20.00%     80.00% # number of syscalls executed
system.cpu.kern.syscall::73                         1     10.00%     90.00% # number of syscalls executed
system.cpu.kern.syscall::74                         1     10.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     10                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                    32      0.70%      0.70% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1956     43.03%     43.73% # number of callpals executed
system.cpu.kern.callpal::rdps                      57      1.25%     44.98% # number of callpals executed
system.cpu.kern.callpal::rti                     1152     25.34%     70.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1121     24.66%     94.98% # number of callpals executed
system.cpu.kern.callpal::rdunique                 228      5.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4546                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1141                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  11                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1146                      
system.cpu.kern.mode_good::user                  1141                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch_good::kernel     0.976982                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.454545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.985806                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          657444000     39.79%     39.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            251340000     15.21%     55.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            743649000     45.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       32                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements              7744                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              339648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.859504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1406836                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1406836                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       189533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          189533                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       129614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129614                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         6057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6057                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         6173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6173                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       319147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           319147                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       319147                       # number of overall hits
system.cpu.dcache.overall_hits::total          319147                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         7703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7703                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        10409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10409                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          284                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          284                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        18112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        18112                       # number of overall misses
system.cpu.dcache.overall_misses::total         18112                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    223541994                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    223541994                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    668961182                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    668961182                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10070250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10070250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    892503176                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    892503176                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    892503176                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    892503176                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       197236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       140023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       140023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         6173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       337259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       337259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       337259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       337259                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.039055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039055                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.074338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074338                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.044788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.044788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.053704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.053704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053704                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29020.121251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29020.121251                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64267.574407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64267.574407                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35458.626761                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35458.626761                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 49276.897968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49276.897968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 49276.897968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49276.897968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40154                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               665                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.381955                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3912                       # number of writebacks
system.cpu.dcache.writebacks::total              3912                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1983                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         8590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8590                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           68                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10573                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5720                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5720                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1819                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7539                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          141                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          141                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          311                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          311                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    156945508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156945508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    113492481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113492481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      6080500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6080500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    270437989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    270437989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    270437989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    270437989                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     26664000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     26664000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29629500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29629500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     56293500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     56293500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.029001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.034064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.022354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.022354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022354                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27438.025874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27438.025874                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 62392.787795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62392.787795                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 28150.462963                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28150.462963                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35871.864836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35871.864836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35871.864836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35871.864836                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 189106.382979                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189106.382979                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174291.176471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174291.176471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 181008.038585                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 181008.038585                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             17077                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              158216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17077                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.264859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.999447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            721910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           721910                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       157671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157671                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       157671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       157671                       # number of overall hits
system.cpu.icache.overall_hits::total          157671                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        18537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18537                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        18537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        18537                       # number of overall misses
system.cpu.icache.overall_misses::total         18537                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    586020911                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    586020911                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    586020911                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    586020911                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    586020911                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    586020911                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       176208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       176208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       176208                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       176208                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       176208                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       176208                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.105200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.105200                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.105200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.105200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.105200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.105200                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31613.578842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31613.578842                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31613.578842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31613.578842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31613.578842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31613.578842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1459                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        17078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17078                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        17078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        17078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17078                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    496381568                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    496381568                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    496381568                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    496381568                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    496381568                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    496381568                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.096920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.096920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.096920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.096920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.096920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.096920                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29065.556154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29065.556154                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29065.556154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29065.556154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29065.556154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29065.556154                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   106496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 151                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1834                       # Transaction distribution
system.iobus.trans_dist::WriteResp                170                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           70                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   107212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                44000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               90000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              312000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9615149                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              452000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1688003                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 1674                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1674                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15066                       # Number of tag accesses
system.iocache.tags.data_accesses               15066                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           10                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               10                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           10                       # number of demand (read+write) misses
system.iocache.demand_misses::total                10                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           10                       # number of overall misses
system.iocache.overall_misses::total               10                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1199992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1199992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    345827154                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    345827154                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1199992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1199992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1199992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1199992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           10                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             10                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           10                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              10                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           10                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             10                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119999.200000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119999.200000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 207828.818510                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 207828.818510                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2612                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  368                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.097826                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1664                       # number of writebacks
system.iocache.writebacks::total                 1664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           10                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           10                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           10                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       671992                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       671992                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    259293160                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    259293160                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       671992                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       671992                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67199.200000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 155825.216346                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 155825.216346                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      6646                       # number of replacements
system.l2.tags.tagsinuse                  4052.030230                       # Cycle average of tags in use
system.l2.tags.total_refs                       23291                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.504514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      920.788394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          5.925403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2312.484458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   811.831975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.224802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.564571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.198201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    123385                       # Number of tag accesses
system.l2.tags.data_accesses                   123385                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        12837                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4752                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17589                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3912                       # number of Writeback hits
system.l2.Writeback_hits::total                  3912                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   597                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         12837                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5349                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18186                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        12837                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5349                       # number of overall hits
system.l2.overall_hits::total                   18186                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4225                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1184                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5409                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1212                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4225                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2396                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6621                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4225                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2396                       # number of overall misses
system.l2.overall_misses::total                  6621                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    344259048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    106321508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       450580556                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       248992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       248992                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    104941744                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     104941744                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    344259048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    211263252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        555522300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    344259048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    211263252                       # number of overall miss cycles
system.l2.overall_miss_latency::total       555522300                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        17062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               22998                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3912                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3912                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1809                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        17062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24807                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        17062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24807                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.247626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.199461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235194                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.669983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.669983                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.247626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.309361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266900                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.247626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.309361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266900                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81481.431479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89798.570946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83302.007025                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        31124                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31124                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86585.597360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86585.597360                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81481.431479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88173.310518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83903.081106                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81481.431479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88173.310518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83903.081106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1786                       # number of writebacks
system.l2.writebacks::total                      1786                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4225                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5409                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1212                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6621                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          141                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          141                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          170                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          170                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          311                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          311                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    291341952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     91486492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    382828444                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       141008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       141008                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     89965256                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     89965256                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    291341952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    181451748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    472793700                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    291341952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    181451748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    472793700                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     24690000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24690000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     27419500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     27419500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     52109500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     52109500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.247626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.199461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235194                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.669983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.669983                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.247626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.309361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.247626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.309361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266900                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68956.675030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77268.996622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70776.195970                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74228.759076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74228.759076                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68956.675030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75731.113523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71408.201178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68956.675030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75731.113523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71408.201178                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175106.382979                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 175106.382979                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 161291.176471                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161291.176471                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 167554.662379                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 167554.662379                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5560                       # Transaction distribution
system.membus.trans_dist::ReadResp               5559                       # Transaction distribution
system.membus.trans_dist::WriteReq                170                       # Transaction distribution
system.membus.trans_dist::WriteResp               170                       # Transaction distribution
system.membus.trans_dist::Writeback              3450                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1206                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1206                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       538236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  751228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples             12066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   12066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12066                       # Request fanout histogram
system.membus.reqLayer0.occupancy              562000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            34134966                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1720997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35794292                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          235987                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       179899                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         6726                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       145225                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           78640                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     54.150456                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           20642                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          481                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               215031                       # DTB read hits
system.switch_cpus.dtb.read_misses                637                       # DTB read misses
system.switch_cpus.dtb.read_acv                     4                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            72370                       # DTB read accesses
system.switch_cpus.dtb.write_hits              153708                       # DTB write hits
system.switch_cpus.dtb.write_misses               142                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           42300                       # DTB write accesses
system.switch_cpus.dtb.data_hits               368739                       # DTB hits
system.switch_cpus.dtb.data_misses                779                       # DTB misses
system.switch_cpus.dtb.data_acv                     4                       # DTB access violations
system.switch_cpus.dtb.data_accesses           114670                       # DTB accesses
system.switch_cpus.itb.fetch_hits               78513                       # ITB hits
system.switch_cpus.itb.fetch_misses              2399                       # ITB misses
system.switch_cpus.itb.fetch_acv                   28                       # ITB acv
system.switch_cpus.itb.fetch_accesses           80912                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1917668                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       541112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1456580                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              235987                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        99282                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                810059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           26728                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               3527                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        93731                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         4944                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            176208                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          5151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              71                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1467140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.992802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.393449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1206161     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            19590      1.34%     83.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            29316      2.00%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            21748      1.48%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            30763      2.10%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            11757      0.80%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            19977      1.36%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            11209      0.76%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           116619      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1467140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.123059                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.759558                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           439846                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        806440                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            188078                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         20692                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          12084                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        21341                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1297                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1250198                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4341                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          12084                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           456123                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           96505                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       631316                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            194587                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles         76525                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1176961                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           742                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           7987                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1908                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          23439                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       820025                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1509100                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1464362                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        43302                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        721716                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps            98308                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        47377                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7747                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            185742                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       224590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       158442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        53475                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        15213                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1090053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        43425                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1083709                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          635                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       130751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined        48082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        20756                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1467140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.738654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.464733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1022742     69.71%     69.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       196805     13.41%     83.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        74868      5.10%     88.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        62982      4.29%     92.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        49458      3.37%     95.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        30640      2.09%     97.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        14987      1.02%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9996      0.68%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         4662      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1467140                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1980      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            11      0.02%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             5      0.01%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24321     53.97%     58.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18745     41.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          537      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        651864     60.15%     60.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1336      0.12%     60.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14517      1.34%     61.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         1668      0.15%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          870      0.08%     61.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         2671      0.25%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          295      0.03%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       227474     20.99%     83.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154497     14.26%     97.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        27980      2.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1083709                       # Type of FU issued
system.switch_cpus.iq.rate                   0.565118                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               45062                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041581                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3609408                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1222818                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1034940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        70847                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        42940                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        34098                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1092484                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           35750                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        11223                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        27494                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1540                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        10924                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          180                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          769                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          12084                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           71104                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         24320                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1158947                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         2842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        224590                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       158442                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        33248                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         23710                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1540                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         1974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         8758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        10732                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1075344                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        216216                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8365                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 25469                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               370169                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           135842                       # Number of branches executed
system.switch_cpus.iew.exec_stores             153953                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.560756                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1071343                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1069038                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            476279                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            666559                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.557468                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.714534                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       137104                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        22669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        10308                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1442120                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.708322                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.693503                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1073371     74.43%     74.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       174972     12.13%     86.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48764      3.38%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        49880      3.46%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24929      1.73%     95.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8900      0.62%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        12617      0.87%     96.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        10068      0.70%     97.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        38619      2.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1442120                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1021486                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1021486                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 344615                       # Number of memory references committed
system.switch_cpus.commit.loads                197097                       # Number of loads committed
system.switch_cpus.commit.membars                9520                       # Number of memory barriers committed
system.switch_cpus.commit.branches             128064                       # Number of branches committed
system.switch_cpus.commit.fp_insts              31804                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            957856                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        15169                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        19296      1.89%      1.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       600278     58.77%     60.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1281      0.13%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13024      1.28%     62.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         1639      0.16%     62.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          860      0.08%     62.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult         2625      0.26%     62.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          294      0.03%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       206617     20.23%     82.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147593     14.45%     97.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        27979      2.74%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1021486                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         38619                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2557972                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2342248                       # The number of ROB writes
system.switch_cpus.timesIdled                   11698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  450528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1397864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1002727                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1002727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.912453                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.912453                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.522889                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.522889                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1402023                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          747432                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             38244                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            27220                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           85732                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              23165                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23162                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               170                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              170                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3912                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1809                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        34140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 54192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1091968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       747132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1839100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1700                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.054536                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29056     94.55%     94.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1676      5.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18525000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          26444180                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12175006                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001333                       # Number of seconds simulated
sim_ticks                                  1333285000                       # Number of ticks simulated
final_tick                               2269802840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25671408                       # Simulator instruction rate (inst/s)
host_op_rate                                 25671348                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              335981627                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739528                       # Number of bytes of host memory used
host_seconds                                     3.97                       # Real time elapsed on the host
sim_insts                                   101872101                       # Number of instructions simulated
sim_ops                                     101872101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       387520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       941504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1329024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       387520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        387520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       414272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          414272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6473                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    290650536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    706153598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             996804134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    290650536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        290650536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       310715263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310715263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       310715263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    290650536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    706153598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307519398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6473                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1325440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  414144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1329024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              235                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1333367000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.597471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.217577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.254584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2804     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1739     26.18%     68.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          642      9.66%     78.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          327      4.92%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          193      2.91%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      2.39%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           92      1.38%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      1.01%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          620      9.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.010025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.553149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.339881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            53     13.28%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            65     16.29%     30.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70     17.54%     47.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            43     10.78%     58.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            33      8.27%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            27      6.77%     73.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            15      3.76%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      4.26%     81.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      4.76%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             7      1.75%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      3.26%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      2.01%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      2.01%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.50%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.75%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.50%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      1.25%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.649759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              355     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.75%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      8.02%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.00%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           399                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    323104500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               711417000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  103550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15601.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34351.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       994.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    996.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4526                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      48950.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                126463680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 69003000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               316859400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              236856960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1002880320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4103079165                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5613659250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            11468801775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            746.921956                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    170310500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1116391750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                131816160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 71923500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               354057600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              173113200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1002880320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4162269105                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5561733750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11457793635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.205400                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    140815250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1146173500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3190                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      666     45.71%     45.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.55%     46.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.14%     46.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     781     53.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       664     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.60%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.15%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      664     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1338                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1132315000     84.67%     84.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5772500      0.43%     85.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2355000      0.18%     85.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               196871500     14.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1337314000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996997                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.850192                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.918325                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.17%      4.17% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.33%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          4     16.67%     29.17% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.33%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.17%     41.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.17%     45.83% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.17%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.17%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.17%     70.83% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.17%     75.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.83%     95.83% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.17%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     24                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      6.98%      6.98% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.36%      7.34% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1248     75.14%     82.48% # number of callpals executed
system.cpu.kern.callpal::rdps                      12      0.72%     83.20% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.06%     83.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.06%     83.32% # number of callpals executed
system.cpu.kern.callpal::rti                      199     11.98%     95.30% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      2.41%     97.71% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.54%     98.25% # number of callpals executed
system.cpu.kern.callpal::rdunique                  29      1.75%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1661                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               315                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.593651                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745020                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          927114000     69.33%     69.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            410200000     30.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             24142                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              219786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.008361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1320954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1320954                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       143468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          143468                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        68481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68481                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2401                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2401                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2731                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2731                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       211949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           211949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       211949                       # number of overall hits
system.cpu.dcache.overall_hits::total          211949                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36008                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        70472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70472                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          642                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          642                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       106480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       106480                       # number of overall misses
system.cpu.dcache.overall_misses::total        106480                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1802840746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1802840746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4721658043                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4721658043                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29078500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29078500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6524498789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6524498789                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6524498789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6524498789                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       179476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       179476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       138953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       138953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2731                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2731                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       318429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       318429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       318429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       318429                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.200628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.200628                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.507164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.507164                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.210976                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.210976                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.334392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.334392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.334392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.334392                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50067.783437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50067.783437                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 67000.483071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67000.483071                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 45293.613707                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45293.613707                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 61274.406358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61274.406358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 61274.406358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61274.406358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       390406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7910                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.356005                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14568                       # number of writebacks
system.cpu.dcache.writebacks::total             14568                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        22082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22082                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        60680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60680                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          216                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          216                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82762                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82762                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        13926                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13926                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9792                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        23718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        23718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23718                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    639895252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    639895252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    734121711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    734121711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1374016963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1374016963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1374016963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1374016963                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67448000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67448000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29966000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29966000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97414000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97414000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.077593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.070470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.139993                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.139993                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.074484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.074484                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074484                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45949.680597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45949.680597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 74971.579963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74971.579963                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 37286.384977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37286.384977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57931.400750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57931.400750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57931.400750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57931.400750                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224826.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224826.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223626.865672                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223626.865672                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224456.221198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224456.221198                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             15523                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.968044                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              166697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.564484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.968044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            747854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           747854                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       165562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          165562                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       165562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           165562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       165562                       # number of overall hits
system.cpu.icache.overall_hits::total          165562                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        17519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17519                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        17519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        17519                       # number of overall misses
system.cpu.icache.overall_misses::total         17519                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    732661723                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    732661723                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    732661723                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    732661723                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    732661723                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    732661723                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       183081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       183081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       183081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       183081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       183081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       183081                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.095690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095690                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.095690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.095690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095690                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 41820.978538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41820.978538                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 41820.978538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41820.978538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 41820.978538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41820.978538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1482                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1989                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1989                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1989                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1989                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1989                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1989                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        15530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15530                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        15530                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15530                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        15530                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15530                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    610607024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    610607024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    610607024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    610607024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    610607024                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610607024                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.084826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.084826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.084826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084826                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39317.902382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39317.902382                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 39317.902382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39317.902382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 39317.902382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39317.902382                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20785                       # number of replacements
system.l2.tags.tagsinuse                  4029.036093                       # Cycle average of tags in use
system.l2.tags.total_refs                       54833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.212525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1145.721623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          4.985610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1669.107262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1208.221599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.279717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.407497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.294976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976074                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    247454                       # Number of tag accesses
system.l2.tags.data_accesses                   247454                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         9465                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7978                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17443                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14568                       # number of Writeback hits
system.l2.Writeback_hits::total                 14568                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1453                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          9465                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9431                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18896                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         9465                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9431                       # number of overall hits
system.l2.overall_hits::total                   18896                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6055                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6372                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12427                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8339                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14711                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20766                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6055                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14711                       # number of overall misses
system.l2.overall_misses::total                 20766                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    495444500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    555670250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1051114750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    707483500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     707483500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    495444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1263153750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1758598250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    495444500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1263153750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1758598250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        15520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        14350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29870                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14568                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14568                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9792                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        24142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39662                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        24142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39662                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.390142                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.444042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.416036                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.851614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851614                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.390142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.609353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.523574                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.390142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.609353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.523574                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81824.029727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87204.998431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84583.145570                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84840.328577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84840.328577                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81824.029727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85864.574128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84686.422518                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81824.029727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85864.574128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84686.422518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6473                       # number of writebacks
system.l2.writebacks::total                      6473                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12427                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8339                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20766                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    419579500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    475862250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    895441750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    604284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    604284000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    419579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1080146250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1499725750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    419579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1080146250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1499725750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63248000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63248000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28224000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28224000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91472000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91472000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.390142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.444042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.416036                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.851614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.851614                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.390142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.609353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.523574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.390142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.609353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.523574                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69294.715111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74680.202448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72056.147904                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72464.803933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72464.803933                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69294.715111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73424.393311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72220.251854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69294.715111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73424.393311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72220.251854                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210826.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210826.666667                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210626.865672                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210626.865672                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210764.976959                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210764.976959                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12727                       # Transaction distribution
system.membus.trans_dist::ReadResp              12727                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              6473                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8339                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1743296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1743856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1743856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             27673                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   27673    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27673                       # Request fanout histogram
system.membus.reqLayer0.occupancy              674000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            58704500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          110832750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          278202                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       229796                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10090                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       182030                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           94709                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     52.029336                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           18124                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               230768                       # DTB read hits
system.switch_cpus.dtb.read_misses               2875                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            72235                       # DTB read accesses
system.switch_cpus.dtb.write_hits              149655                       # DTB write hits
system.switch_cpus.dtb.write_misses               848                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           30828                       # DTB write accesses
system.switch_cpus.dtb.data_hits               380423                       # DTB hits
system.switch_cpus.dtb.data_misses               3723                       # DTB misses
system.switch_cpus.dtb.data_acv                    72                       # DTB access violations
system.switch_cpus.dtb.data_accesses           103063                       # DTB accesses
system.switch_cpus.itb.fetch_hits               69420                       # ITB hits
system.switch_cpus.itb.fetch_misses              1330                       # ITB misses
system.switch_cpus.itb.fetch_acv                   62                       # ITB acv
system.switch_cpus.itb.fetch_accesses           70750                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2666570                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       530270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1389647                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              278202                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       112833                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1453648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32240                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          598                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        44403                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            183081                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2045059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.679514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.982739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1783146     87.19%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            17177      0.84%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            31264      1.53%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            21971      1.07%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            48772      2.38%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            13204      0.65%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            21543      1.05%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            10193      0.50%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            97789      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2045059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.104330                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.521137                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           415079                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1407717                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            170513                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         36981                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14769                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        13571                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1367                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1193952                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          3986                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14769                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           434804                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          535702                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       628601                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            186672                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        244511                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1138308                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1551                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          29787                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          18444                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         161015                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       761541                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1445916                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1442347                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3122                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        577760                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           183778                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        35197                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3695                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            251725                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       212826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       159145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        43076                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        29091                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1045253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        32335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1016689                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1287                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       233126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       130046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        21816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2045059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.497144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.216737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1628742     79.64%     79.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       165452      8.09%     87.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        82368      4.03%     91.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        68158      3.33%     95.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        52906      2.59%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        25005      1.22%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        14189      0.69%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5668      0.28%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2571      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2045059                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2422      6.94%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19636     56.27%     63.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12841     36.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        595971     58.62%     58.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          774      0.08%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1307      0.13%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            5      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       243912     23.99%     82.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       152393     14.99%     97.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        21586      2.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1016689                       # Type of FU issued
system.switch_cpus.iq.rate                   0.381272                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               34899                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034326                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4104815                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1306850                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       947726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9807                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5013                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4633                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1045971                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5124                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         9571                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51273                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1172                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17128                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          324                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        44339                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14769                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          234049                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        260866                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1100676                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         3700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        212826                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       159145                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        25509                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        258516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1172                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        12912                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1004853                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        234862                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11835                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23088                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               385775                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           140141                       # Number of branches executed
system.switch_cpus.iew.exec_stores             150913                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.376834                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 959188                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                952359                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            465034                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            620748                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.357148                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.749151                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       231255                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        10519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        11929                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2005050                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.429867                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.380735                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1699303     84.75%     84.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       140927      7.03%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        54072      2.70%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        23368      1.17%     95.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24744      1.23%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        10394      0.52%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         9251      0.46%     97.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7650      0.38%     98.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        35341      1.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2005050                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       861905                       # Number of instructions committed
system.switch_cpus.commit.committedOps         861905                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 303570                       # Number of memory references committed
system.switch_cpus.commit.loads                161553                       # Number of loads committed
system.switch_cpus.commit.membars                5364                       # Number of memory barriers committed
system.switch_cpus.commit.branches             121075                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4403                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            826999                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        11884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        17933      2.08%      2.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       510813     59.27%     61.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          727      0.08%     61.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.15%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.03%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       166917     19.37%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       142381     16.52%     97.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        21586      2.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       861905                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         35341                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3042621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2226620                       # The number of ROB writes
system.switch_cpus.timesIdled                   10581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  621511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              844464                       # Number of Instructions Simulated
system.switch_cpus.committedOps                844464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.157707                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.157707                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.316685                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.316685                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1317618                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          660558                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3036                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2780                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           28731                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          16947                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30180                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30180                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        31050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        63724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       993280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2478000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3471280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54676    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54676                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           41973000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24500976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38783498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
