# 50 DAYS OF SYSTEM VERILOG
Hi everyone! I'm starting out with learning System Verilog Testbnch Basics. This repository will document all my SV codes as I learn. 
Do share this repo or ‚≠ê it and learn we me or revise your basics.

Link to the EDA Playground is given in the Readme file of each folder. You can go and try to run the codes yourself and verify the results.

Note: Pre-requisite - Verilog (functions, tasks, modelling styles, procedural blocks, continous assignments, loops)

This repo will mainly focus on SV testbench concepts i.e, OOPS, constraints, randomization, IPC, etc.

## CONTENTS
- [DAY 01](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2001) [Data types]
- [DAY 02](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2002) [Fixed arrays]
- [DAY 03](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2003) [Dynamic and Associative arrays]
- [DAY 04](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2004) [Queues]
- [DAY 05](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2005) [Methods in SV]
- [DAY 06](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2006) [Class]
- [DAY 07](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2007) [Constructors]
- [DAY 08](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2008) [this keyword]
- [DAY 09](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2009) [Class in class]
- [DAY 10](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2010) [local keyword]
- [DAY 11](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2011) [Copying Objects]
- [DAY 12](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2012) [Shallow and Deep copy]
- [DAY 13](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2013) [Inheritance]
- [DAY 14](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2014) [Polymorphism]
- [DAY 15](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2015) [Virtual methods]
- [DAY 16](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2016) [Super keyword]
