Running: xsim.dir/bram_test_fpga_time_synth/xsimk.exe -simmode gui -wdb bram_test_fpga_time_synth.wdb -simrunnum 0 -socket 55709
Design successfully loaded
Design Loading Memory Usage: 27712 KB (Peak: 27712 KB)
Design Loading CPU Usage: 109 ms
Simulation completed
Simulation Memory Usage: 32100 KB (Peak: 32100 KB)
Simulation CPU Usage: 5452 ms
