<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="testlab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD16bit.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD16bit_drc.vhf"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decode2to4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="decode2to4.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="decode2to4_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mod4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="mod4.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="mod4_drc.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testlab1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testlab1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testlab1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testlab1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testlab1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="testlab1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testlab1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testlab1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testlab1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="testlab1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testlab1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="testlab1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="testlab1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="testlab1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testlab1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="testlab1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testlab1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testlab1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="testlab1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="testlab1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="testlab1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testlab1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="testlab1.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="testlab1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testlab1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testlab1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testlab1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testlab1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testlab1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testlab1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="testlab1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testlab1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testlab1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="testlab1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="testlab1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testlab1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testlab1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="testlab1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="testlab1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testlab1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543474834" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543474834">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1543475208" xil_pn:in_ck="3463444342951371584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5571037589372318756" xil_pn:start_ts="1543475205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD16bit.vhf"/>
      <outfile xil_pn:name="decode2to4.vhf"/>
      <outfile xil_pn:name="mod4.vhf"/>
      <outfile xil_pn:name="testlab1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1543474837" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2127470625066928539" xil_pn:start_ts="1543474837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543474837" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1543474837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543474837" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8682580104242097894" xil_pn:start_ts="1543474837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543474837" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1543474837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543474837" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8166667718059462235" xil_pn:start_ts="1543474837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543475215" xil_pn:in_ck="4694447318248503896" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6745169333686350157" xil_pn:start_ts="1543475208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testlab1.jhd"/>
      <outfile xil_pn:name="testlab1.lso"/>
      <outfile xil_pn:name="testlab1.ngc"/>
      <outfile xil_pn:name="testlab1.ngr"/>
      <outfile xil_pn:name="testlab1.prj"/>
      <outfile xil_pn:name="testlab1.stx"/>
      <outfile xil_pn:name="testlab1.syr"/>
      <outfile xil_pn:name="testlab1.xst"/>
      <outfile xil_pn:name="testlab1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1543475004" xil_pn:in_ck="6023079029169357708" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894219590075586" xil_pn:start_ts="1543475004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543475224" xil_pn:in_ck="371066789335040722" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8439994369112559898" xil_pn:start_ts="1543475219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="testlab1.bld"/>
      <outfile xil_pn:name="testlab1.ngd"/>
      <outfile xil_pn:name="testlab1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543475231" xil_pn:in_ck="2038956304288025683" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1543475224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="testlab1.pcf"/>
      <outfile xil_pn:name="testlab1_map.map"/>
      <outfile xil_pn:name="testlab1_map.mrp"/>
      <outfile xil_pn:name="testlab1_map.ncd"/>
      <outfile xil_pn:name="testlab1_map.ngm"/>
      <outfile xil_pn:name="testlab1_map.xrpt"/>
      <outfile xil_pn:name="testlab1_summary.xml"/>
      <outfile xil_pn:name="testlab1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543475241" xil_pn:in_ck="8042049754343349356" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1543475231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="testlab1.ncd"/>
      <outfile xil_pn:name="testlab1.pad"/>
      <outfile xil_pn:name="testlab1.par"/>
      <outfile xil_pn:name="testlab1.ptwx"/>
      <outfile xil_pn:name="testlab1.unroutes"/>
      <outfile xil_pn:name="testlab1.xpi"/>
      <outfile xil_pn:name="testlab1_pad.csv"/>
      <outfile xil_pn:name="testlab1_pad.txt"/>
      <outfile xil_pn:name="testlab1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543475249" xil_pn:in_ck="6023079029169350083" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1543475242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testlab1.bgn"/>
      <outfile xil_pn:name="testlab1.bit"/>
      <outfile xil_pn:name="testlab1.drc"/>
      <outfile xil_pn:name="testlab1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543475292" xil_pn:in_ck="6023079029169337229" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-5324886243551662533" xil_pn:start_ts="1543475291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1543475241" xil_pn:in_ck="3238469215008630223" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1543475236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="testlab1.twr"/>
      <outfile xil_pn:name="testlab1.twx"/>
    </transform>
  </transforms>

</generated_project>
