// Seed: 2037856929
module module_0 (
    input  tri   id_0,
    input  tri   id_1
    , id_6,
    output tri1  id_2,
    output tri0  id_3,
    input  uwire id_4
);
  logic id_7;
  ;
  assign id_7 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd14
) (
    input tri1 _id_0,
    input wire id_1,
    output tri1 id_2,
    output wor id_3,
    output wand id_4,
    output tri0 id_5,
    output uwire id_6,
    input uwire id_7,
    output tri id_8,
    output supply1 id_9,
    input tri id_10,
    input wire id_11,
    output wire id_12,
    input tri1 id_13,
    output uwire id_14,
    input uwire id_15
);
  wire id_17;
  integer [id_0 : 1] id_18 = -1;
  module_0 modCall_1 (
      id_1,
      id_15,
      id_3,
      id_5,
      id_10
  );
endmodule
