[11/14 18:46:03      0s] 
[11/14 18:46:03      0s] Cadence Innovus(TM) Implementation System.
[11/14 18:46:03      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/14 18:46:03      0s] 
[11/14 18:46:03      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/14 18:46:03      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/14 18:46:03      0s] Date:		Tue Nov 14 18:46:03 2023
[11/14 18:46:03      0s] Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/14 18:46:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/14 18:46:03      0s] 
[11/14 18:46:03      0s] License:
[11/14 18:46:03      0s] 		[18:46:03.302513] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/14 18:46:03      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/14 18:46:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/14 18:46:19     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/14 18:46:23     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/14 18:46:23     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/14 18:46:23     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/14 18:46:23     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/14 18:46:23     19s] @(#)CDS: CPE v21.12-s094
[11/14 18:46:23     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/14 18:46:23     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/14 18:46:23     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/14 18:46:23     19s] @(#)CDS: RCDB 11.15.0
[11/14 18:46:23     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/14 18:46:23     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18990_iteso-server_iteso-s018_azNOP3.

[11/14 18:46:23     19s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/14 18:46:25     22s] 
[11/14 18:46:25     22s] **INFO:  MMMC transition support version v31-84 
[11/14 18:46:25     22s] 
[11/14 18:46:25     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/14 18:46:25     22s] <CMD> suppressMessage ENCEXT-2799
[11/14 18:46:25     22s] <CMD> win
[11/14 18:47:53     35s] <CMD> encMessage warning 0
[11/14 18:47:53     35s] Suppress "**WARN ..." messages.
[11/14 18:47:53     35s] <CMD> encMessage debug 0
[11/14 18:47:53     35s] <CMD> is_common_ui_mode
[11/14 18:47:53     35s] <CMD> restoreDesign /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat risc_v_Pad_Frame
[11/14 18:47:53     35s] #% Begin load design ... (date=11/14 18:47:53, mem=652.3M)
[11/14 18:47:53     35s] Set Default Input Pin Transition as 0.1 ps.
[11/14 18:47:53     35s] Loading design 'risc_v_Pad_Frame' saved by 'Innovus' '21.12-s106_1' on 'Thu Nov 9 05:50:26 2023'.
[11/14 18:47:53     35s] % Begin Load MMMC data ... (date=11/14 18:47:53, mem=655.1M)
[11/14 18:47:54     35s] % End Load MMMC data ... (date=11/14 18:47:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=655.7M, current mem=655.7M)
[11/14 18:47:54     35s] 
[11/14 18:47:54     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_tech.lef ...
[11/14 18:47:54     35s] 
[11/14 18:47:54     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/giolib045.lef ...
[11/14 18:47:54     35s] Set DBUPerIGU to M2 pitch 400.
[11/14 18:47:54     35s] 
[11/14 18:47:54     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_multibitsDFF.lef ...
[11/14 18:47:54     35s] 
[11/14 18:47:54     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_macro.lef ...
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     35s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     35s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-58' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/14 18:47:54     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/14 18:47:54     36s] Type 'man IMPLF-61' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-201' for more detail.
[11/14 18:47:54     36s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/14 18:47:54     36s] Type 'man IMPLF-200' for more detail.
[11/14 18:47:54     36s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/14 18:47:54     36s] To increase the message display limit, refer to the product command reference manual.
[11/14 18:47:54     36s] 
[11/14 18:47:54     36s] viaInitial starts at Tue Nov 14 18:47:54 2023
viaInitial ends at Tue Nov 14 18:47:54 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/14 18:47:54     36s] Loading view definition file from /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/viewDefinition.tcl
[11/14 18:47:54     36s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/14 18:47:55     36s] Read 489 cells in library 'slow_vdd1v0' 
[11/14 18:47:55     36s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/14 18:47:55     36s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/14 18:47:55     36s] Read 16 cells in library 'slow_vdd1v0' 
[11/14 18:47:55     37s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=716.0M, current mem=672.7M)
[11/14 18:47:55     37s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.62min, fe_real=1.87min, fe_mem=896.3M) ***
[11/14 18:47:55     37s] % Begin Load netlist data ... (date=11/14 18:47:55, mem=672.7M)
[11/14 18:47:55     37s] *** Begin netlist parsing (mem=896.3M) ***
[11/14 18:47:55     37s] Created 505 new cells from 1 timing libraries.
[11/14 18:47:55     37s] Reading netlist ...
[11/14 18:47:55     37s] Backslashed names will retain backslash and a trailing blank character.
[11/14 18:47:55     37s] Reading verilogBinary netlist '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.v.bin'
[11/14 18:47:55     37s] 
[11/14 18:47:55     37s] *** Memory Usage v#1 (Current mem = 904.277M, initial mem = 319.355M) ***
[11/14 18:47:55     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=904.3M) ***
[11/14 18:47:55     37s] % End Load netlist data ... (date=11/14 18:47:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=681.0M, current mem=681.0M)
[11/14 18:47:55     37s] Top level cell is risc_v_Pad_Frame.
[11/14 18:47:55     37s] Hooked 505 DB cells to tlib cells.
[11/14 18:47:55     37s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=689.0M, current mem=689.0M)
[11/14 18:47:55     37s] Starting recursive module instantiation check.
[11/14 18:47:55     37s] No recursion found.
[11/14 18:47:55     37s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/14 18:47:55     37s] *** Netlist is unique.
[11/14 18:47:55     37s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/14 18:47:55     37s] ** info: there are 601 modules.
[11/14 18:47:55     37s] ** info: there are 3868 stdCell insts.
[11/14 18:47:55     37s] ** info: there are 24 Pad insts.
[11/14 18:47:55     37s] 
[11/14 18:47:55     37s] *** Memory Usage v#1 (Current mem = 952.703M, initial mem = 319.355M) ***
[11/14 18:47:55     37s] *info: set bottom ioPad orient R0
[11/14 18:47:55     37s] Reading IO assignment file "/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/iofile/bwco_frame_GPDK045.ioc" ...
[11/14 18:47:55     37s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/14 18:47:55     37s] Type 'man IMPFP-4008' for more detail.
[11/14 18:47:55     37s] Adjusting Core to Bottom to: 40.0600.
[11/14 18:47:55     37s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:55     37s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:55     37s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:55     37s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:55     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:55     37s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:55     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:55     37s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:55     37s] Start create_tracks
[11/14 18:47:55     37s] Set Default Net Delay as 1000 ps.
[11/14 18:47:55     37s] Set Default Net Load as 0.5 pF. 
[11/14 18:47:55     37s] Set Default Input Pin Transition as 0.1 ps.
[11/14 18:47:55     37s] Pre-connect netlist-defined P/G connections...
[11/14 18:47:55     37s]   Updated 4 instances.
[11/14 18:47:55     37s] Loading preference file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/gui.pref.tcl ...
[11/14 18:47:55     37s] addRing command will ignore shorts while creating rings.
[11/14 18:47:55     37s] addRing command will disallow rings to go over rows.
[11/14 18:47:55     37s] addRing command will consider rows while creating rings.
[11/14 18:47:55     37s] The ring targets are set to core/block ring wires.
[11/14 18:47:55     37s] addStripe will allow jog to connect padcore ring and block ring.
[11/14 18:47:55     37s] 
[11/14 18:47:55     37s] Stripes will not extend to closest target.
[11/14 18:47:55     37s] When breaking rings, the power planner will consider the existence of blocks.
[11/14 18:47:55     37s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/14 18:47:55     37s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/14 18:47:55     37s] Stripes will not be created over regions without power planning wires.
[11/14 18:47:55     37s] Offset for stripe breaking is set to 0.
[11/14 18:47:55     37s] Stripes will stop at the boundary of the specified area.
[11/14 18:47:55     37s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/14 18:47:55     37s] Change floorplan default-technical-site to 'CoreSite'.
[11/14 18:47:55     37s] Extraction setup Delayed 
[11/14 18:47:55     37s] *Info: initialize multi-corner CTS.
[11/14 18:47:56     37s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/14 18:47:56     38s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/14 18:47:56     38s] Read 489 cells in library 'fast_vdd1v2' 
[11/14 18:47:56     38s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/14 18:47:56     38s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/14 18:47:56     38s] Read 16 cells in library 'fast_vdd1v2' 
[11/14 18:47:56     38s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:00.0, peak res=945.4M, current mem=723.7M)
[11/14 18:47:57     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/14 18:47:57     39s] Summary for sequential cells identification: 
[11/14 18:47:57     39s]   Identified SBFF number: 104
[11/14 18:47:57     39s]   Identified MBFF number: 16
[11/14 18:47:57     39s]   Identified SB Latch number: 0
[11/14 18:47:57     39s]   Identified MB Latch number: 0
[11/14 18:47:57     39s]   Not identified SBFF number: 16
[11/14 18:47:57     39s]   Not identified MBFF number: 0
[11/14 18:47:57     39s]   Not identified SB Latch number: 0
[11/14 18:47:57     39s]   Not identified MB Latch number: 0
[11/14 18:47:57     39s]   Number of sequential cells which are not FFs: 32
[11/14 18:47:57     39s] Total number of combinational cells: 327
[11/14 18:47:57     39s] Total number of sequential cells: 168
[11/14 18:47:57     39s] Total number of tristate cells: 10
[11/14 18:47:57     39s] Total number of level shifter cells: 0
[11/14 18:47:57     39s] Total number of power gating cells: 0
[11/14 18:47:57     39s] Total number of isolation cells: 0
[11/14 18:47:57     39s] Total number of power switch cells: 0
[11/14 18:47:57     39s] Total number of pulse generator cells: 0
[11/14 18:47:57     39s] Total number of always on buffers: 0
[11/14 18:47:57     39s] Total number of retention cells: 0
[11/14 18:47:57     39s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/14 18:47:57     39s] Total number of usable buffers: 16
[11/14 18:47:57     39s] List of unusable buffers:
[11/14 18:47:57     39s] Total number of unusable buffers: 0
[11/14 18:47:57     39s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/14 18:47:57     39s] Total number of usable inverters: 19
[11/14 18:47:57     39s] List of unusable inverters:
[11/14 18:47:57     39s] Total number of unusable inverters: 0
[11/14 18:47:57     39s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/14 18:47:57     39s] Total number of identified usable delay cells: 8
[11/14 18:47:57     39s] List of identified unusable delay cells:
[11/14 18:47:57     39s] Total number of identified unusable delay cells: 0
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Deleting Cell Server Begin ...
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Deleting Cell Server End ...
[11/14 18:47:57     39s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=979.3M, current mem=979.3M)
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/14 18:47:57     39s] Summary for sequential cells identification: 
[11/14 18:47:57     39s]   Identified SBFF number: 104
[11/14 18:47:57     39s]   Identified MBFF number: 16
[11/14 18:47:57     39s]   Identified SB Latch number: 0
[11/14 18:47:57     39s]   Identified MB Latch number: 0
[11/14 18:47:57     39s]   Not identified SBFF number: 16
[11/14 18:47:57     39s]   Not identified MBFF number: 0
[11/14 18:47:57     39s]   Not identified SB Latch number: 0
[11/14 18:47:57     39s]   Not identified MB Latch number: 0
[11/14 18:47:57     39s]   Number of sequential cells which are not FFs: 32
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] Trim Metal Layers:
[11/14 18:47:57     39s]  Visiting view : AnalysisView_WC
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/14 18:47:57     39s]  Visiting view : AnalysisView_BC
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/14 18:47:57     39s]  Visiting view : AnalysisView_WC
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/14 18:47:57     39s]  Visiting view : AnalysisView_BC
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/14 18:47:57     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/14 18:47:57     39s] 
[11/14 18:47:57     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/14 18:47:57     39s] Type 'man IMPSYC-2' for more detail.
[11/14 18:47:57     39s] Reading floorplan file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.gz (mem = 1212.3M).
[11/14 18:47:57     39s] % Begin Load floorplan data ... (date=11/14 18:47:57, mem=980.2M)
[11/14 18:47:57     39s] *info: reset 4712 existing net BottomPreferredLayer and AvoidDetour
[11/14 18:47:57     39s] Pre-connect netlist-defined P/G connections...
[11/14 18:47:57     39s]   Updated 4 instances.
[11/14 18:47:57     39s] Deleting old partition specification.
[11/14 18:47:57     39s] Set FPlanBox to (0 0 1600000 1600180)
[11/14 18:47:57     39s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:57     39s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:57     39s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:57     39s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:57     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/14 18:47:57     39s] Type 'man IMPFP-3961' for more detail.
[11/14 18:47:57     39s] Start create_tracks
[11/14 18:47:57     39s]  ... processed partition successfully.
[11/14 18:47:57     39s] Reading binary special route file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.spr.gz (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:25 2023, version: 1)
[11/14 18:47:57     39s] Convert 0 swires and 0 svias from compressed groups
[11/14 18:47:57     39s] 96 swires and 36 svias were compressed
[11/14 18:47:57     39s] 96 swires and 36 svias were decompressed from small or sparse groups
[11/14 18:47:57     39s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=981.0M, current mem=981.0M)
[11/14 18:47:57     39s] There are 24 io inst loaded
[11/14 18:47:57     39s] Extracting standard cell pins and blockage ...... 
[11/14 18:47:57     39s] Pin and blockage extraction finished
[11/14 18:47:57     39s] % End Load floorplan data ... (date=11/14 18:47:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=982.1M, current mem=982.1M)
[11/14 18:47:57     39s] Reading congestion map file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/14 18:47:57     39s] % Begin Load SymbolTable ... (date=11/14 18:47:57, mem=982.6M)
[11/14 18:47:58     39s] % End Load SymbolTable ... (date=11/14 18:47:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=983.1M, current mem=983.0M)
[11/14 18:47:58     39s] Loading place ...
[11/14 18:47:58     39s] % Begin Load placement data ... (date=11/14 18:47:58, mem=983.0M)
[11/14 18:47:58     39s] Reading placement file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.place.gz.
[11/14 18:47:58     39s] ** Reading stdCellPlacement_binary (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023, version# 2) ...
[11/14 18:47:58     39s] Read Views for adaptive view pruning ...
[11/14 18:47:58     39s] Read 0 views from Binary DB for adaptive view pruning
[11/14 18:47:58     39s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1214.3M) ***
[11/14 18:47:58     39s] Total net length = 4.139e+00 (2.070e+00 2.070e+00) (ext = 0.000e+00)
[11/14 18:47:58     39s] % End Load placement data ... (date=11/14 18:47:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.2M, current mem=983.1M)
[11/14 18:47:58     39s] Reading PG file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on       Thu Nov  9 05:50:25 2023)
[11/14 18:47:58     39s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1211.3M) ***
[11/14 18:47:58     39s] % Begin Load routing data ... (date=11/14 18:47:58, mem=983.3M)
[11/14 18:47:58     39s] Reading routing file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.gz.
[11/14 18:47:58     39s] Reading Innovus routing data (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023 Format: 20.1) ...
[11/14 18:47:58     39s] *** Total 4152 nets are successfully restored.
[11/14 18:47:58     39s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1212.3M) ***
[11/14 18:47:58     39s] % End Load routing data ... (date=11/14 18:47:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=984.7M, current mem=983.7M)
[11/14 18:47:58     39s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[11/14 18:47:58     39s] Reading property file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.prop
[11/14 18:47:58     39s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1215.3M) ***
[11/14 18:47:58     39s] Set Default Input Pin Transition as 0.1 ps.
[11/14 18:47:58     39s] Loading preRoute extraction data from directory '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/extraction/' ...
[11/14 18:47:58     39s] Restore PreRoute RC Grid meta data successful.
[11/14 18:47:58     39s] Extraction setup Started 
[11/14 18:47:58     39s] 
[11/14 18:47:58     39s] Trim Metal Layers:
[11/14 18:47:58     39s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/14 18:47:58     39s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/14 18:47:58     39s] __QRC_SADV_USE_LE__ is set 0
[11/14 18:47:59     40s] Metal Layer Id 1 is Metal1 
[11/14 18:47:59     40s] Metal Layer Id 2 is Metal2 
[11/14 18:47:59     40s] Metal Layer Id 3 is Metal3 
[11/14 18:47:59     40s] Metal Layer Id 4 is Metal4 
[11/14 18:47:59     40s] Metal Layer Id 5 is Metal5 
[11/14 18:47:59     40s] Metal Layer Id 6 is Metal6 
[11/14 18:47:59     40s] Metal Layer Id 7 is Metal7 
[11/14 18:47:59     40s] Metal Layer Id 8 is Metal8 
[11/14 18:47:59     40s] Metal Layer Id 9 is Metal9 
[11/14 18:47:59     40s] Metal Layer Id 10 is Metal10 
[11/14 18:47:59     40s] Metal Layer Id 11 is Metal11 
[11/14 18:47:59     40s] Via Layer Id 33 is Cont 
[11/14 18:47:59     40s] Via Layer Id 34 is Via1 
[11/14 18:47:59     40s] Via Layer Id 35 is Via2 
[11/14 18:47:59     40s] Via Layer Id 36 is Via3 
[11/14 18:47:59     40s] Via Layer Id 37 is Via4 
[11/14 18:47:59     40s] Via Layer Id 38 is Via5 
[11/14 18:47:59     40s] Via Layer Id 39 is Via6 
[11/14 18:47:59     40s] Via Layer Id 40 is Via7 
[11/14 18:47:59     40s] Via Layer Id 41 is Via8 
[11/14 18:47:59     40s] Via Layer Id 42 is Via9 
[11/14 18:47:59     40s] Via Layer Id 43 is Via10 
[11/14 18:47:59     40s] Via Layer Id 44 is Bondpad 
[11/14 18:47:59     40s] 
[11/14 18:47:59     40s] Trim Metal Layers:
[11/14 18:47:59     40s] Generating auto layer map file.
[11/14 18:47:59     40s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/14 18:47:59     40s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/14 18:47:59     40s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/14 18:47:59     40s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/14 18:47:59     40s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/14 18:47:59     40s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/14 18:47:59     40s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/14 18:47:59     40s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/14 18:47:59     40s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/14 18:47:59     40s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/14 18:47:59     40s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/14 18:47:59     40s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/14 18:47:59     40s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/14 18:47:59     40s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/14 18:47:59     40s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/14 18:47:59     40s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/14 18:47:59     40s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/14 18:47:59     40s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/14 18:47:59     40s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/14 18:47:59     40s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/14 18:47:59     40s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/14 18:47:59     40s] Metal Layer Id 1 mapped to 5 
[11/14 18:47:59     40s] Via Layer Id 1 mapped to 6 
[11/14 18:47:59     40s] Metal Layer Id 2 mapped to 7 
[11/14 18:47:59     40s] Via Layer Id 2 mapped to 8 
[11/14 18:47:59     40s] Metal Layer Id 3 mapped to 9 
[11/14 18:47:59     40s] Via Layer Id 3 mapped to 10 
[11/14 18:47:59     40s] Metal Layer Id 4 mapped to 11 
[11/14 18:47:59     40s] Via Layer Id 4 mapped to 12 
[11/14 18:47:59     40s] Metal Layer Id 5 mapped to 13 
[11/14 18:47:59     40s] Via Layer Id 5 mapped to 14 
[11/14 18:47:59     40s] Metal Layer Id 6 mapped to 15 
[11/14 18:47:59     40s] Via Layer Id 6 mapped to 16 
[11/14 18:47:59     40s] Metal Layer Id 7 mapped to 17 
[11/14 18:47:59     40s] Via Layer Id 7 mapped to 18 
[11/14 18:47:59     40s] Metal Layer Id 8 mapped to 19 
[11/14 18:47:59     40s] Via Layer Id 8 mapped to 20 
[11/14 18:47:59     40s] Metal Layer Id 9 mapped to 21 
[11/14 18:47:59     40s] Via Layer Id 9 mapped to 22 
[11/14 18:47:59     40s] Metal Layer Id 10 mapped to 23 
[11/14 18:47:59     40s] Via Layer Id 10 mapped to 24 
[11/14 18:47:59     40s] Metal Layer Id 11 mapped to 25 
[11/14 18:48:00     40s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/14 18:48:00     40s] eee: Reading patterns meta data.
[11/14 18:48:00     40s] Restore PreRoute Pattern Extraction data successful in header.
[11/14 18:48:00     40s] Loading preRoute extracted patterns from file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/14 18:48:00     40s] readViaRC viaRead:119, nrVia:119
[11/14 18:48:00     40s] isWireRCValid Validate checksum:4711880, FromFile:4711880accessWirePatterns Pattern count:31752, FromFile:31752 Checksum:4711880, FromFile:4711880
[11/14 18:48:00     40s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[11/14 18:48:00     40s] Restore PreRoute Pattern Extraction data successful.
[11/14 18:48:00     40s] Completed (cpu: 0:00:01.0 real: 0:00:02.0)
[11/14 18:48:00     40s] Set Shrink Factor to 1.00000
[11/14 18:48:00     40s] Summary of Active RC-Corners : 
[11/14 18:48:00     40s]  
[11/14 18:48:00     40s]  Analysis View: AnalysisView_WC
[11/14 18:48:00     40s]     RC-Corner Name        : RC_Extraction_WC
[11/14 18:48:00     40s]     RC-Corner Index       : 0
[11/14 18:48:00     40s]     RC-Corner Temperature : 25 Celsius
[11/14 18:48:00     40s]     RC-Corner Cap Table   : ''
[11/14 18:48:00     40s]     RC-Corner PreRoute Res Factor         : 1
[11/14 18:48:00     40s]     RC-Corner PreRoute Cap Factor         : 1
[11/14 18:48:00     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/14 18:48:00     40s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/14 18:48:00     40s]  
[11/14 18:48:00     40s]  Analysis View: AnalysisView_BC
[11/14 18:48:00     40s]     RC-Corner Name        : RC_Extraction_BC
[11/14 18:48:00     40s]     RC-Corner Index       : 1
[11/14 18:48:00     40s]     RC-Corner Temperature : 25 Celsius
[11/14 18:48:00     40s]     RC-Corner Cap Table   : ''
[11/14 18:48:00     40s]     RC-Corner PreRoute Res Factor         : 1
[11/14 18:48:00     40s]     RC-Corner PreRoute Cap Factor         : 1
[11/14 18:48:00     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/14 18:48:00     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/14 18:48:00     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/14 18:48:00     40s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/14 18:48:00     40s] Technology file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/14 18:48:00     40s] 
[11/14 18:48:00     40s] Trim Metal Layers:
[11/14 18:48:00     40s] LayerId::1 widthSet size::1
[11/14 18:48:00     40s] LayerId::2 widthSet size::1
[11/14 18:48:00     40s] LayerId::3 widthSet size::1
[11/14 18:48:00     40s] LayerId::4 widthSet size::1
[11/14 18:48:00     40s] LayerId::5 widthSet size::1
[11/14 18:48:00     40s] LayerId::6 widthSet size::1
[11/14 18:48:00     40s] LayerId::7 widthSet size::1
[11/14 18:48:00     40s] LayerId::8 widthSet size::1
[11/14 18:48:00     40s] LayerId::9 widthSet size::1
[11/14 18:48:00     40s] LayerId::10 widthSet size::1
[11/14 18:48:00     40s] LayerId::11 widthSet size::1
[11/14 18:48:00     40s] Checksum of RCGrid density data read::(132 132) passed::1
[11/14 18:48:00     40s] Restore PreRoute RC Grid data successful.
[11/14 18:48:00     40s] Restored RC grid for preRoute extraction.
[11/14 18:48:00     40s] eee: pegSigSF::1.070000
[11/14 18:48:00     40s] Initializing multi-corner resistance tables ...
[11/14 18:48:00     40s] ReadRoutingBlockageFactor status::1
[11/14 18:48:00     40s] Restore PreRoute Blockage data successful.
[11/14 18:48:00     40s] eee: Reading Grid unit RC.
[11/14 18:48:00     41s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_WC
[11/14 18:48:00     41s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in saved data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in saved data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RC corner RC_Extraction_WC not found in the saved preRoute extraction data.
[11/14 18:48:00     41s] eee: RCGridUnitRC data read is unsuccessful
[11/14 18:48:00     41s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_BC
[11/14 18:48:00     41s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in saved data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RCCorner in saved data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/14 18:48:00     41s] RC corner RC_Extraction_BC not found in the saved preRoute extraction data.
[11/14 18:48:00     41s] eee: RCGridUnitRC data read is unsuccessful
[11/14 18:48:00     41s] Number of RC corner to be extracted::4
[11/14 18:48:00     41s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:48:00     41s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/14 18:48:00     41s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/14 18:48:00     41s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/14 18:48:00     41s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[11/14 18:48:00     41s] #create default rule from bind_ndr_rule rule=0x7f8a4b05d870 0x7f8a30b72568
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:00     41s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/14 18:48:00     41s] #Skip building auto via since it is not turned on.
[11/14 18:48:00     41s] Extracting standard cell pins and blockage ...... 
[11/14 18:48:00     41s] Pin and blockage extraction finished
[11/14 18:48:00     41s] Via generation completed.
[11/14 18:48:00     41s] % Begin Load power constraints ... (date=11/14 18:48:00, mem=1027.4M)
[11/14 18:48:00     41s] % End Load power constraints ... (date=11/14 18:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.5M, current mem=1027.5M)
[11/14 18:48:00     41s] % Begin load AAE data ... (date=11/14 18:48:00, mem=1042.0M)
[11/14 18:48:00     41s] % End load AAE data ... (date=11/14 18:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.0M, current mem=1042.0M)
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Deleting Cell Server Begin ...
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Deleting Cell Server End ...
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/14 18:48:00     41s] Summary for sequential cells identification: 
[11/14 18:48:00     41s]   Identified SBFF number: 104
[11/14 18:48:00     41s]   Identified MBFF number: 16
[11/14 18:48:00     41s]   Identified SB Latch number: 0
[11/14 18:48:00     41s]   Identified MB Latch number: 0
[11/14 18:48:00     41s]   Not identified SBFF number: 16
[11/14 18:48:00     41s]   Not identified MBFF number: 0
[11/14 18:48:00     41s]   Not identified SB Latch number: 0
[11/14 18:48:00     41s]   Not identified MB Latch number: 0
[11/14 18:48:00     41s]   Number of sequential cells which are not FFs: 32
[11/14 18:48:00     41s] Total number of combinational cells: 327
[11/14 18:48:00     41s] Total number of sequential cells: 168
[11/14 18:48:00     41s] Total number of tristate cells: 10
[11/14 18:48:00     41s] Total number of level shifter cells: 0
[11/14 18:48:00     41s] Total number of power gating cells: 0
[11/14 18:48:00     41s] Total number of isolation cells: 0
[11/14 18:48:00     41s] Total number of power switch cells: 0
[11/14 18:48:00     41s] Total number of pulse generator cells: 0
[11/14 18:48:00     41s] Total number of always on buffers: 0
[11/14 18:48:00     41s] Total number of retention cells: 0
[11/14 18:48:00     41s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/14 18:48:00     41s] Total number of usable buffers: 16
[11/14 18:48:00     41s] List of unusable buffers:
[11/14 18:48:00     41s] Total number of unusable buffers: 0
[11/14 18:48:00     41s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/14 18:48:00     41s] Total number of usable inverters: 19
[11/14 18:48:00     41s] List of unusable inverters:
[11/14 18:48:00     41s] Total number of unusable inverters: 0
[11/14 18:48:00     41s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/14 18:48:00     41s] Total number of identified usable delay cells: 8
[11/14 18:48:00     41s] List of identified unusable delay cells:
[11/14 18:48:00     41s] Total number of identified unusable delay cells: 0
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Deleting Cell Server Begin ...
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] TimeStamp Deleting Cell Server End ...
[11/14 18:48:00     41s] #% End load design ... (date=11/14 18:48:00, total cpu=0:00:06.1, real=0:00:07.0, peak res=1072.6M, current mem=1042.2M)
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] *** Summary of all messages that are not suppressed in this session:
[11/14 18:48:00     41s] Severity  ID               Count  Summary                                  
[11/14 18:48:00     41s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/14 18:48:00     41s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/14 18:48:00     41s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/14 18:48:00     41s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/14 18:48:00     41s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/14 18:48:00     41s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/14 18:48:00     41s] WARNING   IMPSYC-2             7  Timing information is not defined for ce...
[11/14 18:48:00     41s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/14 18:48:00     41s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/14 18:48:00     41s] *** Message Summary: 102 warning(s), 0 error(s)
[11/14 18:48:00     41s] 
[11/14 18:48:00     41s] <CMD> setDrawView fplan
[11/14 18:48:00     41s] <CMD> encMessage warning 1
[11/14 18:48:00     41s] Un-suppress "**WARN ..." messages.
[11/14 18:48:00     41s] <CMD> encMessage debug 0
[11/14 18:48:58     49s] <CMD> setPlaceMode -fp false
[11/14 18:48:58     49s] <CMD> place_design
[11/14 18:48:58     49s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 18, number of sequential = 3519, percentage of missing scan cell = 0.00% (0 / 3519)
[11/14 18:48:58     49s] #Start colorize_geometry on Tue Nov 14 18:48:58 2023
[11/14 18:48:58     49s] #
[11/14 18:48:58     49s] ### Time Record (colorize_geometry) is installed.
[11/14 18:48:58     49s] ### Time Record (Pre Callback) is installed.
[11/14 18:48:58     49s] ### Time Record (Pre Callback) is uninstalled.
[11/14 18:48:58     49s] ### Time Record (DB Import) is installed.
[11/14 18:48:58     49s] #create default rule from bind_ndr_rule rule=0x7f8a4b05d870 0x7f8a31b5c568
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     49s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/14 18:48:58     50s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1593586980 pin_access=1 inst_pattern=1
[11/14 18:48:58     50s] ### Time Record (DB Import) is uninstalled.
[11/14 18:48:58     50s] ### Time Record (DB Export) is installed.
[11/14 18:48:58     50s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1593586980 pin_access=1 inst_pattern=1
[11/14 18:48:58     50s] ### Time Record (DB Export) is uninstalled.
[11/14 18:48:58     50s] ### Time Record (Post Callback) is installed.
[11/14 18:48:58     50s] ### Time Record (Post Callback) is uninstalled.
[11/14 18:48:58     50s] #
[11/14 18:48:58     50s] #colorize_geometry statistics:
[11/14 18:48:58     50s] #Cpu time = 00:00:00
[11/14 18:48:58     50s] #Elapsed time = 00:00:00
[11/14 18:48:58     50s] #Increased memory = 23.02 (MB)
[11/14 18:48:58     50s] #Total memory = 1098.57 (MB)
[11/14 18:48:58     50s] #Peak memory = 1099.46 (MB)
[11/14 18:48:58     50s] #Number of warnings = 16
[11/14 18:48:58     50s] #Total number of warnings = 32
[11/14 18:48:58     50s] #Number of fails = 0
[11/14 18:48:58     50s] #Total number of fails = 0
[11/14 18:48:58     50s] #Complete colorize_geometry on Tue Nov 14 18:48:58 2023
[11/14 18:48:58     50s] #
[11/14 18:48:58     50s] ### Time Record (colorize_geometry) is uninstalled.
[11/14 18:48:58     50s] ### 
[11/14 18:48:58     50s] ###   Scalability Statistics
[11/14 18:48:58     50s] ### 
[11/14 18:48:58     50s] ### ------------------------+----------------+----------------+----------------+
[11/14 18:48:58     50s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/14 18:48:58     50s] ### ------------------------+----------------+----------------+----------------+
[11/14 18:48:58     50s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/14 18:48:58     50s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/14 18:48:58     50s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/14 18:48:58     50s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/14 18:48:58     50s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/14 18:48:58     50s] ### ------------------------+----------------+----------------+----------------+
[11/14 18:48:58     50s] ### 
[11/14 18:48:58     50s] *** Starting placeDesign default flow ***
[11/14 18:48:58     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.4 mem=1369.1M
[11/14 18:48:58     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.4 mem=1369.1M
[11/14 18:48:58     50s] *** Start deleteBufferTree ***
[11/14 18:48:59     50s] Info: Detect buffers to remove automatically.
[11/14 18:48:59     50s] Analyzing netlist ...
[11/14 18:48:59     50s] Updating netlist
[11/14 18:48:59     50s] 
[11/14 18:48:59     50s] *summary: 118 instances (buffers/inverters) removed
[11/14 18:48:59     50s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/14 18:48:59     50s] **INFO: Enable pre-place timing setting for timing analysis
[11/14 18:48:59     50s] Set Using Default Delay Limit as 101.
[11/14 18:48:59     50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/14 18:48:59     50s] Set Default Net Delay as 0 ps.
[11/14 18:48:59     50s] Set Default Net Load as 0 pF. 
[11/14 18:48:59     50s] **INFO: Analyzing IO path groups for slack adjustment
[11/14 18:48:59     50s] Effort level <high> specified for reg2reg_tmp.18990 path_group
[11/14 18:48:59     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/14 18:48:59     51s] AAE DB initialization (MEM=1408.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/14 18:48:59     51s] #################################################################################
[11/14 18:48:59     51s] # Design Stage: PreRoute
[11/14 18:48:59     51s] # Design Name: risc_v_Pad_Frame
[11/14 18:48:59     51s] # Design Mode: 90nm
[11/14 18:48:59     51s] # Analysis Mode: MMMC Non-OCV 
[11/14 18:48:59     51s] # Parasitics Mode: No SPEF/RCDB 
[11/14 18:48:59     51s] # Signoff Settings: SI Off 
[11/14 18:48:59     51s] #################################################################################
[11/14 18:48:59     51s] Calculate delays in Single mode...
[11/14 18:48:59     51s] Calculate delays in Single mode...
[11/14 18:48:59     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1408.3M, InitMEM = 1408.3M)
[11/14 18:48:59     51s] Start delay calculation (fullDC) (1 T). (MEM=1408.29)
[11/14 18:49:00     51s] siFlow : Timing analysis mode is single, using late cdB files
[11/14 18:49:00     51s] Start AAE Lib Loading. (MEM=1419.9)
[11/14 18:49:00     51s] End AAE Lib Loading. (MEM=1458.06 CPU=0:00:00.0 Real=0:00:00.0)
[11/14 18:49:00     51s] End AAE Lib Interpolated Model. (MEM=1458.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/14 18:49:00     52s] Total number of fetched objects 4032
[11/14 18:49:01     52s] Total number of fetched objects 4032
[11/14 18:49:01     52s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:01     52s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:01     52s] End delay calculation. (MEM=1568.99 CPU=0:00:01.1 REAL=0:00:01.0)
[11/14 18:49:01     52s] End delay calculation (fullDC). (MEM=1532.38 CPU=0:00:01.3 REAL=0:00:02.0)
[11/14 18:49:01     52s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1532.4M) ***
[11/14 18:49:01     53s] **INFO: Disable pre-place timing setting for timing analysis
[11/14 18:49:01     53s] Set Using Default Delay Limit as 1000.
[11/14 18:49:01     53s] Set Default Net Delay as 1000 ps.
[11/14 18:49:01     53s] Set Default Net Load as 0.5 pF. 
[11/14 18:49:01     53s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/14 18:49:01     53s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1522.8M, EPOCH TIME: 1699987741.489439
[11/14 18:49:01     53s] Deleted 0 physical inst  (cell - / prefix -).
[11/14 18:49:01     53s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1522.8M, EPOCH TIME: 1699987741.489848
[11/14 18:49:01     53s] INFO: #ExclusiveGroups=0
[11/14 18:49:01     53s] INFO: There are no Exclusive Groups.
[11/14 18:49:01     53s] *** Starting "NanoPlace(TM) placement v#8 (mem=1522.8M)" ...
[11/14 18:49:01     53s] Wait...
[11/14 18:49:02     54s] *** Build Buffered Sizing Timing Model
[11/14 18:49:02     54s] (cpu=0:00:01.4 mem=1530.8M) ***
[11/14 18:49:03     54s] *** Build Virtual Sizing Timing Model
[11/14 18:49:03     54s] (cpu=0:00:01.6 mem=1530.8M) ***
[11/14 18:49:03     54s] No user-set net weight.
[11/14 18:49:03     54s] Net fanout histogram:
[11/14 18:49:03     54s] 2		: 344 (64.5%) nets
[11/14 18:49:03     54s] 3		: 86 (16.1%) nets
[11/14 18:49:03     54s] 4     -	14	: 100 (18.8%) nets
[11/14 18:49:03     54s] 15    -	39	: 1 (0.2%) nets
[11/14 18:49:03     54s] 40    -	79	: 0 (0.0%) nets
[11/14 18:49:03     54s] 80    -	159	: 0 (0.0%) nets
[11/14 18:49:03     54s] 160   -	319	: 1 (0.2%) nets
[11/14 18:49:03     54s] 320   -	639	: 0 (0.0%) nets
[11/14 18:49:03     54s] 640   -	1279	: 0 (0.0%) nets
[11/14 18:49:03     54s] 1280  -	2559	: 0 (0.0%) nets
[11/14 18:49:03     54s] 2560  -	5119	: 1 (0.2%) nets
[11/14 18:49:03     54s] 5120+		: 0 (0.0%) nets
[11/14 18:49:03     54s] no activity file in design. spp won't run.
[11/14 18:49:03     54s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/14 18:49:03     54s] Scan chains were not defined.
[11/14 18:49:03     54s] z: 2, totalTracks: 1
[11/14 18:49:03     54s] z: 4, totalTracks: 1
[11/14 18:49:03     54s] z: 6, totalTracks: 1
[11/14 18:49:03     54s] z: 8, totalTracks: 1
[11/14 18:49:03     54s] #spOpts: hrOri=1 hrSnap=1 
[11/14 18:49:03     54s] All LLGs are deleted
[11/14 18:49:03     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1530.8M, EPOCH TIME: 1699987743.204174
[11/14 18:49:03     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1530.8M, EPOCH TIME: 1699987743.204765
[11/14 18:49:03     54s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/14 18:49:03     54s] #std cell=3751 (0 fixed + 3751 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
[11/14 18:49:03     54s] #ioInst=24 #net=533 #term=5229 #term/net=9.81, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
[11/14 18:49:03     54s] stdCell: 3751 single + 0 double + 0 multi
[11/14 18:49:03     54s] Total standard cell length = 13.1042 (mm), area = 0.0224 (mm^2)
[11/14 18:49:03     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1530.8M, EPOCH TIME: 1699987743.207037
[11/14 18:49:03     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1530.8M, EPOCH TIME: 1699987743.208664
[11/14 18:49:03     54s] Core basic site is CoreSite
[11/14 18:49:03     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1530.8M, EPOCH TIME: 1699987743.236978
[11/14 18:49:03     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1530.8M, EPOCH TIME: 1699987743.237535
[11/14 18:49:03     54s] Use non-trimmed site array because memory saving is not enough.
[11/14 18:49:03     54s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/14 18:49:03     54s] SiteArray: use 655,360 bytes
[11/14 18:49:03     54s] SiteArray: current memory after site array memory allocation 1531.4M
[11/14 18:49:03     54s] SiteArray: FP blocked sites are writable
[11/14 18:49:03     54s] Estimated cell power/ground rail width = 0.160 um
[11/14 18:49:03     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/14 18:49:03     54s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1531.4M, EPOCH TIME: 1699987743.241672
[11/14 18:49:03     54s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1531.4M, EPOCH TIME: 1699987743.243297
[11/14 18:49:03     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1531.4M, EPOCH TIME: 1699987743.245235
[11/14 18:49:03     54s] 
[11/14 18:49:03     54s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:03     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1531.4M, EPOCH TIME: 1699987743.247018
[11/14 18:49:03     54s] 
[11/14 18:49:03     54s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:03     54s] Average module density = 0.465.
[11/14 18:49:03     54s] Density for the design = 0.465.
[11/14 18:49:03     54s]        = stdcell_area 65521 sites (22408 um^2) / alloc_area 140800 sites (48154 um^2).
[11/14 18:49:03     54s] Pin Density = 0.03714.
[11/14 18:49:03     54s]             = total # of pins 5229 / total area 140800.
[11/14 18:49:03     54s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1531.4M, EPOCH TIME: 1699987743.249850
[11/14 18:49:03     54s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1531.4M, EPOCH TIME: 1699987743.251181
[11/14 18:49:03     54s] OPERPROF: Starting pre-place ADS at level 1, MEM:1531.4M, EPOCH TIME: 1699987743.251598
[11/14 18:49:03     54s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1531.4M, EPOCH TIME: 1699987743.254938
[11/14 18:49:03     54s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1531.4M, EPOCH TIME: 1699987743.255049
[11/14 18:49:03     54s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1531.4M, EPOCH TIME: 1699987743.255211
[11/14 18:49:03     54s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1531.4M, EPOCH TIME: 1699987743.255318
[11/14 18:49:03     54s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1531.4M, EPOCH TIME: 1699987743.255415
[11/14 18:49:03     54s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1531.4M, EPOCH TIME: 1699987743.255792
[11/14 18:49:03     54s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1531.4M, EPOCH TIME: 1699987743.255892
[11/14 18:49:03     54s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1531.4M, EPOCH TIME: 1699987743.256049
[11/14 18:49:03     54s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1531.4M, EPOCH TIME: 1699987743.256140
[11/14 18:49:03     54s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1531.4M, EPOCH TIME: 1699987743.256332
[11/14 18:49:03     54s] ADSU 0.465 -> 0.465. site 140800.000 -> 140800.000. GS 13.680
[11/14 18:49:03     54s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.008, MEM:1531.4M, EPOCH TIME: 1699987743.259316
[11/14 18:49:03     54s] OPERPROF: Starting spMPad at level 1, MEM:1502.4M, EPOCH TIME: 1699987743.260810
[11/14 18:49:03     54s] OPERPROF:   Starting spContextMPad at level 2, MEM:1502.4M, EPOCH TIME: 1699987743.261236
[11/14 18:49:03     54s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1502.4M, EPOCH TIME: 1699987743.261382
[11/14 18:49:03     54s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1502.4M, EPOCH TIME: 1699987743.261489
[11/14 18:49:03     54s] Initial padding reaches pin density 0.386 for top
[11/14 18:49:03     54s] InitPadU 0.465 -> 0.466 for top
[11/14 18:49:03     54s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1502.4M, EPOCH TIME: 1699987743.270453
[11/14 18:49:03     54s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1502.4M, EPOCH TIME: 1699987743.271782
[11/14 18:49:03     54s] === lastAutoLevel = 8 
[11/14 18:49:03     54s] OPERPROF: Starting spInitNetWt at level 1, MEM:1502.4M, EPOCH TIME: 1699987743.273641
[11/14 18:49:03     54s] no activity file in design. spp won't run.
[11/14 18:49:03     54s] [spp] 0
[11/14 18:49:03     54s] [adp] 0:1:1:3
[11/14 18:49:03     55s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.560, REAL:0.527, MEM:1539.4M, EPOCH TIME: 1699987743.800440
[11/14 18:49:03     55s] Clock gating cells determined by native netlist tracing.
[11/14 18:49:03     55s] no activity file in design. spp won't run.
[11/14 18:49:03     55s] no activity file in design. spp won't run.
[11/14 18:49:03     55s] Effort level <high> specified for reg2reg path_group
[11/14 18:49:04     55s] OPERPROF: Starting npMain at level 1, MEM:1542.4M, EPOCH TIME: 1699987744.106187
[11/14 18:49:05     55s] OPERPROF:   Starting npPlace at level 2, MEM:1553.4M, EPOCH TIME: 1699987745.116502
[11/14 18:49:05     55s] Iteration  1: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/14 18:49:05     55s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/14 18:49:05     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.4M
[11/14 18:49:05     55s] Iteration  2: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/14 18:49:05     55s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/14 18:49:05     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.4M
[11/14 18:49:05     55s] exp_mt_sequential is set from setPlaceMode option to 1
[11/14 18:49:05     55s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/14 18:49:05     55s] place_exp_mt_interval set to default 32
[11/14 18:49:05     55s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/14 18:49:05     56s] Iteration  3: Total net bbox = 1.070e+03 (7.75e+02 2.95e+02)
[11/14 18:49:05     56s]               Est.  stn bbox = 2.385e+03 (1.60e+03 7.85e+02)
[11/14 18:49:05     56s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1593.3M
[11/14 18:49:05     56s] Total number of setup views is 2.
[11/14 18:49:05     56s] Total number of active setup views is 1.
[11/14 18:49:05     56s] Active setup views:
[11/14 18:49:05     56s]     AnalysisView_BC
[11/14 18:49:05     56s] Iteration  4: Total net bbox = 1.250e+03 (7.77e+02 4.73e+02)
[11/14 18:49:05     56s]               Est.  stn bbox = 2.790e+03 (1.62e+03 1.17e+03)
[11/14 18:49:05     56s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1624.7M
[11/14 18:49:05     56s] Total number of setup views is 1.
[11/14 18:49:05     56s] Total number of active setup views is 1.
[11/14 18:49:05     56s] Active setup views:
[11/14 18:49:05     56s]     AnalysisView_BC
[11/14 18:49:06     57s] Iteration  5: Total net bbox = 1.648e+03 (1.08e+03 5.64e+02)
[11/14 18:49:06     57s]               Est.  stn bbox = 3.328e+03 (2.08e+03 1.25e+03)
[11/14 18:49:06     57s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1624.7M
[11/14 18:49:06     57s] OPERPROF:   Finished npPlace at level 2, CPU:1.510, REAL:1.445, MEM:1624.7M, EPOCH TIME: 1699987746.561485
[11/14 18:49:06     57s] OPERPROF: Finished npMain at level 1, CPU:1.520, REAL:2.460, MEM:1624.7M, EPOCH TIME: 1699987746.565975
[11/14 18:49:06     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1624.7M, EPOCH TIME: 1699987746.569522
[11/14 18:49:06     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/14 18:49:06     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:1624.7M, EPOCH TIME: 1699987746.570250
[11/14 18:49:06     57s] OPERPROF: Starting npMain at level 1, MEM:1624.7M, EPOCH TIME: 1699987746.570822
[11/14 18:49:06     57s] OPERPROF:   Starting npPlace at level 2, MEM:1624.7M, EPOCH TIME: 1699987746.594132
[11/14 18:49:06     57s] Total number of setup views is 1.
[11/14 18:49:06     57s] Total number of active setup views is 1.
[11/14 18:49:06     57s] Active setup views:
[11/14 18:49:06     57s]     AnalysisView_BC
[11/14 18:49:07     58s] Iteration  6: Total net bbox = 2.231e+03 (1.24e+03 9.92e+02)
[11/14 18:49:07     58s]               Est.  stn bbox = 4.038e+03 (2.30e+03 1.74e+03)
[11/14 18:49:07     58s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1627.2M
[11/14 18:49:07     58s] OPERPROF:   Finished npPlace at level 2, CPU:1.280, REAL:1.240, MEM:1627.2M, EPOCH TIME: 1699987747.833861
[11/14 18:49:07     58s] OPERPROF: Finished npMain at level 1, CPU:1.300, REAL:1.272, MEM:1627.2M, EPOCH TIME: 1699987747.842682
[11/14 18:49:07     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1627.2M, EPOCH TIME: 1699987747.843358
[11/14 18:49:07     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/14 18:49:07     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1627.2M, EPOCH TIME: 1699987747.843810
[11/14 18:49:07     58s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1627.2M, EPOCH TIME: 1699987747.843966
[11/14 18:49:07     58s] Starting Early Global Route rough congestion estimation: mem = 1627.2M
[11/14 18:49:07     58s] (I)      ==================== Layers =====================
[11/14 18:49:07     58s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:07     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/14 18:49:07     58s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:07     58s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/14 18:49:07     58s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/14 18:49:07     58s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:07     58s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/14 18:49:07     58s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/14 18:49:07     58s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/14 18:49:07     58s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/14 18:49:07     58s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/14 18:49:07     58s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/14 18:49:07     58s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/14 18:49:07     58s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/14 18:49:07     58s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/14 18:49:07     58s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/14 18:49:07     58s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/14 18:49:07     58s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/14 18:49:07     58s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/14 18:49:07     58s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/14 18:49:07     58s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:07     58s] (I)      Started Import and model ( Curr Mem: 1627.22 MB )
[11/14 18:49:07     58s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:07     58s] (I)      == Non-default Options ==
[11/14 18:49:07     58s] (I)      Print mode                                         : 2
[11/14 18:49:07     58s] (I)      Stop if highly congested                           : false
[11/14 18:49:07     58s] (I)      Maximum routing layer                              : 11
[11/14 18:49:07     58s] (I)      Assign partition pins                              : false
[11/14 18:49:07     58s] (I)      Support large GCell                                : true
[11/14 18:49:07     58s] (I)      Number of threads                                  : 1
[11/14 18:49:07     58s] (I)      Number of rows per GCell                           : 9
[11/14 18:49:07     58s] (I)      Max num rows per GCell                             : 32
[11/14 18:49:07     58s] (I)      Method to set GCell size                           : row
[11/14 18:49:07     58s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/14 18:49:07     58s] (I)      Use row-based GCell size
[11/14 18:49:07     58s] (I)      Use row-based GCell align
[11/14 18:49:07     58s] (I)      layer 0 area = 80000
[11/14 18:49:07     58s] (I)      layer 1 area = 80000
[11/14 18:49:07     58s] (I)      layer 2 area = 80000
[11/14 18:49:07     58s] (I)      layer 3 area = 80000
[11/14 18:49:07     58s] (I)      layer 4 area = 80000
[11/14 18:49:07     58s] (I)      layer 5 area = 80000
[11/14 18:49:07     58s] (I)      layer 6 area = 80000
[11/14 18:49:07     58s] (I)      layer 7 area = 80000
[11/14 18:49:07     58s] (I)      layer 8 area = 80000
[11/14 18:49:07     58s] (I)      layer 9 area = 400000
[11/14 18:49:07     58s] (I)      layer 10 area = 400000
[11/14 18:49:07     58s] (I)      GCell unit size   : 3420
[11/14 18:49:07     58s] (I)      GCell multiplier  : 9
[11/14 18:49:07     58s] (I)      GCell row height  : 3420
[11/14 18:49:07     58s] (I)      Actual row height : 3420
[11/14 18:49:07     58s] (I)      GCell align ref   : 580000 579880
[11/14 18:49:07     58s] [NR-eGR] Track table information for default rule: 
[11/14 18:49:07     58s] [NR-eGR] Metal1 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal2 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal3 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal4 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal5 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal6 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal7 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal8 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal9 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal10 has single uniform track structure
[11/14 18:49:07     58s] [NR-eGR] Metal11 has single uniform track structure
[11/14 18:49:07     58s] (I)      ==================== Default via =====================
[11/14 18:49:07     58s] (I)      +----+------------------+----------------------------+
[11/14 18:49:07     58s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/14 18:49:07     58s] (I)      +----+------------------+----------------------------+
[11/14 18:49:07     58s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/14 18:49:07     58s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/14 18:49:07     58s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/14 18:49:07     58s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/14 18:49:07     58s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/14 18:49:07     58s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/14 18:49:07     58s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/14 18:49:07     58s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/14 18:49:07     58s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/14 18:49:07     58s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/14 18:49:07     58s] (I)      +----+------------------+----------------------------+
[11/14 18:49:07     58s] [NR-eGR] Read 1152 PG shapes
[11/14 18:49:07     58s] [NR-eGR] Read 0 clock shapes
[11/14 18:49:07     58s] [NR-eGR] Read 0 other shapes
[11/14 18:49:07     58s] [NR-eGR] #Routing Blockages  : 0
[11/14 18:49:07     58s] [NR-eGR] #Instance Blockages : 712
[11/14 18:49:07     58s] [NR-eGR] #PG Blockages       : 1152
[11/14 18:49:07     58s] [NR-eGR] #Halo Blockages     : 0
[11/14 18:49:07     58s] [NR-eGR] #Boundary Blockages : 0
[11/14 18:49:07     58s] [NR-eGR] #Clock Blockages    : 0
[11/14 18:49:07     58s] [NR-eGR] #Other Blockages    : 0
[11/14 18:49:07     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/14 18:49:07     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/14 18:49:07     58s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/14 18:49:07     58s] (I)      early_global_route_priority property id does not exist.
[11/14 18:49:07     58s] (I)      Read Num Blocks=1864  Num Prerouted Wires=0  Num CS=0
[11/14 18:49:07     58s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:07     58s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/14 18:49:07     58s] (I)      Number of ignored nets                =      0
[11/14 18:49:07     58s] (I)      Number of connected nets              =      0
[11/14 18:49:07     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/14 18:49:07     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/14 18:49:07     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/14 18:49:07     58s] (I)      Ndr track 0 does not exist
[11/14 18:49:07     58s] (I)      ---------------------Grid Graph Info--------------------
[11/14 18:49:07     58s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/14 18:49:07     58s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/14 18:49:07     58s] (I)      Site width          :   400  (dbu)
[11/14 18:49:07     58s] (I)      Row height          :  3420  (dbu)
[11/14 18:49:07     58s] (I)      GCell row height    :  3420  (dbu)
[11/14 18:49:07     58s] (I)      GCell width         : 30780  (dbu)
[11/14 18:49:07     58s] (I)      GCell height        : 30780  (dbu)
[11/14 18:49:07     58s] (I)      Grid                :    52    52    11
[11/14 18:49:07     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/14 18:49:07     58s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[11/14 18:49:07     58s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[11/14 18:49:07     58s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/14 18:49:07     58s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/14 18:49:07     58s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/14 18:49:07     58s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/14 18:49:07     58s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/14 18:49:07     58s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[11/14 18:49:07     58s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/14 18:49:07     58s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/14 18:49:07     58s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/14 18:49:07     58s] (I)      --------------------------------------------------------
[11/14 18:49:07     58s] 
[11/14 18:49:07     58s] [NR-eGR] ============ Routing rule table ============
[11/14 18:49:07     58s] [NR-eGR] Rule id: 0  Nets: 529
[11/14 18:49:07     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/14 18:49:07     58s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/14 18:49:07     58s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/14 18:49:07     58s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/14 18:49:07     58s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/14 18:49:07     58s] [NR-eGR] ========================================
[11/14 18:49:07     58s] [NR-eGR] 
[11/14 18:49:07     58s] (I)      =============== Blocked Tracks ===============
[11/14 18:49:07     58s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:07     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/14 18:49:07     58s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:07     58s] (I)      |     1 |       0 |        0 |         0.00% |
[11/14 18:49:07     58s] (I)      |     2 |  208000 |   180517 |        86.79% |
[11/14 18:49:07     58s] (I)      |     3 |  218972 |   185152 |        84.56% |
[11/14 18:49:07     58s] (I)      |     4 |  208000 |   175940 |        84.59% |
[11/14 18:49:07     58s] (I)      |     5 |  218972 |   185142 |        84.55% |
[11/14 18:49:07     58s] (I)      |     6 |  208000 |   175940 |        84.59% |
[11/14 18:49:07     58s] (I)      |     7 |  218972 |   185142 |        84.55% |
[11/14 18:49:07     58s] (I)      |     8 |  208000 |   175940 |        84.59% |
[11/14 18:49:07     58s] (I)      |     9 |  218972 |   185142 |        84.55% |
[11/14 18:49:07     58s] (I)      |    10 |   83148 |    70390 |        84.66% |
[11/14 18:49:07     58s] (I)      |    11 |   87568 |    74148 |        84.67% |
[11/14 18:49:07     58s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:07     58s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1627.22 MB )
[11/14 18:49:07     58s] (I)      Reset routing kernel
[11/14 18:49:07     58s] (I)      numLocalWires=8743  numGlobalNetBranches=3830  numLocalNetBranches=597
[11/14 18:49:07     58s] (I)      totalPins=5221  totalGlobalPin=406 (7.78%)
[11/14 18:49:07     58s] (I)      total 2D Cap : 344853 = (179477 H, 165376 V)
[11/14 18:49:07     58s] (I)      
[11/14 18:49:07     58s] (I)      ============  Phase 1a Route ============
[11/14 18:49:07     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/14 18:49:07     58s] (I)      Usage: 292 = (178 H, 114 V) = (0.10% H, 0.07% V) = (2.739e+03um H, 1.754e+03um V)
[11/14 18:49:07     58s] (I)      
[11/14 18:49:07     58s] (I)      ============  Phase 1b Route ============
[11/14 18:49:07     58s] (I)      Usage: 292 = (178 H, 114 V) = (0.10% H, 0.07% V) = (2.739e+03um H, 1.754e+03um V)
[11/14 18:49:07     58s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/14 18:49:07     58s] 
[11/14 18:49:07     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/14 18:49:07     58s] Finished Early Global Route rough congestion estimation: mem = 1627.2M
[11/14 18:49:07     58s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.052, MEM:1627.2M, EPOCH TIME: 1699987747.896325
[11/14 18:49:07     58s] earlyGlobalRoute rough estimation gcell size 9 row height
[11/14 18:49:07     58s] OPERPROF: Starting CDPad at level 1, MEM:1627.2M, EPOCH TIME: 1699987747.896573
[11/14 18:49:07     58s] CDPadU 0.466 -> 0.483. R=0.465, N=3751, GS=15.390
[11/14 18:49:07     58s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:1627.2M, EPOCH TIME: 1699987747.917799
[11/14 18:49:07     58s] OPERPROF: Starting npMain at level 1, MEM:1627.2M, EPOCH TIME: 1699987747.918694
[11/14 18:49:07     58s] OPERPROF:   Starting npPlace at level 2, MEM:1627.2M, EPOCH TIME: 1699987747.941790
[11/14 18:49:07     58s] Total number of setup views is 1.
[11/14 18:49:07     58s] Total number of active setup views is 1.
[11/14 18:49:07     58s] Active setup views:
[11/14 18:49:07     58s]     AnalysisView_BC
[11/14 18:49:07     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.020, MEM:1632.7M, EPOCH TIME: 1699987747.961927
[11/14 18:49:07     58s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.052, MEM:1632.7M, EPOCH TIME: 1699987747.970317
[11/14 18:49:07     58s] Global placement CDP skipped at cutLevel 7.
[11/14 18:49:07     58s] Iteration  7: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/14 18:49:07     58s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/14 18:49:07     58s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1632.7M
[11/14 18:49:08     59s] 
[11/14 18:49:08     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/14 18:49:08     59s] TLC MultiMap info (StdDelay):
[11/14 18:49:08     59s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/14 18:49:08     59s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/14 18:49:08     59s]  Setting StdDelay to: 9.9ps
[11/14 18:49:08     59s] 
[11/14 18:49:08     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/14 18:49:08     59s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/14 18:49:08     59s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/14 18:49:08     59s] Iteration  8: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/14 18:49:08     59s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/14 18:49:08     59s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1632.7M
[11/14 18:49:08     59s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1632.7M, EPOCH TIME: 1699987748.481593
[11/14 18:49:08     59s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/14 18:49:08     59s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1632.7M, EPOCH TIME: 1699987748.482403
[11/14 18:49:08     59s] Legalizing MH Cells... 0 / 0 (level 8)
[11/14 18:49:08     59s] No instances found in the vector
[11/14 18:49:08     59s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1632.7M, DRC: 0)
[11/14 18:49:08     59s] 0 (out of 0) MH cells were successfully legalized.
[11/14 18:49:08     59s] OPERPROF: Starting npMain at level 1, MEM:1632.7M, EPOCH TIME: 1699987748.482976
[11/14 18:49:08     59s] OPERPROF:   Starting npPlace at level 2, MEM:1632.7M, EPOCH TIME: 1699987748.506768
[11/14 18:49:08     59s] Total number of setup views is 1.
[11/14 18:49:08     59s] Total number of active setup views is 1.
[11/14 18:49:08     59s] Active setup views:
[11/14 18:49:08     59s]     AnalysisView_BC
[11/14 18:49:10     61s] Total number of setup views is 1.
[11/14 18:49:10     61s] Total number of active setup views is 1.
[11/14 18:49:10     61s] Active setup views:
[11/14 18:49:10     61s]     AnalysisView_BC
[11/14 18:49:12     62s] Total number of setup views is 1.
[11/14 18:49:12     62s] Total number of active setup views is 1.
[11/14 18:49:12     62s] Active setup views:
[11/14 18:49:12     62s]     AnalysisView_BC
[11/14 18:49:13     64s] Iteration  9: Total net bbox = 4.237e+03 (2.14e+03 2.10e+03)
[11/14 18:49:13     64s]               Est.  stn bbox = 6.253e+03 (3.24e+03 3.01e+03)
[11/14 18:49:13     64s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1628.7M
[11/14 18:49:13     64s] GP RA stats: MHOnly 0 nrInst 3751 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/14 18:49:13     64s] Total number of setup views is 1.
[11/14 18:49:13     64s] Total number of active setup views is 1.
[11/14 18:49:13     64s] Active setup views:
[11/14 18:49:13     64s]     AnalysisView_BC
[11/14 18:49:13     64s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1629.7M, EPOCH TIME: 1699987753.888359
[11/14 18:49:13     64s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M, EPOCH TIME: 1699987753.888667
[11/14 18:49:13     64s] Iteration 10: Total net bbox = 3.054e+03 (1.53e+03 1.53e+03)
[11/14 18:49:13     64s]               Est.  stn bbox = 4.991e+03 (2.60e+03 2.39e+03)
[11/14 18:49:13     64s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1630.7M
[11/14 18:49:13     64s] OPERPROF:   Finished npPlace at level 2, CPU:5.470, REAL:5.383, MEM:1630.7M, EPOCH TIME: 1699987753.889604
[11/14 18:49:13     64s] OPERPROF: Finished npMain at level 1, CPU:5.500, REAL:5.415, MEM:1630.7M, EPOCH TIME: 1699987753.898471
[11/14 18:49:13     64s] Iteration 11: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/14 18:49:13     64s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/14 18:49:13     64s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1630.7M
[11/14 18:49:13     64s] Iteration 12: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/14 18:49:13     64s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/14 18:49:13     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1630.7M
[11/14 18:49:13     64s] [adp] clock
[11/14 18:49:13     64s] [adp] weight, nr nets, wire length
[11/14 18:49:13     64s] [adp]      0        1  0.000000
[11/14 18:49:13     64s] [adp] data
[11/14 18:49:13     64s] [adp] weight, nr nets, wire length
[11/14 18:49:13     64s] [adp]      0      532  4094.057500
[11/14 18:49:13     64s] [adp] 0.000000|0.000000|0.000000
[11/14 18:49:13     64s] Iteration 13: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/14 18:49:13     64s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/14 18:49:13     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1630.7M
[11/14 18:49:13     64s] *** cost = 4.094e+03 (2.52e+03 1.58e+03) (cpu for global=0:00:09.3) real=0:00:10.0***
[11/14 18:49:13     64s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/14 18:49:13     64s] Saved padding area to DB
[11/14 18:49:13     64s] All LLGs are deleted
[11/14 18:49:13     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1630.7M, EPOCH TIME: 1699987753.951839
[11/14 18:49:13     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1630.7M, EPOCH TIME: 1699987753.952383
[11/14 18:49:13     64s] Solver runtime cpu: 0:00:07.9 real: 0:00:07.7
[11/14 18:49:13     64s] Core Placement runtime cpu: 0:00:08.4 real: 0:00:08.0
[11/14 18:49:13     64s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/14 18:49:13     64s] Type 'man IMPSP-9025' for more detail.
[11/14 18:49:13     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1630.7M, EPOCH TIME: 1699987753.955253
[11/14 18:49:13     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1630.7M, EPOCH TIME: 1699987753.955505
[11/14 18:49:13     64s] z: 2, totalTracks: 1
[11/14 18:49:13     64s] z: 4, totalTracks: 1
[11/14 18:49:13     64s] z: 6, totalTracks: 1
[11/14 18:49:13     64s] z: 8, totalTracks: 1
[11/14 18:49:13     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/14 18:49:13     64s] All LLGs are deleted
[11/14 18:49:13     64s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1630.7M, EPOCH TIME: 1699987753.961170
[11/14 18:49:13     64s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M, EPOCH TIME: 1699987753.961618
[11/14 18:49:13     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1630.7M, EPOCH TIME: 1699987753.962603
[11/14 18:49:13     64s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1630.7M, EPOCH TIME: 1699987753.964288
[11/14 18:49:13     64s] Core basic site is CoreSite
[11/14 18:49:13     64s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1630.7M, EPOCH TIME: 1699987753.991747
[11/14 18:49:13     64s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1630.7M, EPOCH TIME: 1699987753.992685
[11/14 18:49:13     64s] Fast DP-INIT is on for default
[11/14 18:49:13     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/14 18:49:13     64s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.032, MEM:1630.7M, EPOCH TIME: 1699987753.996716
[11/14 18:49:13     64s] 
[11/14 18:49:13     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:13     64s] OPERPROF:       Starting CMU at level 4, MEM:1630.7M, EPOCH TIME: 1699987753.997886
[11/14 18:49:13     64s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1630.7M, EPOCH TIME: 1699987753.998991
[11/14 18:49:13     64s] 
[11/14 18:49:13     64s] Bad Lib Cell Checking (CMU) is done! (0)
[11/14 18:49:13     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1630.7M, EPOCH TIME: 1699987753.999704
[11/14 18:49:13     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1630.7M, EPOCH TIME: 1699987753.999811
[11/14 18:49:13     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M, EPOCH TIME: 1699987753.999920
[11/14 18:49:14     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1630.7MB).
[11/14 18:49:14     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.047, MEM:1630.7M, EPOCH TIME: 1699987754.002509
[11/14 18:49:14     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:1630.7M, EPOCH TIME: 1699987754.002623
[11/14 18:49:14     64s] TDRefine: refinePlace mode is spiral
[11/14 18:49:14     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18990.1
[11/14 18:49:14     64s] OPERPROF: Starting RefinePlace at level 1, MEM:1630.7M, EPOCH TIME: 1699987754.002812
[11/14 18:49:14     64s] *** Starting refinePlace (0:01:05 mem=1630.7M) ***
[11/14 18:49:14     64s] Total net bbox length = 4.094e+03 (2.519e+03 1.575e+03) (ext = 2.761e+02)
[11/14 18:49:14     64s] 
[11/14 18:49:14     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:14     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/14 18:49:14     64s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:14     64s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:14     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1630.7M, EPOCH TIME: 1699987754.010577
[11/14 18:49:14     64s] Starting refinePlace ...
[11/14 18:49:14     64s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:14     64s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:14     64s] ** Cut row section cpu time 0:00:00.0.
[11/14 18:49:14     64s]    Spread Effort: high, standalone mode, useDDP on.
[11/14 18:49:14     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1630.7MB) @(0:01:05 - 0:01:05).
[11/14 18:49:14     64s] Move report: preRPlace moves 3750 insts, mean move: 0.49 um, max move: 8.59 um 
[11/14 18:49:14     64s] 	Max move on inst (risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]): (408.88, 341.22) --> (405.40, 336.11)
[11/14 18:49:14     64s] 	Length: 33 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX8
[11/14 18:49:14     64s] wireLenOptFixPriorityInst 0 inst fixed
[11/14 18:49:14     64s] Placement tweakage begins.
[11/14 18:49:14     64s] wire length = 1.541e+04
[11/14 18:49:14     65s] wire length = 1.512e+04
[11/14 18:49:14     65s] Placement tweakage ends.
[11/14 18:49:14     65s] Move report: tweak moves 154 insts, mean move: 4.94 um, max move: 19.80 um 
[11/14 18:49:14     65s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (347.80, 358.34) --> (367.60, 358.34)
[11/14 18:49:14     65s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1630.7MB) @(0:01:05 - 0:01:05).
[11/14 18:49:14     65s] 
[11/14 18:49:14     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/14 18:49:14     65s] Move report: legalization moves 251 insts, mean move: 1.27 um, max move: 16.13 um spiral
[11/14 18:49:14     65s] 	Max move on inst (risc_v_top_i_g32816__39064): (390.80, 368.60) --> (379.80, 373.73)
[11/14 18:49:14     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/14 18:49:14     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/14 18:49:14     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1630.7MB) @(0:01:05 - 0:01:05).
[11/14 18:49:14     65s] Move report: Detail placement moves 3750 insts, mean move: 0.61 um, max move: 20.18 um 
[11/14 18:49:14     65s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (349.13, 356.64) --> (367.60, 358.34)
[11/14 18:49:14     65s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1630.7MB
[11/14 18:49:14     65s] Statistics of distance of Instance movement in refine placement:
[11/14 18:49:14     65s]   maximum (X+Y) =        20.18 um
[11/14 18:49:14     65s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]) with max move: (349.126, 356.635) -> (367.6, 358.34)
[11/14 18:49:14     65s]   mean    (X+Y) =         0.61 um
[11/14 18:49:14     65s] Total instances flipped for legalization: 1
[11/14 18:49:14     65s] Summary Report:
[11/14 18:49:14     65s] Instances move: 3750 (out of 3751 movable)
[11/14 18:49:14     65s] Instances flipped: 1
[11/14 18:49:14     65s] Mean displacement: 0.61 um
[11/14 18:49:14     65s] Max displacement: 20.18 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[66][22]) (349.126, 356.635) -> (367.6, 358.34)
[11/14 18:49:14     65s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[11/14 18:49:14     65s] Total instances moved : 3750
[11/14 18:49:14     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.426, MEM:1630.7M, EPOCH TIME: 1699987754.437054
[11/14 18:49:14     65s] Total net bbox length = 5.288e+03 (2.915e+03 2.373e+03) (ext = 2.704e+02)
[11/14 18:49:14     65s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1630.7MB
[11/14 18:49:14     65s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1630.7MB) @(0:01:05 - 0:01:05).
[11/14 18:49:14     65s] *** Finished refinePlace (0:01:05 mem=1630.7M) ***
[11/14 18:49:14     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18990.1
[11/14 18:49:14     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.436, MEM:1630.7M, EPOCH TIME: 1699987754.438710
[11/14 18:49:14     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1630.7M, EPOCH TIME: 1699987754.438821
[11/14 18:49:14     65s] All LLGs are deleted
[11/14 18:49:14     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1630.7M, EPOCH TIME: 1699987754.441349
[11/14 18:49:14     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1630.7M, EPOCH TIME: 1699987754.442872
[11/14 18:49:14     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.010, MEM:1613.7M, EPOCH TIME: 1699987754.448583
[11/14 18:49:14     65s] *** End of Placement (cpu=0:00:12.2, real=0:00:13.0, mem=1613.7M) ***
[11/14 18:49:14     65s] z: 2, totalTracks: 1
[11/14 18:49:14     65s] z: 4, totalTracks: 1
[11/14 18:49:14     65s] z: 6, totalTracks: 1
[11/14 18:49:14     65s] z: 8, totalTracks: 1
[11/14 18:49:14     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/14 18:49:14     65s] All LLGs are deleted
[11/14 18:49:14     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1613.7M, EPOCH TIME: 1699987754.454675
[11/14 18:49:14     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1613.7M, EPOCH TIME: 1699987754.455096
[11/14 18:49:14     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1613.7M, EPOCH TIME: 1699987754.456026
[11/14 18:49:14     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1613.7M, EPOCH TIME: 1699987754.457557
[11/14 18:49:14     65s] Core basic site is CoreSite
[11/14 18:49:14     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1613.7M, EPOCH TIME: 1699987754.485882
[11/14 18:49:14     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1613.7M, EPOCH TIME: 1699987754.486952
[11/14 18:49:14     65s] Fast DP-INIT is on for default
[11/14 18:49:14     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/14 18:49:14     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1613.7M, EPOCH TIME: 1699987754.491374
[11/14 18:49:14     65s] 
[11/14 18:49:14     65s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:14     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1613.7M, EPOCH TIME: 1699987754.493003
[11/14 18:49:14     65s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1613.7M, EPOCH TIME: 1699987754.494585
[11/14 18:49:14     65s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1613.7M, EPOCH TIME: 1699987754.495362
[11/14 18:49:14     65s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1613.7M, EPOCH TIME: 1699987754.497625
[11/14 18:49:14     65s] default core: bins with density > 0.750 = 24.26 % ( 41 / 169 )
[11/14 18:49:14     65s] Density distribution unevenness ratio = 35.301%
[11/14 18:49:14     65s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:1613.7M, EPOCH TIME: 1699987754.497810
[11/14 18:49:14     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1613.7M, EPOCH TIME: 1699987754.497908
[11/14 18:49:14     65s] All LLGs are deleted
[11/14 18:49:14     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1613.7M, EPOCH TIME: 1699987754.500468
[11/14 18:49:14     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1613.7M, EPOCH TIME: 1699987754.500867
[11/14 18:49:14     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1613.7M, EPOCH TIME: 1699987754.502662
[11/14 18:49:14     65s] *** Free Virtual Timing Model ...(mem=1613.7M)
[11/14 18:49:14     65s] **INFO: Enable pre-place timing setting for timing analysis
[11/14 18:49:14     65s] Set Using Default Delay Limit as 101.
[11/14 18:49:14     65s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/14 18:49:14     65s] Set Default Net Delay as 0 ps.
[11/14 18:49:14     65s] Set Default Net Load as 0 pF. 
[11/14 18:49:14     65s] **INFO: Analyzing IO path groups for slack adjustment
[11/14 18:49:14     65s] Effort level <high> specified for reg2reg_tmp.18990 path_group
[11/14 18:49:14     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/14 18:49:14     65s] #################################################################################
[11/14 18:49:14     65s] # Design Stage: PreRoute
[11/14 18:49:14     65s] # Design Name: risc_v_Pad_Frame
[11/14 18:49:14     65s] # Design Mode: 90nm
[11/14 18:49:14     65s] # Analysis Mode: MMMC Non-OCV 
[11/14 18:49:14     65s] # Parasitics Mode: No SPEF/RCDB 
[11/14 18:49:14     65s] # Signoff Settings: SI Off 
[11/14 18:49:14     65s] #################################################################################
[11/14 18:49:14     65s] Calculate delays in Single mode...
[11/14 18:49:14     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1602.1M, InitMEM = 1602.1M)
[11/14 18:49:14     65s] Start delay calculation (fullDC) (1 T). (MEM=1602.11)
[11/14 18:49:14     65s] End AAE Lib Interpolated Model. (MEM=1613.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/14 18:49:15     66s] Total number of fetched objects 4032
[11/14 18:49:15     66s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:15     66s] End delay calculation. (MEM=1630.15 CPU=0:00:00.5 REAL=0:00:01.0)
[11/14 18:49:15     66s] End delay calculation (fullDC). (MEM=1630.15 CPU=0:00:00.6 REAL=0:00:01.0)
[11/14 18:49:15     66s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1630.1M) ***
[11/14 18:49:15     66s] **INFO: Disable pre-place timing setting for timing analysis
[11/14 18:49:15     66s] Set Using Default Delay Limit as 1000.
[11/14 18:49:15     66s] Set Default Net Delay as 1000 ps.
[11/14 18:49:15     66s] Set Default Net Load as 0.5 pF. 
[11/14 18:49:15     66s] Info: Disable timing driven in postCTS congRepair.
[11/14 18:49:15     66s] 
[11/14 18:49:15     66s] Starting congRepair ...
[11/14 18:49:15     66s] User Input Parameters:
[11/14 18:49:15     66s] - Congestion Driven    : On
[11/14 18:49:15     66s] - Timing Driven        : Off
[11/14 18:49:15     66s] - Area-Violation Based : On
[11/14 18:49:15     66s] - Start Rollback Level : -5
[11/14 18:49:15     66s] - Legalized            : On
[11/14 18:49:15     66s] - Window Based         : Off
[11/14 18:49:15     66s] - eDen incr mode       : Off
[11/14 18:49:15     66s] - Small incr mode      : Off
[11/14 18:49:15     66s] 
[11/14 18:49:15     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1620.5M, EPOCH TIME: 1699987755.603765
[11/14 18:49:15     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:1620.5M, EPOCH TIME: 1699987755.615308
[11/14 18:49:15     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1620.5M, EPOCH TIME: 1699987755.615475
[11/14 18:49:15     66s] Starting Early Global Route congestion estimation: mem = 1620.5M
[11/14 18:49:15     66s] (I)      ==================== Layers =====================
[11/14 18:49:15     66s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:15     66s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/14 18:49:15     66s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:15     66s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/14 18:49:15     66s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/14 18:49:15     66s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:15     66s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/14 18:49:15     66s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/14 18:49:15     66s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/14 18:49:15     66s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/14 18:49:15     66s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/14 18:49:15     66s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/14 18:49:15     66s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/14 18:49:15     66s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/14 18:49:15     66s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/14 18:49:15     66s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/14 18:49:15     66s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/14 18:49:15     66s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/14 18:49:15     66s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/14 18:49:15     66s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/14 18:49:15     66s] (I)      +-----+----+---------+---------+--------+-------+
[11/14 18:49:15     66s] (I)      Started Import and model ( Curr Mem: 1620.54 MB )
[11/14 18:49:15     66s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/14 18:49:15     66s] (I)      == Non-default Options ==
[11/14 18:49:15     66s] (I)      Maximum routing layer                              : 11
[11/14 18:49:15     66s] (I)      Number of threads                                  : 1
[11/14 18:49:15     66s] (I)      Use non-blocking free Dbs wires                    : false
[11/14 18:49:15     66s] (I)      Method to set GCell size                           : row
[11/14 18:49:15     66s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/14 18:49:15     66s] (I)      Use row-based GCell size
[11/14 18:49:15     66s] (I)      Use row-based GCell align
[11/14 18:49:15     66s] (I)      layer 0 area = 80000
[11/14 18:49:15     66s] (I)      layer 1 area = 80000
[11/14 18:49:15     66s] (I)      layer 2 area = 80000
[11/14 18:49:15     66s] (I)      layer 3 area = 80000
[11/14 18:49:15     66s] (I)      layer 4 area = 80000
[11/14 18:49:15     66s] (I)      layer 5 area = 80000
[11/14 18:49:15     66s] (I)      layer 6 area = 80000
[11/14 18:49:15     66s] (I)      layer 7 area = 80000
[11/14 18:49:15     66s] (I)      layer 8 area = 80000
[11/14 18:49:15     66s] (I)      layer 9 area = 400000
[11/14 18:49:15     66s] (I)      layer 10 area = 400000
[11/14 18:49:15     66s] (I)      GCell unit size   : 3420
[11/14 18:49:15     66s] (I)      GCell multiplier  : 1
[11/14 18:49:15     66s] (I)      GCell row height  : 3420
[11/14 18:49:15     66s] (I)      Actual row height : 3420
[11/14 18:49:15     66s] (I)      GCell align ref   : 580000 579880
[11/14 18:49:15     66s] [NR-eGR] Track table information for default rule: 
[11/14 18:49:15     66s] [NR-eGR] Metal1 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal2 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal3 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal4 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal5 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal6 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal7 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal8 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal9 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal10 has single uniform track structure
[11/14 18:49:15     66s] [NR-eGR] Metal11 has single uniform track structure
[11/14 18:49:15     66s] (I)      ==================== Default via =====================
[11/14 18:49:15     66s] (I)      +----+------------------+----------------------------+
[11/14 18:49:15     66s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/14 18:49:15     66s] (I)      +----+------------------+----------------------------+
[11/14 18:49:15     66s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/14 18:49:15     66s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/14 18:49:15     66s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/14 18:49:15     66s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/14 18:49:15     66s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/14 18:49:15     66s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/14 18:49:15     66s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/14 18:49:15     66s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/14 18:49:15     66s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/14 18:49:15     66s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/14 18:49:15     66s] (I)      +----+------------------+----------------------------+
[11/14 18:49:15     66s] [NR-eGR] Read 1152 PG shapes
[11/14 18:49:15     66s] [NR-eGR] Read 0 clock shapes
[11/14 18:49:15     66s] [NR-eGR] Read 0 other shapes
[11/14 18:49:15     66s] [NR-eGR] #Routing Blockages  : 0
[11/14 18:49:15     66s] [NR-eGR] #Instance Blockages : 712
[11/14 18:49:15     66s] [NR-eGR] #PG Blockages       : 1152
[11/14 18:49:15     66s] [NR-eGR] #Halo Blockages     : 0
[11/14 18:49:15     66s] [NR-eGR] #Boundary Blockages : 0
[11/14 18:49:15     66s] [NR-eGR] #Clock Blockages    : 0
[11/14 18:49:15     66s] [NR-eGR] #Other Blockages    : 0
[11/14 18:49:15     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/14 18:49:15     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/14 18:49:15     66s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/14 18:49:15     66s] (I)      early_global_route_priority property id does not exist.
[11/14 18:49:15     66s] (I)      Read Num Blocks=1864  Num Prerouted Wires=0  Num CS=0
[11/14 18:49:15     66s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/14 18:49:15     66s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/14 18:49:15     66s] (I)      Number of ignored nets                =      0
[11/14 18:49:15     66s] (I)      Number of connected nets              =      0
[11/14 18:49:15     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/14 18:49:15     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/14 18:49:15     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/14 18:49:15     66s] (I)      Ndr track 0 does not exist
[11/14 18:49:15     66s] (I)      ---------------------Grid Graph Info--------------------
[11/14 18:49:15     66s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/14 18:49:15     66s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/14 18:49:15     66s] (I)      Site width          :   400  (dbu)
[11/14 18:49:15     66s] (I)      Row height          :  3420  (dbu)
[11/14 18:49:15     66s] (I)      GCell row height    :  3420  (dbu)
[11/14 18:49:15     66s] (I)      GCell width         :  3420  (dbu)
[11/14 18:49:15     66s] (I)      GCell height        :  3420  (dbu)
[11/14 18:49:15     66s] (I)      Grid                :   468   468    11
[11/14 18:49:15     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/14 18:49:15     66s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/14 18:49:15     66s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/14 18:49:15     66s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/14 18:49:15     66s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/14 18:49:15     66s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/14 18:49:15     66s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/14 18:49:15     66s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/14 18:49:15     66s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/14 18:49:15     66s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/14 18:49:15     66s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/14 18:49:15     66s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/14 18:49:15     66s] (I)      --------------------------------------------------------
[11/14 18:49:15     66s] 
[11/14 18:49:15     66s] [NR-eGR] ============ Routing rule table ============
[11/14 18:49:15     66s] [NR-eGR] Rule id: 0  Nets: 529
[11/14 18:49:15     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/14 18:49:15     66s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/14 18:49:15     66s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/14 18:49:15     66s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/14 18:49:15     66s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/14 18:49:15     66s] [NR-eGR] ========================================
[11/14 18:49:15     66s] [NR-eGR] 
[11/14 18:49:15     66s] (I)      =============== Blocked Tracks ===============
[11/14 18:49:15     66s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:15     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/14 18:49:15     66s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:15     66s] (I)      |     1 |       0 |        0 |         0.00% |
[11/14 18:49:15     66s] (I)      |     2 | 1872000 |  1572340 |        83.99% |
[11/14 18:49:15     66s] (I)      |     3 | 1970748 |  1607875 |        81.59% |
[11/14 18:49:15     66s] (I)      |     4 | 1872000 |  1531864 |        81.83% |
[11/14 18:49:15     66s] (I)      |     5 | 1970748 |  1607839 |        81.59% |
[11/14 18:49:15     66s] (I)      |     6 | 1872000 |  1531864 |        81.83% |
[11/14 18:49:15     66s] (I)      |     7 | 1970748 |  1607839 |        81.59% |
[11/14 18:49:15     66s] (I)      |     8 | 1872000 |  1531864 |        81.83% |
[11/14 18:49:15     66s] (I)      |     9 | 1970748 |  1607839 |        81.59% |
[11/14 18:49:15     66s] (I)      |    10 |  748332 |   612872 |        81.90% |
[11/14 18:49:15     66s] (I)      |    11 |  788112 |   645606 |        81.92% |
[11/14 18:49:15     66s] (I)      +-------+---------+----------+---------------+
[11/14 18:49:15     66s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1620.54 MB )
[11/14 18:49:15     66s] (I)      Reset routing kernel
[11/14 18:49:15     66s] (I)      Started Global Routing ( Curr Mem: 1620.54 MB )
[11/14 18:49:15     66s] (I)      totalPins=5221  totalGlobalPin=5191 (99.43%)
[11/14 18:49:15     66s] (I)      total 2D Cap : 3105411 = (1616774 H, 1488637 V)
[11/14 18:49:15     66s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1a Route ============
[11/14 18:49:15     66s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1b Route ============
[11/14 18:49:15     66s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/14 18:49:15     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/14 18:49:15     66s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/14 18:49:15     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1c Route ============
[11/14 18:49:15     66s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1d Route ============
[11/14 18:49:15     66s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1e Route ============
[11/14 18:49:15     66s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/14 18:49:15     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] (I)      ============  Phase 1l Route ============
[11/14 18:49:15     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/14 18:49:15     66s] (I)      Layer  2:     303438      5248         0     1545532      323122    (82.71%) 
[11/14 18:49:15     66s] (I)      Layer  3:     363693      4076         0     1588536      378468    (80.76%) 
[11/14 18:49:15     66s] (I)      Layer  4:     343803         2         0     1514504      354150    (81.05%) 
[11/14 18:49:15     66s] (I)      Layer  5:     363798         0         0     1588545      378459    (80.76%) 
[11/14 18:49:15     66s] (I)      Layer  6:     343803         0         0     1514504      354150    (81.05%) 
[11/14 18:49:15     66s] (I)      Layer  7:     363798         0         0     1588545      378459    (80.76%) 
[11/14 18:49:15     66s] (I)      Layer  8:     343803         0         0     1514504      354150    (81.05%) 
[11/14 18:49:15     66s] (I)      Layer  9:     363798         0         0     1588545      378459    (80.76%) 
[11/14 18:49:15     66s] (I)      Layer 10:     136784         0         0      605802      141660    (81.05%) 
[11/14 18:49:15     66s] (I)      Layer 11:     143800         0         0      639961      146840    (81.34%) 
[11/14 18:49:15     66s] (I)      Total:       3070518      9326         0    13688977     3187912    (81.11%) 
[11/14 18:49:15     66s] (I)      
[11/14 18:49:15     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/14 18:49:15     66s] [NR-eGR]                        OverCon            
[11/14 18:49:15     66s] [NR-eGR]                         #Gcell     %Gcell
[11/14 18:49:15     66s] [NR-eGR]        Layer             (1-0)    OverCon
[11/14 18:49:15     66s] [NR-eGR] ----------------------------------------------
[11/14 18:49:15     66s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR] ----------------------------------------------
[11/14 18:49:15     66s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/14 18:49:15     66s] [NR-eGR] 
[11/14 18:49:15     66s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1628.54 MB )
[11/14 18:49:15     66s] (I)      total 2D Cap : 3106229 = (1617170 H, 1489059 V)
[11/14 18:49:15     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/14 18:49:15     66s] Early Global Route congestion estimation runtime: 0.36 seconds, mem = 1628.5M
[11/14 18:49:15     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.355, MEM:1628.5M, EPOCH TIME: 1699987755.970749
[11/14 18:49:15     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1628.5M, EPOCH TIME: 1699987755.970867
[11/14 18:49:15     66s] [hotspot] +------------+---------------+---------------+
[11/14 18:49:15     66s] [hotspot] |            |   max hotspot | total hotspot |
[11/14 18:49:15     66s] [hotspot] +------------+---------------+---------------+
[11/14 18:49:15     66s] [hotspot] | normalized |          0.00 |          0.00 |
[11/14 18:49:15     66s] [hotspot] +------------+---------------+---------------+
[11/14 18:49:15     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/14 18:49:15     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/14 18:49:15     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1628.5M, EPOCH TIME: 1699987755.979779
[11/14 18:49:15     66s] Skipped repairing congestion.
[11/14 18:49:15     66s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1628.5M, EPOCH TIME: 1699987755.979945
[11/14 18:49:15     66s] Starting Early Global Route wiring: mem = 1628.5M
[11/14 18:49:15     66s] (I)      ============= Track Assignment ============
[11/14 18:49:15     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 1628.54 MB )
[11/14 18:49:15     66s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/14 18:49:15     66s] (I)      Run Multi-thread track assignment
[11/14 18:49:16     66s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1628.54 MB )
[11/14 18:49:16     66s] (I)      Started Export ( Curr Mem: 1628.54 MB )
[11/14 18:49:16     66s] [NR-eGR]                  Length (um)   Vias 
[11/14 18:49:16     66s] [NR-eGR] ------------------------------------
[11/14 18:49:16     66s] [NR-eGR]  Metal1   (1H)             0   5218 
[11/14 18:49:16     66s] [NR-eGR]  Metal2   (2V)          8095   7876 
[11/14 18:49:16     66s] [NR-eGR]  Metal3   (3H)          7461     58 
[11/14 18:49:16     66s] [NR-eGR]  Metal4   (4V)            11      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal5   (5H)             0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal6   (6V)             0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal7   (7H)             0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal8   (8V)             0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal9   (9H)             0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal10  (10V)            0      0 
[11/14 18:49:16     66s] [NR-eGR]  Metal11  (11H)            0      0 
[11/14 18:49:16     66s] [NR-eGR] ------------------------------------
[11/14 18:49:16     66s] [NR-eGR]           Total        15566  13152 
[11/14 18:49:16     66s] [NR-eGR] --------------------------------------------------------------------------
[11/14 18:49:16     66s] [NR-eGR] Total half perimeter of net bounding box: 5289um
[11/14 18:49:16     66s] [NR-eGR] Total length: 15566um, number of vias: 13152
[11/14 18:49:16     66s] [NR-eGR] --------------------------------------------------------------------------
[11/14 18:49:16     66s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/14 18:49:16     66s] [NR-eGR] --------------------------------------------------------------------------
[11/14 18:49:16     66s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1628.54 MB )
[11/14 18:49:16     66s] Early Global Route wiring runtime: 0.18 seconds, mem = 1580.5M
[11/14 18:49:16     66s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.180, REAL:0.179, MEM:1580.5M, EPOCH TIME: 1699987756.159025
[11/14 18:49:16     66s] Tdgp not successfully inited but do clear! skip clearing
[11/14 18:49:16     66s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[11/14 18:49:16     66s] *** Finishing placeDesign default flow ***
[11/14 18:49:16     66s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1572.5M **
[11/14 18:49:16     66s] 
[11/14 18:49:16     66s] Optimization is working on the following views:
[11/14 18:49:16     66s]   Setup views: AnalysisView_WC AnalysisView_BC 
[11/14 18:49:16     66s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[11/14 18:49:16     66s] Tdgp not successfully inited but do clear! skip clearing
[11/14 18:49:16     67s] 
[11/14 18:49:16     67s] *** Summary of all messages that are not suppressed in this session:
[11/14 18:49:16     67s] Severity  ID               Count  Summary                                  
[11/14 18:49:16     67s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/14 18:49:16     67s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/14 18:49:16     67s] *** Message Summary: 3 warning(s), 0 error(s)
[11/14 18:49:16     67s] 
[11/14 18:49:26     68s] <CMD> checkPlace
[11/14 18:49:26     68s] OPERPROF: Starting checkPlace at level 1, MEM:1576.4M, EPOCH TIME: 1699987766.162927
[11/14 18:49:26     68s] z: 2, totalTracks: 1
[11/14 18:49:26     68s] z: 4, totalTracks: 1
[11/14 18:49:26     68s] z: 6, totalTracks: 1
[11/14 18:49:26     68s] z: 8, totalTracks: 1
[11/14 18:49:26     68s] #spOpts: hrOri=1 hrSnap=1 
[11/14 18:49:26     68s] All LLGs are deleted
[11/14 18:49:26     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1576.4M, EPOCH TIME: 1699987766.170604
[11/14 18:49:26     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1576.4M, EPOCH TIME: 1699987766.171054
[11/14 18:49:26     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.4M, EPOCH TIME: 1699987766.171328
[11/14 18:49:26     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1576.4M, EPOCH TIME: 1699987766.172933
[11/14 18:49:26     68s] Core basic site is CoreSite
[11/14 18:49:26     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1576.4M, EPOCH TIME: 1699987766.200346
[11/14 18:49:26     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1576.4M, EPOCH TIME: 1699987766.201293
[11/14 18:49:26     68s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/14 18:49:26     68s] SiteArray: use 655,360 bytes
[11/14 18:49:26     68s] SiteArray: current memory after site array memory allocation 1576.4M
[11/14 18:49:26     68s] SiteArray: FP blocked sites are writable
[11/14 18:49:26     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/14 18:49:26     68s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1576.4M, EPOCH TIME: 1699987766.205206
[11/14 18:49:26     68s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1576.4M, EPOCH TIME: 1699987766.206818
[11/14 18:49:26     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1576.4M, EPOCH TIME: 1699987766.208303
[11/14 18:49:26     68s] 
[11/14 18:49:26     68s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/14 18:49:26     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1576.4M, EPOCH TIME: 1699987766.209366
[11/14 18:49:26     68s] Begin checking placement ... (start mem=1576.4M, init mem=1576.4M)
[11/14 18:49:26     68s] Begin checking exclusive groups violation ...
[11/14 18:49:26     68s] There are 0 groups to check, max #box is 0, total #box is 0
[11/14 18:49:26     68s] Finished checking exclusive groups violations. Found 0 Vio.
[11/14 18:49:26     68s] 
[11/14 18:49:26     68s] Running CheckPlace using 1 thread in normal mode...
[11/14 18:49:26     68s] 
[11/14 18:49:26     68s] ...checkPlace normal is done!
[11/14 18:49:26     68s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1576.4M, EPOCH TIME: 1699987766.291112
[11/14 18:49:26     68s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1576.4M, EPOCH TIME: 1699987766.293374
[11/14 18:49:26     68s] *info: Placed = 3751          
[11/14 18:49:26     68s] *info: Unplaced = 0           
[11/14 18:49:26     68s] Placement Density:46.53%(22408/48154)
[11/14 18:49:26     68s] Placement Density (including fixed std cells):46.53%(22408/48154)
[11/14 18:49:26     68s] All LLGs are deleted
[11/14 18:49:26     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1576.4M, EPOCH TIME: 1699987766.296052
[11/14 18:49:26     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1576.4M, EPOCH TIME: 1699987766.297203
[11/14 18:49:26     68s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1576.4M)
[11/14 18:49:26     68s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.136, MEM:1576.4M, EPOCH TIME: 1699987766.299224
[11/14 18:49:26     68s] <CMD> checkPinAssignment -report_violating_pin
[11/14 18:49:26     68s] #% Begin checkPinAssignment (date=11/14 18:49:26, mem=1208.2M)
[11/14 18:49:26     68s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/14 18:49:26     68s] Checking pins of top cell risc_v_Pad_Frame ... completed
[11/14 18:49:26     68s] 
[11/14 18:49:26     68s] ==================================================================================================================================
[11/14 18:49:26     68s]                                                     checkPinAssignment Summary
[11/14 18:49:26     68s] ==================================================================================================================================
[11/14 18:49:26     68s] Partition          | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[11/14 18:49:26     68s] ==================================================================================================================================
[11/14 18:49:26     68s] risc_v_Pad_Frame   |     4 |      4 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        4 |
[11/14 18:49:26     68s] ==================================================================================================================================
[11/14 18:49:26     68s] TOTAL              |     4 |      4 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        4 |
[11/14 18:49:26     68s] ==================================================================================================================================
[11/14 18:49:26     68s] #% End checkPinAssignment (date=11/14 18:49:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.9M, current mem=1210.9M)
[11/14 18:49:26     68s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/14 18:49:26     68s] <CMD> timeDesign -preCTS -prefix preCTS_setup
[11/14 18:49:26     68s] AAE DB initialization (MEM=1574.4 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/14 18:49:26     68s] #optDebug: fT-S <1 1 0 0 0>
[11/14 18:49:26     68s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/14 18:49:26     68s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/14 18:49:26     68s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:08.8/0:03:22.0 (0.3), mem = 1574.4M
[11/14 18:49:26     68s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1574.4M, EPOCH TIME: 1699987766.603189
[11/14 18:49:26     68s] All LLGs are deleted
[11/14 18:49:26     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.4M, EPOCH TIME: 1699987766.603371
[11/14 18:49:26     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1574.4M, EPOCH TIME: 1699987766.603500
[11/14 18:49:26     68s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1574.4M, EPOCH TIME: 1699987766.603659
[11/14 18:49:26     68s] Start to check current routing status for nets...
[11/14 18:49:26     68s] All nets are already routed correctly.
[11/14 18:49:26     68s] End to check current routing status for nets (mem=1574.4M)
[11/14 18:49:26     68s] Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
[11/14 18:49:26     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/14 18:49:26     68s] Type 'man IMPEXT-3530' for more detail.
[11/14 18:49:26     68s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/14 18:49:26     68s] RC Extraction called in multi-corner(2) mode.
[11/14 18:49:26     68s] RCMode: PreRoute
[11/14 18:49:26     68s]       RC Corner Indexes            0       1   
[11/14 18:49:26     68s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/14 18:49:26     68s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/14 18:49:26     68s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/14 18:49:26     68s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/14 18:49:26     68s] Shrink Factor                : 1.00000
[11/14 18:49:26     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/14 18:49:26     68s] Using Quantus QRC technology file ...
[11/14 18:49:26     68s] 
[11/14 18:49:26     68s] Trim Metal Layers:
[11/14 18:49:26     68s] LayerId::1 widthSet size::1
[11/14 18:49:26     68s] LayerId::2 widthSet size::1
[11/14 18:49:26     68s] LayerId::3 widthSet size::1
[11/14 18:49:26     68s] LayerId::4 widthSet size::1
[11/14 18:49:26     68s] LayerId::5 widthSet size::1
[11/14 18:49:26     68s] LayerId::6 widthSet size::1
[11/14 18:49:26     68s] LayerId::7 widthSet size::1
[11/14 18:49:26     68s] LayerId::8 widthSet size::1
[11/14 18:49:26     68s] LayerId::9 widthSet size::1
[11/14 18:49:26     68s] LayerId::10 widthSet size::1
[11/14 18:49:26     68s] LayerId::11 widthSet size::1
[11/14 18:49:26     68s] Updating RC grid for preRoute extraction ...
[11/14 18:49:26     68s] eee: pegSigSF::1.070000
[11/14 18:49:26     68s] Initializing multi-corner resistance tables ...
[11/14 18:49:26     68s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/14 18:49:26     68s] eee: l::2 avDens::0.037121 usedTrk::742.952635 availTrk::20014.354337 sigTrk::742.952635
[11/14 18:49:26     68s] eee: l::3 avDens::0.037328 usedTrk::438.856139 availTrk::11756.688761 sigTrk::438.856139
[11/14 18:49:26     68s] eee: l::4 avDens::0.007471 usedTrk::16.621638 availTrk::2224.800385 sigTrk::16.621638
[11/14 18:49:26     68s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/14 18:49:26     68s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/14 18:49:26     68s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 1.000000 ; uaWlH: 0.000691 ; aWlH: 0.000000 ; Pmax: 0.804200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/14 18:49:26     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1582.406M)
[11/14 18:49:26     69s] Effort level <high> specified for reg2reg path_group
[11/14 18:49:26     69s] All LLGs are deleted
[11/14 18:49:26     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1595.0M, EPOCH TIME: 1699987766.923702
[11/14 18:49:26     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1595.0M, EPOCH TIME: 1699987766.924297
[11/14 18:49:26     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1595.0M, EPOCH TIME: 1699987766.925370
[11/14 18:49:26     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1595.0M, EPOCH TIME: 1699987766.927038
[11/14 18:49:26     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1595.0M, EPOCH TIME: 1699987766.955307
[11/14 18:49:26     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1595.0M, EPOCH TIME: 1699987766.956258
[11/14 18:49:26     69s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1595.0M, EPOCH TIME: 1699987766.959722
[11/14 18:49:26     69s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1595.0M, EPOCH TIME: 1699987766.961320
[11/14 18:49:26     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1595.0M, EPOCH TIME: 1699987766.962793
[11/14 18:49:26     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1595.0M, EPOCH TIME: 1699987766.964498
[11/14 18:49:26     69s] All LLGs are deleted
[11/14 18:49:26     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1595.0M, EPOCH TIME: 1699987766.968125
[11/14 18:49:26     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1595.0M, EPOCH TIME: 1699987766.968594
[11/14 18:49:26     69s] Starting delay calculation for Setup views
[11/14 18:49:26     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/14 18:49:26     69s] #################################################################################
[11/14 18:49:26     69s] # Design Stage: PreRoute
[11/14 18:49:26     69s] # Design Name: risc_v_Pad_Frame
[11/14 18:49:26     69s] # Design Mode: 90nm
[11/14 18:49:26     69s] # Analysis Mode: MMMC OCV 
[11/14 18:49:26     69s] # Parasitics Mode: No SPEF/RCDB 
[11/14 18:49:26     69s] # Signoff Settings: SI Off 
[11/14 18:49:26     69s] #################################################################################
[11/14 18:49:27     69s] Calculate early delays in OCV mode...
[11/14 18:49:27     69s] Calculate late delays in OCV mode...
[11/14 18:49:27     69s] Calculate early delays in OCV mode...
[11/14 18:49:27     69s] Calculate late delays in OCV mode...
[11/14 18:49:27     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1593.0M, InitMEM = 1593.0M)
[11/14 18:49:27     69s] Start delay calculation (fullDC) (1 T). (MEM=1592.96)
[11/14 18:49:27     69s] Start AAE Lib Loading. (MEM=1612.96)
[11/14 18:49:27     69s] End AAE Lib Loading. (MEM=1632.04 CPU=0:00:00.0 Real=0:00:00.0)
[11/14 18:49:27     69s] End AAE Lib Interpolated Model. (MEM=1632.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/14 18:49:27     70s] Total number of fetched objects 4032
[11/14 18:49:28     70s] Total number of fetched objects 4032
[11/14 18:49:28     70s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:28     70s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:28     70s] End delay calculation. (MEM=1693.8 CPU=0:00:01.2 REAL=0:00:01.0)
[11/14 18:49:28     70s] End delay calculation (fullDC). (MEM=1657.18 CPU=0:00:01.5 REAL=0:00:01.0)
[11/14 18:49:28     70s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1657.2M) ***
[11/14 18:49:28     70s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:11 mem=1657.2M)
[11/14 18:49:30     71s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    518 (1446)    |   -2.213   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/14 18:49:30     71s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/14 18:49:30     71s] Total CPU time: 2.39 sec
[11/14 18:49:30     71s] Total Real time: 4.0 sec
[11/14 18:49:30     71s] Total Memory Usage: 1629.597656 Mbytes
[11/14 18:49:30     71s] Info: pop threads available for lower-level modules during optimization.
[11/14 18:49:30     71s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.4/0:00:03.8 (0.6), totSession cpu/real = 0:01:11.2/0:03:25.8 (0.3), mem = 1629.6M
[11/14 18:49:30     71s] 
[11/14 18:49:30     71s] =============================================================================================
[11/14 18:49:30     71s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[11/14 18:49:30     71s] =============================================================================================
[11/14 18:49:30     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/14 18:49:30     71s] ---------------------------------------------------------------------------------------------
[11/14 18:49:30     71s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/14 18:49:30     71s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:03.4 /  0:00:01.9    0.6
[11/14 18:49:30     71s] [ DrvReport              ]      1   0:00:01.6  (  41.8 % )     0:00:01.6 /  0:00:00.2    0.1
[11/14 18:49:30     71s] [ ExtractRC              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[11/14 18:49:30     71s] [ TimingUpdate           ]      1   0:00:00.1  (   3.5 % )     0:00:01.7 /  0:00:01.7    1.0
[11/14 18:49:30     71s] [ FullDelayCalc          ]      1   0:00:01.6  (  41.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/14 18:49:30     71s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/14 18:49:30     71s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/14 18:49:30     71s] [ MISC                   ]          0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/14 18:49:30     71s] ---------------------------------------------------------------------------------------------
[11/14 18:49:30     71s]  timeDesign #1 TOTAL                0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:02.4    0.6
[11/14 18:49:30     71s] ---------------------------------------------------------------------------------------------
[11/14 18:49:30     71s] 
[11/14 18:49:30     71s] <CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[11/14 18:49:30     71s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:11.2/0:03:25.8 (0.3), mem = 1629.6M
[11/14 18:49:30     71s] 
[11/14 18:49:30     71s] TimeStamp Deleting Cell Server Begin ...
[11/14 18:49:30     71s] 
[11/14 18:49:30     71s] TimeStamp Deleting Cell Server End ...
[11/14 18:49:30     71s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1596.6M, EPOCH TIME: 1699987770.384671
[11/14 18:49:30     71s] All LLGs are deleted
[11/14 18:49:30     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1596.6M, EPOCH TIME: 1699987770.384810
[11/14 18:49:30     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1596.6M, EPOCH TIME: 1699987770.384921
[11/14 18:49:30     71s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1596.6M, EPOCH TIME: 1699987770.385054
[11/14 18:49:30     71s] Start to check current routing status for nets...
[11/14 18:49:30     71s] All nets are already routed correctly.
[11/14 18:49:30     71s] End to check current routing status for nets (mem=1596.6M)
[11/14 18:49:30     71s] Effort level <high> specified for reg2reg path_group
[11/14 18:49:30     71s] All LLGs are deleted
[11/14 18:49:30     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1606.6M, EPOCH TIME: 1699987770.586080
[11/14 18:49:30     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1606.6M, EPOCH TIME: 1699987770.586550
[11/14 18:49:30     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1606.6M, EPOCH TIME: 1699987770.587609
[11/14 18:49:30     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1606.6M, EPOCH TIME: 1699987770.589146
[11/14 18:49:30     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1606.6M, EPOCH TIME: 1699987770.615868
[11/14 18:49:30     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1606.6M, EPOCH TIME: 1699987770.616714
[11/14 18:49:30     71s] Fast DP-INIT is on for default
[11/14 18:49:30     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1606.6M, EPOCH TIME: 1699987770.620694
[11/14 18:49:30     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1606.6M, EPOCH TIME: 1699987770.622455
[11/14 18:49:30     71s] All LLGs are deleted
[11/14 18:49:30     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1606.6M, EPOCH TIME: 1699987770.625541
[11/14 18:49:30     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1606.6M, EPOCH TIME: 1699987770.625942
[11/14 18:49:30     71s] Starting delay calculation for Hold views
[11/14 18:49:30     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/14 18:49:30     71s] #################################################################################
[11/14 18:49:30     71s] # Design Stage: PreRoute
[11/14 18:49:30     71s] # Design Name: risc_v_Pad_Frame
[11/14 18:49:30     71s] # Design Mode: 90nm
[11/14 18:49:30     71s] # Analysis Mode: MMMC OCV 
[11/14 18:49:30     71s] # Parasitics Mode: No SPEF/RCDB 
[11/14 18:49:30     71s] # Signoff Settings: SI Off 
[11/14 18:49:30     71s] #################################################################################
[11/14 18:49:30     71s] Calculate late delays in OCV mode...
[11/14 18:49:30     71s] Calculate early delays in OCV mode...
[11/14 18:49:30     71s] Calculate late delays in OCV mode...
[11/14 18:49:30     71s] Calculate early delays in OCV mode...
[11/14 18:49:30     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1604.6M, InitMEM = 1604.6M)
[11/14 18:49:30     71s] Start delay calculation (fullDC) (1 T). (MEM=1604.62)
[11/14 18:49:30     71s] End AAE Lib Interpolated Model. (MEM=1624.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/14 18:49:31     72s] Total number of fetched objects 4032
[11/14 18:49:31     72s] Total number of fetched objects 4032
[11/14 18:49:31     72s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:31     72s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/14 18:49:31     72s] End delay calculation. (MEM=1661.59 CPU=0:00:01.1 REAL=0:00:01.0)
[11/14 18:49:31     72s] End delay calculation (fullDC). (MEM=1661.59 CPU=0:00:01.3 REAL=0:00:01.0)
[11/14 18:49:31     72s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1661.6M) ***
[11/14 18:49:32     72s] Turning on fast DC mode.
[11/14 18:49:32     72s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:13 mem=1661.6M)
[11/14 18:49:32     73s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/14 18:49:32     73s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/14 18:49:32     73s] Total CPU time: 1.92 sec
[11/14 18:49:32     73s] Total Real time: 2.0 sec
[11/14 18:49:32     73s] Total Memory Usage: 1586.574219 Mbytes
[11/14 18:49:32     73s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:13.1/0:03:27.7 (0.4), mem = 1586.6M
[11/14 18:49:32     73s] 
[11/14 18:49:32     73s] =============================================================================================
[11/14 18:49:32     73s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[11/14 18:49:32     73s] =============================================================================================
[11/14 18:49:32     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/14 18:49:32     73s] ---------------------------------------------------------------------------------------------
[11/14 18:49:32     73s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/14 18:49:32     73s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:01.6 /  0:00:01.6    1.0
[11/14 18:49:32     73s] [ TimingUpdate           ]      1   0:00:00.1  (   6.7 % )     0:00:01.5 /  0:00:01.5    1.0
[11/14 18:49:32     73s] [ FullDelayCalc          ]      1   0:00:01.4  (  72.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/14 18:49:32     73s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/14 18:49:32     73s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[11/14 18:49:32     73s] [ MISC                   ]          0:00:00.3  (  17.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/14 18:49:32     73s] ---------------------------------------------------------------------------------------------
[11/14 18:49:32     73s]  timeDesign #2 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[11/14 18:49:32     73s] ---------------------------------------------------------------------------------------------
[11/14 18:49:32     73s] 
[11/14 18:49:32     73s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[11/14 18:49:32     73s] <CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2     CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[11/14 18:49:32     73s] <CMD> set_ccopt_property target_max_trans 100ps
[11/14 18:49:32     73s] <CMD> create_ccopt_clock_tree_spec -file bwco_Pad_Frame_ccopt_CTS.spec
[11/14 18:49:32     73s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/14 18:49:32     73s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/14 18:49:32     73s] 
[11/14 18:49:32     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/14 18:49:32     73s] Summary for sequential cells identification: 
[11/14 18:49:32     73s]   Identified SBFF number: 104
[11/14 18:49:32     73s]   Identified MBFF number: 16
[11/14 18:49:32     73s]   Identified SB Latch number: 0
[11/14 18:49:32     73s]   Identified MB Latch number: 0
[11/14 18:49:32     73s]   Not identified SBFF number: 16
[11/14 18:49:32     73s]   Not identified MBFF number: 0
[11/14 18:49:32     73s]   Not identified SB Latch number: 0
[11/14 18:49:32     73s]   Not identified MB Latch number: 0
[11/14 18:49:32     73s]   Number of sequential cells which are not FFs: 32
[11/14 18:49:32     73s]  Visiting view : AnalysisView_WC
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/14 18:49:32     73s]  Visiting view : AnalysisView_BC
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/14 18:49:32     73s]  Visiting view : AnalysisView_WC
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/14 18:49:32     73s]  Visiting view : AnalysisView_BC
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/14 18:49:32     73s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/14 18:49:32     73s] TLC MultiMap info (StdDelay):
[11/14 18:49:32     73s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/14 18:49:32     73s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/14 18:49:32     73s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/14 18:49:32     73s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/14 18:49:32     73s]  Setting StdDelay to: 38ps
[11/14 18:49:32     73s] 
[11/14 18:49:32     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/14 18:49:32     73s] Reset timing graph...
[11/14 18:49:32     73s] Ignoring AAE DB Resetting ...
[11/14 18:49:32     73s] Reset timing graph done.
[11/14 18:49:32     73s] Ignoring AAE DB Resetting ...
[11/14 18:49:32     73s] Analyzing clock structure...
[11/14 18:49:32     73s] Analyzing clock structure done.
[11/14 18:49:32     73s] Reset timing graph...
[11/14 18:49:32     73s] Ignoring AAE DB Resetting ...
[11/14 18:49:32     73s] Reset timing graph done.
[11/14 18:49:32     73s] Wrote: bwco_Pad_Frame_ccopt_CTS.spec
[11/14 18:49:32     73s] <CMD> get_ccopt_clock_trees
[11/14 18:49:32     73s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/14 18:49:32     73s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/14 18:49:32     73s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/14 18:49:32     73s] <CMD> check_ccopt_clock_tree_convergence
[11/14 18:49:32     73s] Checking clock tree convergence...
[11/14 18:49:32     73s] Checking clock tree convergence done.
[11/14 18:49:52     76s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/14 18:50:03     77s] <CMD> ccopt_design
[11/14 18:50:03     77s] #% Begin ccopt_design (date=11/14 18:50:03, mem=1220.2M)
[11/14 18:50:03     77s] Turning off fast DC mode.
[11/14 18:50:03     77s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:17.8/0:03:59.3 (0.3), mem = 1588.6M
[11/14 18:50:03     77s] Runtime...
[11/14 18:50:03     77s] **INFO: User's settings:
[11/14 18:50:03     77s] setNanoRouteMode -extractThirdPartyCompatible  false
[11/14 18:50:03     77s] setExtractRCMode -engine                       preRoute
[11/14 18:50:03     77s] setDelayCalMode -enable_high_fanout            true
[11/14 18:50:03     77s] setDelayCalMode -engine                        aae
[11/14 18:50:03     77s] setDelayCalMode -ignoreNetLoad                 false
[11/14 18:50:03     77s] setDelayCalMode -socv_accuracy_mode            low
[11/14 18:50:03     77s] setOptMode -preserveAllSequential              true
[11/14 18:50:03     77s] setPlaceMode -place_design_floorplan_mode      false
[11/14 18:50:03     77s] 
[11/14 18:50:03     77s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/14 18:50:03     77s] (ccopt_design): create_ccopt_clock_tree_spec
[11/14 18:50:03     77s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/14 18:50:03     77s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/14 18:50:03     77s] Reset timing graph...
[11/14 18:50:03     77s] Ignoring AAE DB Resetting ...
[11/14 18:50:03     77s] Reset timing graph done.
[11/14 18:50:03     77s] Ignoring AAE DB Resetting ...
[11/14 18:50:04     78s] Analyzing clock structure...
[11/14 18:50:04     78s] Analyzing clock structure done.
[11/14 18:50:04     78s] Reset timing graph...
[11/14 18:50:04     78s] Ignoring AAE DB Resetting ...
[11/14 18:50:04     78s] Reset timing graph done.
[11/14 18:50:04     78s] Checking clock tree convergence...
[11/14 18:50:04     78s] Checking clock tree convergence done.
[11/14 18:50:04     78s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/14 18:50:04     78s] Set place::cacheFPlanSiteMark to 1
[11/14 18:50:04     78s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/14 18:50:04     78s] Using CCOpt effort standard.
[11/14 18:50:04     78s] CCOpt::Phase::Initialization...
[11/14 18:50:04     78s] Check Prerequisites...
[11/14 18:50:04     78s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/14 18:50:04     78s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/14 18:50:04     78s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[11/14 18:50:04     78s] Set place::cacheFPlanSiteMark to 0
[11/14 18:50:04     78s] All LLGs are deleted
[11/14 18:50:04     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1596.6M, EPOCH TIME: 1699987804.131505
[11/14 18:50:04     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1596.6M, EPOCH TIME: 1699987804.131691
[11/14 18:50:04     78s] 
[11/14 18:50:04     78s] *** Summary of all messages that are not suppressed in this session:
[11/14 18:50:04     78s] Severity  ID               Count  Summary                                  
[11/14 18:50:04     78s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/14 18:50:04     78s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[11/14 18:50:04     78s] *** Message Summary: 0 warning(s), 2 error(s)
[11/14 18:50:04     78s] 
[11/14 18:50:04     78s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:18.2/0:03:59.7 (0.3), mem = 1596.6M
[11/14 18:50:04     78s] 
[11/14 18:50:04     78s] =============================================================================================
[11/14 18:50:04     78s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[11/14 18:50:04     78s] =============================================================================================
[11/14 18:50:04     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/14 18:50:04     78s] ---------------------------------------------------------------------------------------------
[11/14 18:50:04     78s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/14 18:50:04     78s] ---------------------------------------------------------------------------------------------
[11/14 18:50:04     78s]  ccopt_design #1 TOTAL              0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/14 18:50:04     78s] ---------------------------------------------------------------------------------------------
[11/14 18:50:04     78s] 
[11/14 18:50:04     78s] #% End ccopt_design (date=11/14 18:50:04, total cpu=0:00:00.4, real=0:00:01.0, peak res=1220.8M, current mem=1220.8M)
[11/14 18:50:04     78s] 
[11/14 18:50:31     82s] <CMD> setOptMode -usefulSkewCCOpt standard
[11/14 18:50:33     82s] <CMD> ccopt_design
[11/14 18:50:33     82s] #% Begin ccopt_design (date=11/14 18:50:33, mem=1220.8M)
[11/14 18:50:33     82s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:01:22.4/0:04:29.0 (0.3), mem = 1584.6M
[11/14 18:50:33     82s] **INFO: User's settings:
[11/14 18:50:33     82s] setNanoRouteMode -extractThirdPartyCompatible  false
[11/14 18:50:33     82s] setExtractRCMode -engine                       preRoute
[11/14 18:50:33     82s] setDelayCalMode -enable_high_fanout            true
[11/14 18:50:33     82s] setDelayCalMode -engine                        aae
[11/14 18:50:33     82s] setDelayCalMode -ignoreNetLoad                 false
[11/14 18:50:33     82s] setDelayCalMode -socv_accuracy_mode            low
[11/14 18:50:33     82s] setOptMode -preserveAllSequential              true
[11/14 18:50:33     82s] setOptMode -usefulSkewCCOpt                    standard
[11/14 18:50:33     82s] setPlaceMode -place_design_floorplan_mode      false
[11/14 18:50:33     82s] 
[11/14 18:50:33     82s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/14 18:50:33     82s] (ccopt_design): create_ccopt_clock_tree_spec
[11/14 18:50:33     82s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/14 18:50:33     82s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/14 18:50:33     82s] Reset timing graph...
[11/14 18:50:33     82s] Ignoring AAE DB Resetting ...
[11/14 18:50:33     82s] Reset timing graph done.
[11/14 18:50:33     82s] Ignoring AAE DB Resetting ...
[11/14 18:50:33     82s] Analyzing clock structure...
[11/14 18:50:33     82s] Analyzing clock structure done.
[11/14 18:50:33     82s] Reset timing graph...
[11/14 18:50:33     82s] Ignoring AAE DB Resetting ...
[11/14 18:50:33     82s] Reset timing graph done.
[11/14 18:50:33     82s] Checking clock tree convergence...
[11/14 18:50:33     82s] Checking clock tree convergence done.
[11/14 18:50:33     82s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/14 18:50:33     82s] Set place::cacheFPlanSiteMark to 1
[11/14 18:50:33     82s] Using CCOpt effort standard.
[11/14 18:50:33     82s] CCOpt::Phase::Initialization...
[11/14 18:50:33     82s] Check Prerequisites...
[11/14 18:50:33     82s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/14 18:50:33     82s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/14 18:50:33     82s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[11/14 18:50:33     82s] Set place::cacheFPlanSiteMark to 0
[11/14 18:50:33     82s] All LLGs are deleted
[11/14 18:50:33     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1595.2M, EPOCH TIME: 1699987833.870405
[11/14 18:50:33     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1595.2M, EPOCH TIME: 1699987833.870596
[11/14 18:50:33     82s] 
[11/14 18:50:33     82s] *** Summary of all messages that are not suppressed in this session:
[11/14 18:50:33     82s] Severity  ID               Count  Summary                                  
[11/14 18:50:33     82s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/14 18:50:33     82s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[11/14 18:50:33     82s] *** Message Summary: 0 warning(s), 2 error(s)
[11/14 18:50:33     82s] 
[11/14 18:50:33     82s] *** ccopt_design #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:01:22.8/0:04:29.4 (0.3), mem = 1595.2M
[11/14 18:50:33     82s] 
[11/14 18:50:33     82s] =============================================================================================
[11/14 18:50:33     82s]  Final TAT Report for ccopt_design #2                                           21.12-s106_1
[11/14 18:50:33     82s] =============================================================================================
[11/14 18:50:33     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/14 18:50:33     82s] ---------------------------------------------------------------------------------------------
[11/14 18:50:33     82s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[11/14 18:50:33     82s] ---------------------------------------------------------------------------------------------
[11/14 18:50:33     82s]  ccopt_design #2 TOTAL              0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[11/14 18:50:33     82s] ---------------------------------------------------------------------------------------------
[11/14 18:50:33     82s] 
[11/14 18:50:33     82s] #% End ccopt_design (date=11/14 18:50:33, total cpu=0:00:00.5, real=0:00:00.0, peak res=1243.7M, current mem=1221.0M)
[11/14 18:50:33     82s] 
[11/14 18:51:37     91s] 
[11/14 18:51:37     91s] *** Memory Usage v#1 (Current mem = 1587.176M, initial mem = 319.355M) ***
[11/14 18:51:37     91s] 
[11/14 18:51:37     91s] *** Summary of all messages that are not suppressed in this session:
[11/14 18:51:37     91s] Severity  ID               Count  Summary                                  
[11/14 18:51:37     91s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/14 18:51:37     91s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/14 18:51:37     91s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/14 18:51:37     91s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/14 18:51:37     91s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/14 18:51:37     91s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/14 18:51:37     91s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/14 18:51:37     91s] WARNING   IMPSYC-2             7  Timing information is not defined for ce...
[11/14 18:51:37     91s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/14 18:51:37     91s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/14 18:51:37     91s] ERROR     IMPCCOPT-2196        2  Cannot run ccopt_design because the comm...
[11/14 18:51:37     91s] ERROR     IMPCCOPT-2004        2  Cannot run %s as no clock trees are defi...
[11/14 18:51:37     91s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/14 18:51:37     91s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/14 18:51:37     91s] *** Message Summary: 106 warning(s), 4 error(s)
[11/14 18:51:37     91s] 
[11/14 18:51:37     91s] --- Ending "Innovus" (totcpu=0:01:32, real=0:05:34, mem=1587.2M) ---
