// Seed: 4268835109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout tri0 id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  assign id_5 = -1 & 1;
  logic id_11;
  wire  id_12;
  final $clog2(9);
  ;
  logic id_13;
  assign id_8 = id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1  ==  -1 'd0 : id_6] id_7;
endmodule
