// Seed: 3554012558
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  assign id_4 = 1;
  always begin
    #1 id_4 <= 1;
    begin
      id_4 <= id_4;
      id_4 <= id_1;
      id_4 = 1;
    end
  end
endmodule
`define pp_4 0
