{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 21:10:16 2024 " "Info: Processing started: Tue Mar 12 21:10:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] 435.16 MHz 2.298 ns Internal " "Info: Clock \"clk\" has Internal fmax of 435.16 MHz between source register \"lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (period= 2.298 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.108 ns + Longest register register " "Info: + Longest register to register delay is 2.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X3_Y17_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.272 ns) 0.654 ns inst36~0 2 COMB LCCOMB_X2_Y17_N16 15 " "Info: 2: + IC(0.382 ns) + CELL(0.272 ns) = 0.654 ns; Loc. = LCCOMB_X2_Y17_N16; Fanout = 15; COMB Node = 'inst36~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] inst36~0 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 328 1296 1360 376 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.746 ns) 2.108 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X1_Y18_N17 2 " "Info: 3: + IC(0.708 ns) + CELL(0.746 ns) = 2.108 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 48.29 % ) " "Info: Total cell delay = 1.018 ns ( 48.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 51.71 % ) " "Info: Total interconnect delay = 1.090 ns ( 51.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.108 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} inst36~0 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.382ns 0.708ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 113 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X1_Y18_N17 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 113 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X3_Y17_N1 6 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.108 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} inst36~0 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.382ns 0.708ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] push clk 4.738 ns register " "Info: tsu for register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"push\", clock pin = \"clk\") is 4.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.107 ns + Longest pin register " "Info: + Longest pin to register delay is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns push 1 PIN PIN_L7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 8; PIN Node = 'push'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 184 144 312 200 "push" "" } { 424 456 504 440 "push" "" } { 120 1248 1296 136 "push" "" } { 224 1248 1296 240 "push" "" } { 328 1248 1296 344 "push" "" } { 432 1248 1296 448 "push" "" } { 536 1248 1296 552 "push" "" } { 640 1248 1296 656 "push" "" } { 744 1248 1296 760 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.495 ns) + CELL(0.378 ns) 5.653 ns inst36~0 2 COMB LCCOMB_X2_Y17_N16 15 " "Info: 2: + IC(4.495 ns) + CELL(0.378 ns) = 5.653 ns; Loc. = LCCOMB_X2_Y17_N16; Fanout = 15; COMB Node = 'inst36~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { push inst36~0 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 328 1296 1360 376 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.746 ns) 7.107 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X1_Y18_N17 2 " "Info: 3: + IC(0.708 ns) + CELL(0.746 ns) = 7.107 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 26.79 % ) " "Info: Total cell delay = 1.904 ns ( 26.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 73.21 % ) " "Info: Total interconnect delay = 5.203 ns ( 73.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { push inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { push {} push~combout {} inst36~0 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.495ns 0.708ns } { 0.000ns 0.780ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 113 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X1_Y18_N17 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { push inst36~0 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { push {} push~combout {} inst36~0 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.495ns 0.708ns } { 0.000ns 0.780ns 0.378ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[6\] lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 9.377 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out\[6\]\" through register \"lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE\" is 9.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 113 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 3 REG LCFF_X3_Y17_N3 44 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N3; Fanout = 44; REG Node = 'lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.818 ns + Longest register pin " "Info: + Longest register to pin delay is 6.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 1 REG LCFF_X3_Y17_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N3; Fanout = 44; REG Node = 'lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.357 ns) 1.887 ns lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[6\]~31 2 COMB LCCOMB_X2_Y16_N24 1 " "Info: 2: + IC(1.530 ns) + CELL(0.357 ns) = 1.887 ns; Loc. = LCCOMB_X2_Y16_N24; Fanout = 1; COMB Node = 'lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[6\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.378 ns) 3.290 ns lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33 3 COMB LCCOMB_X1_Y18_N0 1 " "Info: 3: + IC(1.025 ns) + CELL(0.378 ns) = 3.290 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(1.982 ns) 6.818 ns data_out\[6\] 4 PIN PIN_C18 0 " "Info: 4: + IC(1.546 ns) + CELL(1.982 ns) = 6.818 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'data_out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 data_out[6] } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 312 144 320 328 "data_out\[14..0\]" "" } { 104 1728 1812 120 "data_out\[14..0\]" "" } { 208 1728 1812 224 "data_out\[14..0\]" "" } { 312 1728 1812 328 "data_out\[14..0\]" "" } { 416 1728 1812 432 "data_out\[14..0\]" "" } { 520 1728 1812 536 "data_out\[14..0\]" "" } { 624 1728 1812 640 "data_out\[14..0\]" "" } { 728 1728 1812 744 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.717 ns ( 39.85 % ) " "Info: Total cell delay = 2.717 ns ( 39.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 60.15 % ) " "Info: Total interconnect delay = 4.101 ns ( 60.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 data_out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 {} data_out[6] {} } { 0.000ns 1.530ns 1.025ns 1.546ns } { 0.000ns 0.357ns 0.378ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 data_out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~31 {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[6]~33 {} data_out[6] {} } { 0.000ns 1.530ns 1.025ns 1.546ns } { 0.000ns 0.357ns 0.378ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] data_in\[6\] clk -1.954 ns register " "Info: th for register \"lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"data_in\[6\]\", clock pin = \"clk\") is -1.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 113 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 160 144 312 176 "clk" "" } { 80 464 504 96 "clk" "" } { 440 456 496 456 "clk" "" } { 544 456 496 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X1_Y18_N1 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.562 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns data_in\[6\] 1 PIN PIN_K15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K15; Fanout = 7; PIN Node = 'data_in\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "stack.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/stack.bdf" { { 232 144 312 248 "data_in\[14..0\]" "" } { 80 1304 1381 96 "data_in\[14..0\]" "" } { 184 1304 1381 200 "data_in\[14..0\]" "" } { 288 1304 1381 304 "data_in\[14..0\]" "" } { 392 1304 1381 408 "data_in\[14..0\]" "" } { 496 1304 1381 512 "data_in\[14..0\]" "" } { 600 1304 1381 616 "data_in\[14..0\]" "" } { 704 1304 1381 720 "data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.473 ns) + CELL(0.309 ns) 4.562 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(3.473 ns) + CELL(0.309 ns) = 4.562 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { data_in[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 23.87 % ) " "Info: Total cell delay = 1.089 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 76.13 % ) " "Info: Total interconnect delay = 3.473 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { data_in[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { data_in[6] {} data_in[6]~combout {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.473ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { data_in[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { data_in[6] {} data_in[6]~combout {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.473ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 21:10:16 2024 " "Info: Processing ended: Tue Mar 12 21:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
