

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Tue Sep  5 02:11:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      167|      167|        25|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    700|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     786|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     786|    932|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln122_1_fu_185_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln122_fu_197_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln123_fu_239_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln125_fu_291_p2       |         +|   0|  0|    8|           8|           8|
    |add_ln129_fu_549_p2       |         +|   0|  0|    7|           7|           7|
    |add_ln616_fu_377_p2       |         +|   0|  0|   12|          12|           6|
    |F2_fu_365_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_352_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln125_fu_282_p2       |         -|   0|  0|    8|           8|           8|
    |sub_ln129_fu_540_p2       |         -|   0|  0|    7|           7|           7|
    |sub_ln616_fu_383_p2       |         -|   0|  0|   12|           5|          12|
    |and_ln616_fu_418_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln617_fu_459_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_474_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln122_fu_179_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln123_fu_203_p2      |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln606_fu_332_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_fu_371_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln617_fu_397_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln620_fu_427_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_fu_432_p2      |      icmp|   0|  0|   12|          12|           5|
    |or_ln617_fu_407_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_2_fu_358_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln122_2_fu_217_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln122_fu_209_p3    |    select|   0|  0|    4|           1|           1|
    |select_ln616_fu_509_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln617_fu_464_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln620_fu_502_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln623_fu_494_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln638_fu_446_p3    |    select|   0|  0|   24|           1|          24|
    |sh_amt_fu_389_p3          |    select|   0|  0|   12|           1|          12|
    |v65_V_fu_515_p3           |    select|   0|  0|   24|           1|           1|
    |shl_ln639_fu_441_p2       |       shl|   0|  0|   67|          24|          24|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_fu_454_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_412_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  700|         292|         408|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load               |   9|          2|    4|          8|
    |i4_fu_94                               |   9|          2|    4|          8|
    |indvar_flatten7_fu_98                  |   9|          2|    8|         16|
    |j3_fu_90                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   34|         68|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln616_reg_680                  |   1|   0|    1|          0|
    |and_ln616_reg_680_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_tmp_reg_640                    |  11|   0|   11|          0|
    |i4_fu_94                           |   4|   0|    4|          0|
    |icmp_ln606_reg_650                 |   1|   0|    1|          0|
    |icmp_ln617_reg_669                 |   1|   0|    1|          0|
    |icmp_ln620_reg_690                 |   1|   0|    1|          0|
    |indvar_flatten7_fu_98              |   8|   0|    8|          0|
    |inp_sumRow_load_reg_619            |  32|   0|   32|          0|
    |j3_fu_90                           |   4|   0|    4|          0|
    |man_V_2_reg_657                    |  54|   0|   54|          0|
    |man_V_2_reg_657_pp0_iter22_reg     |  54|   0|   54|          0|
    |p_Result_s_reg_635                 |   1|   0|    1|          0|
    |select_ln122_2_reg_592             |   4|   0|    4|          0|
    |select_ln122_reg_586               |   4|   0|    4|          0|
    |select_ln617_reg_695               |  24|   0|   24|          0|
    |sext_ln616_reg_685                 |  32|   0|   32|          0|
    |sh_amt_reg_662                     |  12|   0|   12|          0|
    |trunc_ln122_reg_605                |   1|   0|    1|          0|
    |trunc_ln600_reg_645                |  52|   0|   52|          0|
    |trunc_ln618_reg_674                |  24|   0|   24|          0|
    |v62_reg_624                        |  32|   0|   32|          0|
    |v64_reg_629                        |  32|   0|   32|          0|
    |v65_V_reg_700                      |  24|   0|   24|          0|
    |zext_ln129_mid2_v_reg_599          |   3|   0|    3|          0|
    |icmp_ln606_reg_650                 |  64|  32|    1|          0|
    |select_ln122_reg_586               |  64|  32|    4|          0|
    |trunc_ln122_reg_605                |  64|  32|    1|          0|
    |v64_reg_629                        |  64|  32|   32|          0|
    |zext_ln129_mid2_v_reg_599          |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 786| 160|  507|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_dout0  |   in|   64|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|inp_sumRow_address0  |  out|    4|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                                inp_sumRow|         array|
|v100_address0        |  out|    8|   ap_memory|                                      v100|         array|
|v100_ce0             |  out|    1|   ap_memory|                                      v100|         array|
|v100_q0              |   in|   32|   ap_memory|                                      v100|         array|
|v101_V_address0      |  out|    7|   ap_memory|                                    v101_V|         array|
|v101_V_ce0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_we0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_d0            |  out|   24|   ap_memory|                                    v101_V|         array|
|v101_V_1_address0    |  out|    7|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_ce0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_we0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_d0          |  out|   24|   ap_memory|                                  v101_V_1|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

