<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Hao Zheng | Genetic Logic Lab</title><link>/author/hao-zheng/</link><atom:link href="/author/hao-zheng/index.xml" rel="self" type="application/rss+xml"/><description>Hao Zheng</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Tue, 01 Mar 2016 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>Hao Zheng</title><link>/author/hao-zheng/</link></image><item><title>An Improved Fault-Tolerant Routing Algorithm for a Network-on-Chip Derived with Formal Analysis</title><link>/publication/improved-faulttolerant-routing-zhang-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/improved-faulttolerant-routing-zhang-2016/</guid><description/></item><item><title>Compositional Model Checking of Concurrent Systems</title><link>/publication/compositional-model-checking-zheng-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/compositional-model-checking-zheng-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link><pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate><guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid><description/></item><item><title>Using Decision Diagrams to Compactly Represent the State Space for Explicit Model Checking</title><link>/publication/using-decision-diagrams-zheng-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/using-decision-diagrams-zheng-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/improvement-partial-order-zhang-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/improvement-partial-order-zhang-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/compositional-minimization-approach-zheng-2012/</link><pubDate>Sun, 01 Jan 2012 00:00:00 +0000</pubDate><guid>/publication/compositional-minimization-approach-zheng-2012/</guid><description/></item><item><title>State Space Reductions for Scalable Verification of Asynchronous Designs</title><link>/publication/state-space-reductions-yao-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/state-space-reductions-yao-2010/</guid><description/></item><item><title>Automatic Abstraction for Verification of Cyber-Physical Systems</title><link>/publication/automatic-abstraction-verification-thacker-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-thacker-2010/</guid><description/></item><item><title>Verification of Timed Circuits with Failure-Directed Abstractions</title><link>/publication/verification-timed-circuits-haozheng-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-haozheng-2006/</guid><description/></item><item><title>Verification of Timed Circuits with Failure Directed Abstractions</title><link>/publication/verification-timed-circuits-zheng-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-zheng-2003/</guid><description/></item><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2001/</guid><description/></item><item><title>Modular Synthesis and Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-synthesis-verification-zheng-2001/</link><pubDate>Wed, 01 Aug 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-verification-zheng-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001-a/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001-a/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001/</guid><description/></item><item><title>Timed Circuits: A New Paradigm for High-Speed Design</title><link>/publication/timed-circuits-new-myers-2001-a/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuits-new-myers-2001-a/</guid><description/></item><item><title>Timed Circuits: A New Paradigm for High-Speed Design</title><link>/publication/timed-circuits-new-myers-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuits-new-myers-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/automatic-abstraction-synthesis-zheng-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-synthesis-zheng-2000/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>/publication/specification-compilation-timed-zheng-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/specification-compilation-timed-zheng-1998/</guid><description/></item><item><title>An Asynchronous Implementation of the Maxlist Algorithm</title><link>/publication/asynchronous-implementation-maxlist-myers-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/asynchronous-implementation-maxlist-myers-1997/</guid><description/></item></channel></rss>