{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761935071654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935071655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 15:24:31 2025 " "Processing started: Fri Oct 31 15:24:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761935071655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935071655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_31_10_25 -c circuito_31_10_25 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_31_10_25 -c circuito_31_10_25" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935071655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761935072019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761935072019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 12 6 " "Found 12 design units, including 6 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2_gate-behavioral " "Found design unit 1: AND2_gate-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND2_gate-behavioral " "Found design unit 2: NAND2_gate-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR2_gate-behavioral " "Found design unit 3: OR2_gate-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 DpetFF-behavioral " "Found design unit 4: DpetFF-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AutoResetGen-behavioral " "Found design unit 5: AutoResetGen-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ClockScaler-behavioral " "Found design unit 6: ClockScaler-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2_gate " "Found entity 1: AND2_gate" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND2_gate " "Found entity 2: NAND2_gate" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR2_gate " "Found entity 3: OR2_gate" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "4 DpetFF " "Found entity 4: DpetFF" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "5 AutoResetGen " "Found entity 5: AutoResetGen" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""} { "Info" "ISGN_ENTITY_NAME" "6 ClockScaler " "Found entity 6: ClockScaler" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_31_10_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_31_10_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_31_10_25-structural " "Found design unit 1: circuito_31_10_25-structural" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080341 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_31_10_25 " "Found entity 1: circuito_31_10_25" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935080341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_31_10_25 " "Elaborating entity \"circuito_31_10_25\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761935080376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp6_C005 circuito_31_10_25.vhd(170) " "Verilog HDL or VHDL warning at circuito_31_10_25.vhd(170): object \"ncp6_C005\" assigned a value but never read" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935080378 "|circuito_31_10_25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp6_C006 circuito_31_10_25.vhd(171) " "Verilog HDL or VHDL warning at circuito_31_10_25.vhd(171): object \"ncp6_C006\" assigned a value but never read" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935080378 "|circuito_31_10_25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp6_C007 circuito_31_10_25.vhd(172) " "Verilog HDL or VHDL warning at circuito_31_10_25.vhd(172): object \"ncp6_C007\" assigned a value but never read" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935080378 "|circuito_31_10_25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp6_C008 circuito_31_10_25.vhd(173) " "Verilog HDL or VHDL warning at circuito_31_10_25.vhd(173): object \"ncp6_C008\" assigned a value but never read" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935080378 "|circuito_31_10_25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iCK_LED_NotCon circuito_31_10_25.vhd(178) " "Verilog HDL or VHDL warning at circuito_31_10_25.vhd(178): object \"iCK_LED_NotCon\" assigned a value but never read" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935080378 "|circuito_31_10_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AutoResetGen AutoResetGen:AutoResetGen_iReset " "Elaborating entity \"AutoResetGen\" for hierarchy \"AutoResetGen:AutoResetGen_iReset\"" {  } { { "circuito_31_10_25.vhd" "AutoResetGen_iReset" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFR Components.vhd(127) " "VHDL Process Statement warning at Components.vhd(127): signal \"FFR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761935080387 "|circuito_31_10_25|AutoResetGen:AutoResetGen_iReset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockScaler ClockScaler:ClockScaler_iCK " "Elaborating entity \"ClockScaler\" for hierarchy \"ClockScaler:ClockScaler_iCK\"" {  } { { "circuito_31_10_25.vhd" "ClockScaler_iCK" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080393 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nAutoReset Components.vhd(208) " "VHDL Process Statement warning at Components.vhd(208): signal \"nAutoReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761935080395 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aCntMod Components.vhd(276) " "VHDL Process Statement warning at Components.vhd(276): inferring latch(es) for signal or variable \"aCntMod\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761935080400 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aCntMid Components.vhd(276) " "VHDL Process Statement warning at Components.vhd(276): inferring latch(es) for signal or variable \"aCntMid\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761935080400 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aCntMod Components.vhd(404) " "VHDL Process Statement warning at Components.vhd(404): signal \"aCntMod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761935080401 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[0\] Components.vhd(276) " "Inferred latch for \"aCntMid\[0\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080408 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[1\] Components.vhd(276) " "Inferred latch for \"aCntMid\[1\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080408 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[2\] Components.vhd(276) " "Inferred latch for \"aCntMid\[2\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080408 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[3\] Components.vhd(276) " "Inferred latch for \"aCntMid\[3\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080408 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[4\] Components.vhd(276) " "Inferred latch for \"aCntMid\[4\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[5\] Components.vhd(276) " "Inferred latch for \"aCntMid\[5\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[6\] Components.vhd(276) " "Inferred latch for \"aCntMid\[6\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[7\] Components.vhd(276) " "Inferred latch for \"aCntMid\[7\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[8\] Components.vhd(276) " "Inferred latch for \"aCntMid\[8\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[9\] Components.vhd(276) " "Inferred latch for \"aCntMid\[9\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[10\] Components.vhd(276) " "Inferred latch for \"aCntMid\[10\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[11\] Components.vhd(276) " "Inferred latch for \"aCntMid\[11\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[12\] Components.vhd(276) " "Inferred latch for \"aCntMid\[12\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[13\] Components.vhd(276) " "Inferred latch for \"aCntMid\[13\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[14\] Components.vhd(276) " "Inferred latch for \"aCntMid\[14\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[15\] Components.vhd(276) " "Inferred latch for \"aCntMid\[15\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080409 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[16\] Components.vhd(276) " "Inferred latch for \"aCntMid\[16\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[17\] Components.vhd(276) " "Inferred latch for \"aCntMid\[17\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[18\] Components.vhd(276) " "Inferred latch for \"aCntMid\[18\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[19\] Components.vhd(276) " "Inferred latch for \"aCntMid\[19\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[20\] Components.vhd(276) " "Inferred latch for \"aCntMid\[20\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[21\] Components.vhd(276) " "Inferred latch for \"aCntMid\[21\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[22\] Components.vhd(276) " "Inferred latch for \"aCntMid\[22\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[23\] Components.vhd(276) " "Inferred latch for \"aCntMid\[23\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[24\] Components.vhd(276) " "Inferred latch for \"aCntMid\[24\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[25\] Components.vhd(276) " "Inferred latch for \"aCntMid\[25\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[26\] Components.vhd(276) " "Inferred latch for \"aCntMid\[26\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[27\] Components.vhd(276) " "Inferred latch for \"aCntMid\[27\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080410 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[28\] Components.vhd(276) " "Inferred latch for \"aCntMid\[28\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[29\] Components.vhd(276) " "Inferred latch for \"aCntMid\[29\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[30\] Components.vhd(276) " "Inferred latch for \"aCntMid\[30\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[31\] Components.vhd(276) " "Inferred latch for \"aCntMid\[31\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[0\] Components.vhd(276) " "Inferred latch for \"aCntMod\[0\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[1\] Components.vhd(276) " "Inferred latch for \"aCntMod\[1\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[2\] Components.vhd(276) " "Inferred latch for \"aCntMod\[2\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[3\] Components.vhd(276) " "Inferred latch for \"aCntMod\[3\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[4\] Components.vhd(276) " "Inferred latch for \"aCntMod\[4\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[5\] Components.vhd(276) " "Inferred latch for \"aCntMod\[5\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[6\] Components.vhd(276) " "Inferred latch for \"aCntMod\[6\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[7\] Components.vhd(276) " "Inferred latch for \"aCntMod\[7\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[8\] Components.vhd(276) " "Inferred latch for \"aCntMod\[8\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080411 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[9\] Components.vhd(276) " "Inferred latch for \"aCntMod\[9\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[10\] Components.vhd(276) " "Inferred latch for \"aCntMod\[10\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[11\] Components.vhd(276) " "Inferred latch for \"aCntMod\[11\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[12\] Components.vhd(276) " "Inferred latch for \"aCntMod\[12\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[13\] Components.vhd(276) " "Inferred latch for \"aCntMod\[13\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[14\] Components.vhd(276) " "Inferred latch for \"aCntMod\[14\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[15\] Components.vhd(276) " "Inferred latch for \"aCntMod\[15\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[16\] Components.vhd(276) " "Inferred latch for \"aCntMod\[16\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[17\] Components.vhd(276) " "Inferred latch for \"aCntMod\[17\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[18\] Components.vhd(276) " "Inferred latch for \"aCntMod\[18\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[19\] Components.vhd(276) " "Inferred latch for \"aCntMod\[19\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080412 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[20\] Components.vhd(276) " "Inferred latch for \"aCntMod\[20\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[21\] Components.vhd(276) " "Inferred latch for \"aCntMod\[21\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[22\] Components.vhd(276) " "Inferred latch for \"aCntMod\[22\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[23\] Components.vhd(276) " "Inferred latch for \"aCntMod\[23\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[24\] Components.vhd(276) " "Inferred latch for \"aCntMod\[24\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[25\] Components.vhd(276) " "Inferred latch for \"aCntMod\[25\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[26\] Components.vhd(276) " "Inferred latch for \"aCntMod\[26\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[27\] Components.vhd(276) " "Inferred latch for \"aCntMod\[27\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[28\] Components.vhd(276) " "Inferred latch for \"aCntMod\[28\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[29\] Components.vhd(276) " "Inferred latch for \"aCntMod\[29\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[30\] Components.vhd(276) " "Inferred latch for \"aCntMod\[30\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[31\] Components.vhd(276) " "Inferred latch for \"aCntMod\[31\]\" at Components.vhd(276)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935080413 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND2_gate NAND2_gate:C001 " "Elaborating entity \"NAND2_gate\" for hierarchy \"NAND2_gate:C001\"" {  } { { "circuito_31_10_25.vhd" "C001" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DpetFF DpetFF:C005 " "Elaborating entity \"DpetFF\" for hierarchy \"DpetFF:C005\"" {  } { { "circuito_31_10_25.vhd" "C005" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR2_gate OR2_gate:C127 " "Elaborating entity \"OR2_gate\" for hierarchy \"OR2_gate:C127\"" {  } { { "circuito_31_10_25.vhd" "C127" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2_gate AND2_gate:C135 " "Elaborating entity \"AND2_gate\" for hierarchy \"AND2_gate:C135\"" {  } { { "circuito_31_10_25.vhd" "C135" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935080453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[2\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[2\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[3\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[3\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[5\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[5\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[6\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[6\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[7\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[7\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[8\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[8\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[9\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[9\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[10\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[10\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[11\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[11\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[12\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[12\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[13\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[13\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[14\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[14\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[15\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[15\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[16\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[16\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[17\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[17\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[18\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[18\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[19\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[19\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[20\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[20\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[21\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[21\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[22\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[22\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[23\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[23\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[24\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[24\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[0\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[0\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[1\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[1\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[2\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[2\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[3\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[3\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[4\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[4\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[5\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[5\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[7\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[7\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[8\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[8\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[12\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[12\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[14\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[14\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[16\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[16\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[18\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[18\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[19\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[19\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[20\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[20\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[21\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[21\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[22\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[22\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[23\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[23\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMod\[25\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMod\[25\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iCK\|aCntMid\[4\] " "LATCH primitive \"ClockScaler:ClockScaler_iCK\|aCntMid\[4\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 276 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761935080525 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 177 -1 0 } } { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761935080912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761935080912 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DpetFF:C005\|Q DpetFF:C005\|Q~_emulated DpetFF:C005\|Q~1 " "Register \"DpetFF:C005\|Q\" is converted into an equivalent circuit using register \"DpetFF:C005\|Q~_emulated\" and latch \"DpetFF:C005\|Q~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|DpetFF:C005|Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DpetFF:C006\|Q DpetFF:C006\|Q~_emulated DpetFF:C006\|Q~1 " "Register \"DpetFF:C006\|Q\" is converted into an equivalent circuit using register \"DpetFF:C006\|Q~_emulated\" and latch \"DpetFF:C006\|Q~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|DpetFF:C006|Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DpetFF:C007\|Q DpetFF:C007\|Q~_emulated DpetFF:C007\|Q~1 " "Register \"DpetFF:C007\|Q\" is converted into an equivalent circuit using register \"DpetFF:C007\|Q~_emulated\" and latch \"DpetFF:C007\|Q~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|DpetFF:C007|Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DpetFF:C008\|Q DpetFF:C008\|Q~_emulated DpetFF:C008\|Q~1 " "Register \"DpetFF:C008\|Q\" is converted into an equivalent circuit using register \"DpetFF:C008\|Q~_emulated\" and latch \"DpetFF:C008\|Q~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|DpetFF:C008|Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[25\] ClockScaler:ClockScaler_iCK\|aCount\[25\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[25\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[23\] ClockScaler:ClockScaler_iCK\|aCount\[23\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[23\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[23\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[22\] ClockScaler:ClockScaler_iCK\|aCount\[22\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[22\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[22\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[21\] ClockScaler:ClockScaler_iCK\|aCount\[21\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[21\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[21\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[20\] ClockScaler:ClockScaler_iCK\|aCount\[20\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[20\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[20\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[19\] ClockScaler:ClockScaler_iCK\|aCount\[19\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[19\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[19\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[18\] ClockScaler:ClockScaler_iCK\|aCount\[18\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[18\]~15 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[18\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[18\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[18\]~15\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[16\] ClockScaler:ClockScaler_iCK\|aCount\[16\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[18\]~15 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[16\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[16\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[18\]~15\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[14\] ClockScaler:ClockScaler_iCK\|aCount\[14\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[14\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[14\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[12\] ClockScaler:ClockScaler_iCK\|aCount\[12\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[12\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[12\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[8\] ClockScaler:ClockScaler_iCK\|aCount\[8\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[18\]~15 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[8\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[8\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[18\]~15\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[6\] ClockScaler:ClockScaler_iCK\|aCount\[6\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[6\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[6\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iCK\|aCount\[5\] ClockScaler:ClockScaler_iCK\|aCount\[5\]~_emulated ClockScaler:ClockScaler_iCK\|aCount\[25\]~1 " "Register \"ClockScaler:ClockScaler_iCK\|aCount\[5\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iCK\|aCount\[5\]~_emulated\" and latch \"ClockScaler:ClockScaler_iCK\|aCount\[25\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/Components.vhd" 403 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761935080913 "|circuito_31_10_25|ClockScaler:ClockScaler_iCK|aCount[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1761935080913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D13 GND " "Pin \"oPIN_D13\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C13 GND " "Pin \"oPIN_C13\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E14 GND " "Pin \"oPIN_E14\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D14 GND " "Pin \"oPIN_D14\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A11 GND " "Pin \"oPIN_A11\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B11 GND " "Pin \"oPIN_B11\" is stuck at GND" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C14 VCC " "Pin \"oPIN_C14\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E15 VCC " "Pin \"oPIN_E15\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E15"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C15 VCC " "Pin \"oPIN_C15\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C15"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C16 VCC " "Pin \"oPIN_C16\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E16 VCC " "Pin \"oPIN_E16\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D17 VCC " "Pin \"oPIN_D17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C17 VCC " "Pin \"oPIN_C17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D15 VCC " "Pin \"oPIN_D15\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D15"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C18 VCC " "Pin \"oPIN_C18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D18 VCC " "Pin \"oPIN_D18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E18 VCC " "Pin \"oPIN_E18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B16 VCC " "Pin \"oPIN_B16\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A17 VCC " "Pin \"oPIN_A17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A18 VCC " "Pin \"oPIN_A18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B17 VCC " "Pin \"oPIN_B17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A16 VCC " "Pin \"oPIN_A16\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B20 VCC " "Pin \"oPIN_B20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A20 VCC " "Pin \"oPIN_A20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B19 VCC " "Pin \"oPIN_B19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A21 VCC " "Pin \"oPIN_A21\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B21 VCC " "Pin \"oPIN_B21\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C22 VCC " "Pin \"oPIN_C22\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B22 VCC " "Pin \"oPIN_B22\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_B22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A19 VCC " "Pin \"oPIN_A19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_A19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F21 VCC " "Pin \"oPIN_F21\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_F21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E22 VCC " "Pin \"oPIN_E22\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E21 VCC " "Pin \"oPIN_E21\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C19 VCC " "Pin \"oPIN_C19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C20 VCC " "Pin \"oPIN_C20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_C20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D19 VCC " "Pin \"oPIN_D19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E17 VCC " "Pin \"oPIN_E17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D22 VCC " "Pin \"oPIN_D22\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_D22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F18 VCC " "Pin \"oPIN_F18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_F18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E20 VCC " "Pin \"oPIN_E20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E19 VCC " "Pin \"oPIN_E19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_E19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J18 VCC " "Pin \"oPIN_J18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_J18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_H19 VCC " "Pin \"oPIN_H19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_H19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F19 VCC " "Pin \"oPIN_F19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_F19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F20 VCC " "Pin \"oPIN_F20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_F20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F17 VCC " "Pin \"oPIN_F17\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_F17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J20 VCC " "Pin \"oPIN_J20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_J20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_K20 VCC " "Pin \"oPIN_K20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_K20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L18 VCC " "Pin \"oPIN_L18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_L18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N18 VCC " "Pin \"oPIN_N18\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_N18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_M20 VCC " "Pin \"oPIN_M20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_M20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N19 VCC " "Pin \"oPIN_N19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_N19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N20 VCC " "Pin \"oPIN_N20\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_N20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L19 VCC " "Pin \"oPIN_L19\" is stuck at VCC" {  } { { "circuito_31_10_25.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_31_10_25_DE10_Lite/circuito_31_10_25.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761935081004 "|circuito_31_10_25|oPIN_L19"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761935081004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761935081073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761935081465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761935081605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935081605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761935081658 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761935081658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761935081658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761935081658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761935081678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 15:24:41 2025 " "Processing ended: Fri Oct 31 15:24:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761935081678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761935081678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761935081678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935081678 ""}
