<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p362" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_362{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_362{left:633px;bottom:1130px;}
#t3_362{left:633px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.03px;}
#t4_362{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_362{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_362{left:138px;bottom:1069px;}
#t7_362{left:165px;bottom:1069px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t8_362{left:325px;bottom:1069px;letter-spacing:0.09px;word-spacing:0.01px;}
#t9_362{left:165px;bottom:1051px;letter-spacing:0.11px;word-spacing:-0.33px;}
#ta_362{left:413px;bottom:1051px;letter-spacing:0.08px;word-spacing:-0.26px;}
#tb_362{left:543px;bottom:1051px;letter-spacing:0.15px;}
#tc_362{left:559px;bottom:1051px;letter-spacing:0.09px;word-spacing:-0.31px;}
#td_362{left:659px;bottom:1051px;letter-spacing:0.11px;word-spacing:-0.35px;}
#te_362{left:165px;bottom:1033px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_362{left:137px;bottom:1007px;}
#tg_362{left:165px;bottom:1007px;letter-spacing:0.13px;word-spacing:0.01px;}
#th_362{left:263px;bottom:1007px;letter-spacing:0.1px;}
#ti_362{left:165px;bottom:988px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tj_362{left:351px;bottom:988px;letter-spacing:0.08px;word-spacing:0.07px;}
#tk_362{left:451px;bottom:988px;}
#tl_362{left:138px;bottom:962px;}
#tm_362{left:165px;bottom:962px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tn_362{left:245px;bottom:962px;letter-spacing:0.1px;word-spacing:-0.45px;}
#to_362{left:165px;bottom:944px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tp_362{left:320px;bottom:944px;letter-spacing:0.08px;word-spacing:0.06px;}
#tq_362{left:420px;bottom:944px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tr_362{left:165px;bottom:926px;letter-spacing:0.11px;}
#ts_362{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:0.49px;}
#tt_362{left:138px;bottom:881px;letter-spacing:0.12px;word-spacing:0.86px;}
#tu_362{left:138px;bottom:863px;letter-spacing:0.12px;word-spacing:0.66px;}
#tv_362{left:137px;bottom:845px;letter-spacing:0.08px;}
#tw_362{left:137px;bottom:819px;letter-spacing:0.11px;word-spacing:-0.06px;}
#tx_362{left:464px;bottom:819px;letter-spacing:-0.14px;}
#ty_362{left:511px;bottom:817px;letter-spacing:-0.44px;}
#tz_362{left:535px;bottom:819px;letter-spacing:0.1px;word-spacing:0.01px;}
#t10_362{left:138px;bottom:791px;letter-spacing:0.11px;}
#t11_362{left:138px;bottom:772px;letter-spacing:0.11px;}
#t12_362{left:138px;bottom:739px;letter-spacing:0.11px;}
#t13_362{left:138px;bottom:713px;letter-spacing:0.12px;word-spacing:0.72px;}
#t14_362{left:510px;bottom:713px;letter-spacing:0.1px;word-spacing:0.73px;}
#t15_362{left:643px;bottom:713px;letter-spacing:0.05px;}
#t16_362{left:660px;bottom:713px;letter-spacing:0.09px;word-spacing:0.7px;}
#t17_362{left:761px;bottom:713px;letter-spacing:0.09px;word-spacing:0.74px;}
#t18_362{left:138px;bottom:694px;letter-spacing:0.09px;word-spacing:0.03px;}
#t19_362{left:212px;bottom:694px;letter-spacing:0.08px;}
#t1a_362{left:343px;bottom:694px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_362{left:449px;bottom:694px;letter-spacing:0.17px;}
#t1c_362{left:514px;bottom:692px;letter-spacing:0.13px;}
#t1d_362{left:539px;bottom:694px;letter-spacing:0.1px;}
#t1e_362{left:680px;bottom:694px;letter-spacing:0.13px;}
#t1f_362{left:743px;bottom:694px;letter-spacing:0.12px;}
#t1g_362{left:137px;bottom:666px;letter-spacing:0.11px;word-spacing:0.43px;}
#t1h_362{left:137px;bottom:647px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1i_362{left:137px;bottom:621px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1j_362{left:137px;bottom:588px;letter-spacing:0.13px;}
#t1k_362{left:165px;bottom:563px;letter-spacing:-0.15px;}
#t1l_362{left:214px;bottom:563px;}
#t1m_362{left:235px;bottom:563px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1n_362{left:165px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t1o_362{left:231px;bottom:544px;letter-spacing:-0.03px;}
#t1p_362{left:265px;bottom:547px;}
#t1q_362{left:281px;bottom:547px;}
#t1r_362{left:289px;bottom:553px;}
#t1s_362{left:304px;bottom:547px;letter-spacing:-0.15px;}
#t1t_362{left:193px;bottom:530px;letter-spacing:-0.16px;}
#t1u_362{left:165px;bottom:513px;letter-spacing:-0.17px;}
#t1v_362{left:165px;bottom:496px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1w_362{left:272px;bottom:496px;}
#t1x_362{left:293px;bottom:496px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1y_362{left:165px;bottom:479px;letter-spacing:-0.15px;}
#t1z_362{left:239px;bottom:479px;}
#t20_362{left:260px;bottom:479px;letter-spacing:-0.17px;}
#t21_362{left:165px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t22_362{left:193px;bottom:446px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t23_362{left:165px;bottom:429px;letter-spacing:-0.17px;}
#t24_362{left:165px;bottom:412px;letter-spacing:-0.15px;}
#t25_362{left:231px;bottom:412px;}
#t26_362{left:251px;bottom:412px;}
#t27_362{left:260px;bottom:419px;}
#t28_362{left:279px;bottom:412px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t29_362{left:138px;bottom:378px;letter-spacing:0.11px;}
#t2a_362{left:138px;bottom:352px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2b_362{left:137px;bottom:319px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2c_362{left:137px;bottom:293px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2d_362{left:165px;bottom:261px;letter-spacing:-0.15px;}
#t2e_362{left:193px;bottom:244px;letter-spacing:-0.15px;}
#t2f_362{left:247px;bottom:244px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2g_362{left:330px;bottom:244px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2h_362{left:193px;bottom:227px;letter-spacing:-0.18px;}
#t2i_362{left:248px;bottom:227px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t2j_362{left:193px;bottom:211px;letter-spacing:-0.15px;}
#t2k_362{left:247px;bottom:211px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2l_362{left:330px;bottom:211px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2m_362{left:193px;bottom:194px;letter-spacing:-0.15px;}
#t2n_362{left:247px;bottom:194px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t2o_362{left:193px;bottom:177px;letter-spacing:-0.15px;}
#t2p_362{left:330px;bottom:177px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2q_362{left:138px;bottom:151px;letter-spacing:0.12px;word-spacing:1.42px;}
#t2r_362{left:138px;bottom:132px;letter-spacing:0.11px;word-spacing:1.77px;}

.s1_362{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_362{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_362{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_362{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_362{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s6_362{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_362{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_362{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s9_362{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.sa_362{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sb_362{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sc_362{font-size:14px;font-family:Courier_10i;color:#000;}
.sd_362{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.se_362{font-size:11px;font-family:Courier_10i;color:#000;}
.sf_362{font-size:14px;font-family:TimesNewRomanPSMT_10k;color:#000;}
.t.v0_362{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts362" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10k;
	src: url("fonts/TimesNewRomanPSMT_10k.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg362Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg362" style="-webkit-user-select: none;"><object width="935" height="1210" data="362/362.svg" type="image/svg+xml" id="pdf362" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_362" class="t s1_362">SCE </span><span id="t2_362" class="t v0_362 s2_362">I</span><span id="t3_362" class="t s3_362">Store Conditional Word EVA </span>
<span id="t4_362" class="t s4_362">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_362" class="t s4_362">352 </span>
<span id="t6_362" class="t s5_362">• </span><span id="t7_362" class="t s6_362">Uniprocessor atomicity: </span><span id="t8_362" class="t s5_362">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="t9_362" class="t s5_362">made with memory access type of either </span><span id="ta_362" class="t s7_362">cached non coherent </span><span id="tb_362" class="t s5_362">or </span><span id="tc_362" class="t s7_362">cached coherent</span><span id="td_362" class="t s5_362">. All accesses must be to one or </span>
<span id="te_362" class="t s5_362">the other access type, and they may not be mixed. </span>
<span id="tf_362" class="t s5_362">• </span><span id="tg_362" class="t s6_362">MP atomicity: </span><span id="th_362" class="t s5_362">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="ti_362" class="t s5_362">with a memory access type of </span><span id="tj_362" class="t s7_362">cached coherent</span><span id="tk_362" class="t s5_362">. </span>
<span id="tl_362" class="t s5_362">• </span><span id="tm_362" class="t s6_362">I/O System: </span><span id="tn_362" class="t s5_362">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="to_362" class="t s5_362">a memory access type of </span><span id="tp_362" class="t s7_362">cached coherent</span><span id="tq_362" class="t s5_362">. If the I/O system does not use coherent memory operations, then </span>
<span id="tr_362" class="t s5_362">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="ts_362" class="t s5_362">The SCE instruction functions the same as the SC instruction, except that address translation is performed using the </span>
<span id="tt_362" class="t s5_362">user mode virtual address space mapping in the TLB when accessing an address within a memory segment config- </span>
<span id="tu_362" class="t s5_362">ured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. </span>
<span id="tv_362" class="t s5_362">Refer to Volume III, Enhanced Virtual Addressing section for additional information. </span>
<span id="tw_362" class="t s5_362">Implementation of this instruction is specified by the </span><span id="tx_362" class="t s8_362">Config5 </span>
<span id="ty_362" class="t s9_362">EVA </span>
<span id="tz_362" class="t s5_362">field being set to 1. </span>
<span id="t10_362" class="t s5_362">The definition for SCE is extended for uncached memory types in a manner identical to SC. The extension is defined </span>
<span id="t11_362" class="t s5_362">in the SC instruction description. </span>
<span id="t12_362" class="t s6_362">Restrictions: </span>
<span id="t13_362" class="t s5_362">The addressed location must have a memory access type of </span><span id="t14_362" class="t s7_362">cached non coherent </span><span id="t15_362" class="t s5_362">or </span><span id="t16_362" class="t s7_362">cached coherent</span><span id="t17_362" class="t s5_362">; if it does not, </span>
<span id="t18_362" class="t s5_362">the result is </span><span id="t19_362" class="t s6_362">UNPREDICTABLE</span><span id="t1a_362" class="t s5_362">. Release 6 (with </span><span id="t1b_362" class="t sa_362">Config5 </span>
<span id="t1c_362" class="t sb_362">ULS </span>
<span id="t1d_362" class="t s5_362">=1) extends support to </span><span id="t1e_362" class="t s7_362">uncached </span><span id="t1f_362" class="t s5_362">types. </span>
<span id="t1g_362" class="t s5_362">The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an </span>
<span id="t1h_362" class="t s5_362">Address Error exception occurs. </span>
<span id="t1i_362" class="t s5_362">Providing misaligned support for Release 6 is not a requirement for this instruction. </span>
<span id="t1j_362" class="t s6_362">Operation: </span>
<span id="t1k_362" class="t sc_362">vAddr </span><span id="t1l_362" class="t sd_362"> </span><span id="t1m_362" class="t sc_362">sign_extend(offset) + GPR[base] </span>
<span id="t1n_362" class="t sc_362">if vAddr </span>
<span id="t1o_362" class="t se_362">1..0 </span>
<span id="t1p_362" class="t sf_362">≠ </span><span id="t1q_362" class="t sc_362">0 </span>
<span id="t1r_362" class="t se_362">2 </span>
<span id="t1s_362" class="t sc_362">then </span>
<span id="t1t_362" class="t sc_362">SignalException(AddressError) </span>
<span id="t1u_362" class="t sc_362">endif </span>
<span id="t1v_362" class="t sc_362">(pAddr, CCA) </span><span id="t1w_362" class="t sd_362"> </span><span id="t1x_362" class="t sc_362">AddressTranslation (vAddr, DATA, STORE) </span>
<span id="t1y_362" class="t sc_362">dataword </span><span id="t1z_362" class="t sd_362"> </span><span id="t20_362" class="t sc_362">GPR[rt] </span>
<span id="t21_362" class="t sc_362">if LLbit then </span>
<span id="t22_362" class="t sc_362">StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA) </span>
<span id="t23_362" class="t sc_362">endif </span>
<span id="t24_362" class="t sc_362">GPR[rt] </span><span id="t25_362" class="t sd_362"> </span><span id="t26_362" class="t sc_362">0 </span>
<span id="t27_362" class="t se_362">31 </span>
<span id="t28_362" class="t sc_362">|| LLbit </span>
<span id="t29_362" class="t s6_362">Exceptions: </span>
<span id="t2a_362" class="t s5_362">TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch, Reserved Instruction, Coprocessor Unusable </span>
<span id="t2b_362" class="t s6_362">Programming Notes: </span>
<span id="t2c_362" class="t s5_362">LLE and SCE are used to atomically update memory locations, as shown below. </span>
<span id="t2d_362" class="t sc_362">L1: </span>
<span id="t2e_362" class="t sc_362">LLE </span><span id="t2f_362" class="t sc_362">T1, (T0) </span><span id="t2g_362" class="t sc_362"># load counter </span>
<span id="t2h_362" class="t sc_362">ADDI </span><span id="t2i_362" class="t sc_362">T2, T1, 1 # increment </span>
<span id="t2j_362" class="t sc_362">SCE </span><span id="t2k_362" class="t sc_362">T2, (T0) </span><span id="t2l_362" class="t sc_362"># try to store, checking for atomicity </span>
<span id="t2m_362" class="t sc_362">BEQ </span><span id="t2n_362" class="t sc_362">T2, 0, L1 # if not atomic (0), try again </span>
<span id="t2o_362" class="t sc_362">NOP </span><span id="t2p_362" class="t sc_362"># branch-delay slot </span>
<span id="t2q_362" class="t s5_362">Exceptions between the LLE and SCE cause SCE to fail, so persistent exceptions must be avoided. Examples are </span>
<span id="t2r_362" class="t s5_362">arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
