// Seed: 866246448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_5;
  assign id_7 = id_1;
endmodule
module module_1 (
    input tri1 id_0
);
  integer id_2;
  assign id_2 = (id_0) + id_2;
  assign id_2 = -1;
  wire  id_3;
  logic id_4;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
