{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:26:23 2017 " "Info: Processing started: Wed Nov 22 09:26:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst18\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst18\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst17\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst17\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst18\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst18\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst17\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst17\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst16\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst16\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst16\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst16\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst15\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst15\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst15\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst15\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst14\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst14\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst14\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst14\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst13\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst13\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst13\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst13\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst12\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst12\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst12\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst12\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst10\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst10\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst10\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst10\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst8\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst8\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst8\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst8\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst7\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst7\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst7\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst7\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst6\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst6\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst6\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst6\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst5\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst5\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst5\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst5\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst3\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst3\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst3\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst3\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst2\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst2\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst2\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst2\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst1\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst1\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst1\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst1\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register ms_ff:inst18\|d_latch:inst1\|inst5~1 register ms_ff:inst\|d_latch:inst\|inst5~1 242.6 MHz 4.122 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 242.6 MHz between source register \"ms_ff:inst18\|d_latch:inst1\|inst5~1\" and destination register \"ms_ff:inst\|d_latch:inst\|inst5~1\" (period= 4.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.195 ns + Longest register register " "Info: + Longest register to register delay is 1.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ms_ff:inst18\|d_latch:inst1\|inst5~1 1 REG LCCOMB_X63_Y2_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst18\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ms_ff:inst18|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 0.549 ns inst9~0 2 COMB LCCOMB_X63_Y2_N0 2 " "Info: 2: + IC(0.274 ns) + CELL(0.275 ns) = 0.549 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { ms_ff:inst18|d_latch:inst1|inst5~1 inst9~0 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 104 776 824 136 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 1.195 ns ms_ff:inst\|d_latch:inst\|inst5~1 3 REG LCCOMB_X63_Y2_N28 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 1.195 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.668 ns ( 55.90 % ) " "Info: Total cell delay = 0.668 ns ( 55.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns ( 44.10 % ) " "Info: Total interconnect delay = 0.527 ns ( 44.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { ms_ff:inst18|d_latch:inst1|inst5~1 inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.195 ns" { ms_ff:inst18|d_latch:inst1|inst5~1 {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.274ns 0.253ns } { 0.000ns 0.275ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.441 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.150 ns) 3.441 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X63_Y2_N28 1 " "Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.41 % ) " "Info: Total cell delay = 1.012 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 70.59 % ) " "Info: Total interconnect delay = 2.429 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.444 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(0.150 ns) 3.444 ns ms_ff:inst18\|d_latch:inst1\|inst5~1 2 REG LCCOMB_X63_Y2_N20 1 " "Info: 2: + IC(2.432 ns) + CELL(0.150 ns) = 3.444 ns; Loc. = LCCOMB_X63_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst18\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { Clk ms_ff:inst18|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.38 % ) " "Info: Total cell delay = 1.012 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.432 ns ( 70.62 % ) " "Info: Total interconnect delay = 2.432 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { Clk ms_ff:inst18|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.444 ns" { Clk {} Clk~combout {} ms_ff:inst18|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.432ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { Clk ms_ff:inst18|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.444 ns" { Clk {} Clk~combout {} ms_ff:inst18|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.432ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.863 ns + " "Info: + Micro setup delay of destination is 0.863 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { ms_ff:inst18|d_latch:inst1|inst5~1 inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.195 ns" { ms_ff:inst18|d_latch:inst1|inst5~1 {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.274ns 0.253ns } { 0.000ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { Clk ms_ff:inst18|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.444 ns" { Clk {} Clk~combout {} ms_ff:inst18|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.432ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ms_ff:inst\|d_latch:inst\|inst5~1 A Clk 5.881 ns register " "Info: tsu for register \"ms_ff:inst\|d_latch:inst\|inst5~1\" (data pin = \"A\", clock pin = \"Clk\") is 5.881 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.459 ns + Longest pin register " "Info: + Longest pin to register delay is 8.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 80 272 440 96 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.542 ns) + CELL(0.419 ns) 7.813 ns inst9~0 2 COMB LCCOMB_X63_Y2_N0 2 " "Info: 2: + IC(6.542 ns) + CELL(0.419 ns) = 7.813 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { A inst9~0 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 104 776 824 136 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 8.459 ns ms_ff:inst\|d_latch:inst\|inst5~1 3 REG LCCOMB_X63_Y2_N28 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 8.459 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.664 ns ( 19.67 % ) " "Info: Total cell delay = 1.664 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.795 ns ( 80.33 % ) " "Info: Total interconnect delay = 6.795 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { A inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { A {} A~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 6.542ns 0.253ns } { 0.000ns 0.852ns 0.419ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.863 ns + " "Info: + Micro setup delay of destination is 0.863 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.441 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.150 ns) 3.441 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X63_Y2_N28 1 " "Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.41 % ) " "Info: Total cell delay = 1.012 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 70.59 % ) " "Info: Total interconnect delay = 2.429 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { A inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { A {} A~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 6.542ns 0.253ns } { 0.000ns 0.852ns 0.419ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q15 ms_ff:inst16\|d_latch:inst1\|inst5~1 8.981 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q15\" through register \"ms_ff:inst16\|d_latch:inst1\|inst5~1\" is 8.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.440 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.150 ns) 3.440 ns ms_ff:inst16\|d_latch:inst1\|inst5~1 2 REG LCCOMB_X63_Y2_N30 2 " "Info: 2: + IC(2.428 ns) + CELL(0.150 ns) = 3.440 ns; Loc. = LCCOMB_X63_Y2_N30; Fanout = 2; REG Node = 'ms_ff:inst16\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { Clk ms_ff:inst16|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.42 % ) " "Info: Total cell delay = 1.012 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.428 ns ( 70.58 % ) " "Info: Total interconnect delay = 2.428 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { Clk ms_ff:inst16|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { Clk {} Clk~combout {} ms_ff:inst16|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.428ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.541 ns + Longest register pin " "Info: + Longest register to pin delay is 5.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ms_ff:inst16\|d_latch:inst1\|inst5~1 1 REG LCCOMB_X63_Y2_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y2_N30; Fanout = 2; REG Node = 'ms_ff:inst16\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ms_ff:inst16|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(2.798 ns) 5.541 ns Q15 2 PIN PIN_AF13 0 " "Info: 2: + IC(2.743 ns) + CELL(2.798 ns) = 5.541 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'Q15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { ms_ff:inst16|d_latch:inst1|inst5~1 Q15 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 384 2248 2264 560 "Q15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 50.50 % ) " "Info: Total cell delay = 2.798 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.743 ns ( 49.50 % ) " "Info: Total interconnect delay = 2.743 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { ms_ff:inst16|d_latch:inst1|inst5~1 Q15 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { ms_ff:inst16|d_latch:inst1|inst5~1 {} Q15 {} } { 0.000ns 2.743ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { Clk ms_ff:inst16|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { Clk {} Clk~combout {} ms_ff:inst16|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.428ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { ms_ff:inst16|d_latch:inst1|inst5~1 Q15 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { ms_ff:inst16|d_latch:inst1|inst5~1 {} Q15 {} } { 0.000ns 2.743ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A Q1 11.233 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"Q1\" is 11.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 80 272 440 96 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.542 ns) + CELL(0.419 ns) 7.813 ns inst9~0 2 COMB LCCOMB_X63_Y2_N0 2 " "Info: 2: + IC(6.542 ns) + CELL(0.419 ns) = 7.813 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { A inst9~0 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 104 776 824 136 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(2.818 ns) 11.233 ns Q1 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.602 ns) + CELL(2.818 ns) = 11.233 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { inst9~0 Q1 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 344 992 1008 520 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.089 ns ( 36.40 % ) " "Info: Total cell delay = 4.089 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.144 ns ( 63.60 % ) " "Info: Total interconnect delay = 7.144 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.233 ns" { A inst9~0 Q1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.233 ns" { A {} A~combout {} inst9~0 {} Q1 {} } { 0.000ns 0.000ns 6.542ns 0.602ns } { 0.000ns 0.852ns 0.419ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ms_ff:inst\|d_latch:inst\|inst5~1 D Clk -0.629 ns register " "Info: th for register \"ms_ff:inst\|d_latch:inst\|inst5~1\" (data pin = \"D\", clock pin = \"Clk\") is -0.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.441 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 280 272 440 296 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.150 ns) 3.441 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X63_Y2_N28 1 " "Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.41 % ) " "Info: Total cell delay = 1.012 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 70.59 % ) " "Info: Total interconnect delay = 2.429 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.070 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 208 336 504 224 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.438 ns) 3.424 ns inst9~0 2 COMB LCCOMB_X63_Y2_N0 2 " "Info: 2: + IC(1.987 ns) + CELL(0.438 ns) = 3.424 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { D inst9~0 } "NODE_NAME" } } { "mod_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/mod_block.bdf" { { 104 776 824 136 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 4.070 ns ms_ff:inst\|d_latch:inst\|inst5~1 3 REG LCCOMB_X63_Y2_N28 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 4.070 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 44.96 % ) " "Info: Total cell delay = 1.830 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.240 ns ( 55.04 % ) " "Info: Total interconnect delay = 2.240 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { D inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { D {} D~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 1.987ns 0.253ns } { 0.000ns 0.999ns 0.438ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { D inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { D {} D~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 1.987ns 0.253ns } { 0.000ns 0.999ns 0.438ns 0.393ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 34 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:26:24 2017 " "Info: Processing ended: Wed Nov 22 09:26:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
