

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
aa213ff68cab570b6ad61b761a719a82  /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/NQU
Running md5sum using "md5sum /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/NQU > _cuobjdump_complete_output_hG5aF1"
Parsing file _cuobjdump_complete_output_hG5aF1
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17387_39_non_const_mask" from 0x0 to 0xf00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17388_39_non_const_l_mask" from 0xf00 to 0x1e00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17389_39_non_const_r_mask" from 0x1e00 to 0x2d00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17390_39_non_const_m" from 0x2d00 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17392_39_non_const_sum" from 0x3c00 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (_1.ptx:72) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:189) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c0 (_1.ptx:77) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:189) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c0 (_1.ptx:125) @%p2 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:179) mov.u32 %r130, %r131;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x200 (_1.ptx:137) @%p3 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:179) mov.u32 %r130, %r131;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (_1.ptx:144) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:179) mov.u32 %r130, %r131;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2b8 (_1.ptx:168) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:179) mov.u32 %r130, %r131;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2e0 (_1.ptx:182) @%p5 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:185) st.shared.u32 [%rl5], %r132;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x320 (_1.ptx:198) @!%p8 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x360 (_1.ptx:213) @%p9 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (_1.ptx:223) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3a0 (_1.ptx:228) @%p10 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:238) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3e0 (_1.ptx:243) @%p11 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:253) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x420 (_1.ptx:258) @%p12 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (_1.ptx:268) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x460 (_1.ptx:273) @%p13 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (_1.ptx:283) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a0 (_1.ptx:288) @%p14 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4e0 (_1.ptx:303) @%p15 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kh7ViV"
Running: cat _ptx_kh7ViV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SG6HWO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SG6HWO --output-file  /dev/null 2> _ptx_kh7ViVinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=16, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kh7ViV _ptx2_SG6HWO _ptx_kh7ViVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 8 queen = 92  time = 0.012000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Mon Jun  6 22:47:32 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(28,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 103571 (ipc=103.6) sim_rate=51785 (inst/sec) elapsed = 0:0:00:02 / Mon Jun  6 22:47:33 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 120764 (ipc=80.5) sim_rate=40254 (inst/sec) elapsed = 0:0:00:03 / Mon Jun  6 22:47:34 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(10,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 243933 (ipc=97.6) sim_rate=60983 (inst/sec) elapsed = 0:0:00:04 / Mon Jun  6 22:47:35 2016
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 266014 (ipc=88.7) sim_rate=53202 (inst/sec) elapsed = 0:0:00:05 / Mon Jun  6 22:47:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3039,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3040,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3056,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3057,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3058,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3059,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3060,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3061,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3062,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3063,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3064,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3065,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3066,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3068,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3071,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3072,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3072,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3073,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3074,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3075,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3076,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3078,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3079,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3080,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3082,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3083,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3084,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3085,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3086,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3087,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3088,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3090,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3091,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3092,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3093,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3094,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3095,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3096,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3097,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3102,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3103,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3104,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3105,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3105,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3106,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3108,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3108,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3109,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3109,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3110,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3111,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(69,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3113,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3114,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3115,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3117,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3118,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3119,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3120,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3120,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3121,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3122,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3123,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3125,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3126,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3127,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3129,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3130,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3131,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3132,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3132,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3133,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3136,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3137,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3166,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3167,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3170,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3175,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3176,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(51,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(83,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 501335 (ipc=143.2) sim_rate=71619 (inst/sec) elapsed = 0:0:00:07 / Mon Jun  6 22:47:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3641,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3642,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3655,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3656,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3658,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3659,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3661,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3662,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3667,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3668,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3677,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3680,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3683,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3684,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3686,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3687,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3689,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3690,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3694,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3695,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3695,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3696,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3698,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3699,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3701,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3702,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3707,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3708,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3710,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3711,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3717,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3718,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3720,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3721,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3744,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3745,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3794,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3795,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3812,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3813,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3813,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3814,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3815,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3816,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3817,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3818,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3821,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3821,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3822,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3823,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3824,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3825,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3826,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3828,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3829,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3829,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3831,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3832,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3836,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3837,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3837,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3839,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3840,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3844,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3844,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3845,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3845,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3846,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3847,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3849,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3850,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3850,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3851,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3853,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3854,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3856,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3857,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3858,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3858,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3859,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3859,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(127,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 693134 (ipc=173.3) sim_rate=86641 (inst/sec) elapsed = 0:0:00:08 / Mon Jun  6 22:47:39 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(117,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4237,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4238,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4241,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4242,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4251,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4252,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4254,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4255,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4257,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4260,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4261,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4271,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4272,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4372,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4373,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4388,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4389,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4390,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4391,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4392,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4393,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4394,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4395,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4396,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4397,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4398,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4400,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4402,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4403,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4404,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4405,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4408,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4409,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4409,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4410,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4412,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4413,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4413,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4414,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4414,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4415,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4416,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4417,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4418,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4419,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4420,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4422,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4423,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4429,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4430,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4439,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4440,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4443,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4444,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4446,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4447,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4449,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4457,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4458,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4460,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4461,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(142,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4472,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4473,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4477,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4478,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4479,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4480,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4481,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4482,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 873501 (ipc=194.1) sim_rate=87350 (inst/sec) elapsed = 0:0:00:10 / Mon Jun  6 22:47:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4510,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4511,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4527,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4590,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4605,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4606,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4606,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4607,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4608,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4609,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4629,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4630,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(171,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4825,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4826,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4829,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4830,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4845,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4846,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4849,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4850,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4853,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4854,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4855,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4856,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4863,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4864,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(183,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4956,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4957,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4978,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4979,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4982,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4985,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4986,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4991,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4992,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4994,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4995,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4997,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4998,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1076860 (ipc=215.4) sim_rate=89738 (inst/sec) elapsed = 0:0:00:12 / Mon Jun  6 22:47:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5000,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5001,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5003,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5006,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5007,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5009,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5010,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5012,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5013,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5015,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5016,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5018,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5019,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5022,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5024,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5025,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5033,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5034,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5035,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5036,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5040,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5041,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5046,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5047,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(198,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5159,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5160,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5175,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5176,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5178,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5181,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5183,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5183,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5184,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5184,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5185,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5186,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5187,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5188,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5189,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5190,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5193,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5193,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5194,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5200,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5201,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5209,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5210,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5222,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5223,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5230,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5231,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5244,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5245,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5252,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5253,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(190,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5418,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5419,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5424,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5425,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5439,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5440,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5446,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5447,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5451,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5452,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5462,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5463,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5464,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5465,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1302979 (ipc=236.9) sim_rate=93069 (inst/sec) elapsed = 0:0:00:14 / Mon Jun  6 22:47:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5553,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5572,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5573,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5573,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5574,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5578,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5579,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5586,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5587,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5588,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5589,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(229,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5602,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5605,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5606,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5705,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5706,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5722,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5723,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5724,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5726,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5727,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5728,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5729,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5731,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5732,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5732,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5733,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5736,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5736,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5737,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5737,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5738,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5742,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5742,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5743,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5743,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5747,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5748,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5784,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5785,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5787,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5788,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5793,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5793,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5794,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5794,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5797,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5798,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(245,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5844,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5846,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5847,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5850,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5852,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5852,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5856,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5860,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5862,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5878,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1487761 (ipc=248.0) sim_rate=92985 (inst/sec) elapsed = 0:0:00:16 / Mon Jun  6 22:47:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6011,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6024,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6033,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6147,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6164,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6168,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6169,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6172,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6178,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6183,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6209,0), 1 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(251,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6298,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6305,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6308,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6318,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6325,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6332,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6335,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6338,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6342,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6351,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6389,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6402,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6417,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6473,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1529477 (ipc=235.3) sim_rate=89969 (inst/sec) elapsed = 0:0:00:17 / Mon Jun  6 22:47:48 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1537068 (ipc=146.4) sim_rate=85392 (inst/sec) elapsed = 0:0:00:18 / Mon Jun  6 22:47:49 2016
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1544802 (ipc=106.5) sim_rate=81305 (inst/sec) elapsed = 0:0:00:19 / Mon Jun  6 22:47:50 2016
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1550656 (ipc=88.6) sim_rate=77532 (inst/sec) elapsed = 0:0:00:20 / Mon Jun  6 22:47:51 2016
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1557226 (ipc=74.2) sim_rate=74153 (inst/sec) elapsed = 0:0:00:21 / Mon Jun  6 22:47:52 2016
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1561975 (ipc=63.8) sim_rate=70998 (inst/sec) elapsed = 0:0:00:22 / Mon Jun  6 22:47:53 2016
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1565149 (ipc=56.9) sim_rate=68049 (inst/sec) elapsed = 0:0:00:23 / Mon Jun  6 22:47:54 2016
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 1567775 (ipc=50.6) sim_rate=65323 (inst/sec) elapsed = 0:0:00:24 / Mon Jun  6 22:47:55 2016
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 1572593 (ipc=44.9) sim_rate=62903 (inst/sec) elapsed = 0:0:00:25 / Mon Jun  6 22:47:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35115,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 35116
gpu_sim_insn = 1572593
gpu_ipc =      44.7828
gpu_tot_sim_cycle = 35116
gpu_tot_sim_insn = 1572593
gpu_tot_ipc =      44.7828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 958
gpu_stall_icnt2sh    = 518
gpu_total_sim_rate=62903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36044
	L1I_total_cache_misses = 979
	L1I_total_cache_miss_rate = 0.0272
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 259
	L1D_total_cache_misses = 259
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4725
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4245
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35065
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 979
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
570, 366, 366, 570, 366, 366, 475, 305, 305, 
gpgpu_n_tot_thrd_icount = 1939808
gpgpu_n_tot_w_icount = 60619
gpgpu_n_stall_shd_mem = 4320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 63
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 107513
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 148459
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 900
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5593	W0_Idle:116083	W0_Scoreboard:65727	W1:2851	W2:1326	W3:156	W4:1266	W5:335	W6:199	W7:326	W8:1343	W9:357	W10:418	W11:254	W12:414	W13:350	W14:130	W15:64	W16:1108	W17:20	W18:0	W19:0	W20:20	W21:789	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:48637
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 984 {8:123,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408 {136:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 16728 {136:123,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 363 
averagemflatency = 193 
max_icnt2mem_latency = 63 
max_icnt2sh_latency = 35115 
mrq_lat_table:32 	1 	7 	10 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	222 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	337 	33 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5 	13 	0 	0 	0 	0 	0 	0 	88 	167 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       312         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1432         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1132      3021         0         0         0      1163         0         0         0      1722         0         0         0      2007         0         0 
dram[3]:      1406      3776         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2066      4568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2724      5687         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 55/15 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         1         0         0         0         1         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 23
min_bank_accesses = 0!
chip skew: 7/2 = 3.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1459    none      none      none         268    none      none      none         268    none      none      none         268    none      none  
dram[3]:          0      1194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       363         0         0         0       268         0         0         0       268         0         0         0       268         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       272         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46341 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=0.0002589
n_activity=144 dram_eff=0.08333
bk0: 6a 46280i bk1: 0a 46350i bk2: 0a 46352i bk3: 0a 46352i bk4: 0a 46352i bk5: 0a 46352i bk6: 0a 46352i bk7: 0a 46352i bk8: 0a 46352i bk9: 0a 46352i bk10: 0a 46352i bk11: 0a 46352i bk12: 0a 46352i bk13: 0a 46352i bk14: 0a 46352i bk15: 0a 46352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46347 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0001726
n_activity=55 dram_eff=0.1455
bk0: 4a 46332i bk1: 0a 46352i bk2: 0a 46352i bk3: 0a 46352i bk4: 0a 46352i bk5: 0a 46352i bk6: 0a 46352i bk7: 0a 46352i bk8: 0a 46352i bk9: 0a 46352i bk10: 0a 46352i bk11: 0a 46352i bk12: 0a 46352i bk13: 0a 46352i bk14: 0a 46352i bk15: 0a 46352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46325 n_act=5 n_pre=0 n_req=15 n_rd=14 n_write=8 bw_util=0.0009493
n_activity=273 dram_eff=0.1612
bk0: 4a 46332i bk1: 4a 46283i bk2: 0a 46352i bk3: 0a 46352i bk4: 0a 46353i bk5: 2a 46336i bk6: 0a 46351i bk7: 0a 46352i bk8: 0a 46352i bk9: 2a 46335i bk10: 0a 46351i bk11: 0a 46352i bk12: 0a 46352i bk13: 2a 46336i bk14: 0a 46351i bk15: 0a 46351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00362444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46334 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=0.0006904
n_activity=157 dram_eff=0.2038
bk0: 4a 46332i bk1: 4a 46283i bk2: 0a 46351i bk3: 0a 46352i bk4: 0a 46352i bk5: 0a 46352i bk6: 0a 46352i bk7: 0a 46352i bk8: 0a 46352i bk9: 0a 46352i bk10: 0a 46352i bk11: 0a 46352i bk12: 0a 46352i bk13: 0a 46352i bk14: 0a 46352i bk15: 0a 46352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000776666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46334 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=0.0006904
n_activity=156 dram_eff=0.2051
bk0: 4a 46332i bk1: 4a 46281i bk2: 0a 46351i bk3: 0a 46352i bk4: 0a 46352i bk5: 0a 46352i bk6: 0a 46352i bk7: 0a 46352i bk8: 0a 46352i bk9: 0a 46352i bk10: 0a 46352i bk11: 0a 46352i bk12: 0a 46352i bk13: 0a 46352i bk14: 0a 46352i bk15: 0a 46352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46352 n_nop=46336 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=0.0006041
n_activity=141 dram_eff=0.1986
bk0: 2a 46336i bk1: 4a 46281i bk2: 0a 46352i bk3: 0a 46352i bk4: 0a 46352i bk5: 0a 46352i bk6: 0a 46352i bk7: 0a 46352i bk8: 0a 46352i bk9: 0a 46352i bk10: 0a 46352i bk11: 0a 46352i bk12: 0a 46352i bk13: 0a 46352i bk14: 0a 46352i bk15: 0a 46352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00192009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 3, Miss_rate = 0.067, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 67, Miss = 5, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 114
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 189
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 188
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 193
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 182
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 119
L2_total_cache_accesses = 397
L2_total_cache_misses = 23
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1528
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 816
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=931
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6071
	minimum = 6
	maximum = 60
Network latency average = 10.3287
	minimum = 6
	maximum = 60
Slowest packet = 310
Flit latency average = 9.53788
	minimum = 6
	maximum = 59
Slowest flit = 872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000837436
	minimum = 0 (at node 16)
	maximum = 0.00190796 (at node 20)
Accepted packet rate average = 0.000837436
	minimum = 0 (at node 16)
	maximum = 0.00190796 (at node 20)
Injected flit rate average = 0.00167065
	minimum = 0 (at node 16)
	maximum = 0.00555302 (at node 15)
Accepted flit rate average= 0.00167065
	minimum = 0 (at node 16)
	maximum = 0.00373049 (at node 20)
Injected packet length average = 1.99496
Accepted packet length average = 1.99496
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.3287 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 9.53788 (1 samples)
	minimum = 6 (1 samples)
	maximum = 59 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000837436 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00190796 (1 samples)
Accepted packet rate average = 0.000837436 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00190796 (1 samples)
Injected flit rate average = 0.00167065 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00555302 (1 samples)
Accepted flit rate average = 0.00167065 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00373049 (1 samples)
Injected packet size average = 1.99496 (1 samples)
Accepted packet size average = 1.99496 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 62903 (inst/sec)
gpgpu_simulation_rate = 1404 (cycle/sec)
GPU: 8 queen = 92  time = 24222.675781 msec
