
build/oroca_bldc.elf:     file format elf32-littlearm


Disassembly of section .text:

0800c000 <Reset_Handler>:
 800c000:	b672      	cpsid	i
 800c002:	4833      	ldr	r0, [pc, #204]	; (800c0d0 <endfiniloop+0x4>)
 800c004:	f380 8809 	msr	PSP, r0
 800c008:	f240 0000 	movw	r0, #0
 800c00c:	f2cc 0000 	movt	r0, #49152	; 0xc000
 800c010:	f64e 7134 	movw	r1, #61236	; 0xef34
 800c014:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c018:	6008      	str	r0, [r1, #0]
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f240 0000 	movw	r0, #0
 800c026:	f2c0 00f0 	movt	r0, #240	; 0xf0
 800c02a:	f64e 5188 	movw	r1, #60808	; 0xed88
 800c02e:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c032:	6008      	str	r0, [r1, #0]
 800c034:	f3bf 8f4f 	dsb	sy
 800c038:	f3bf 8f6f 	isb	sy
 800c03c:	f04f 0000 	mov.w	r0, #0
 800c040:	eee1 0a10 	vmsr	fpscr, r0
 800c044:	f64e 713c 	movw	r1, #61244	; 0xef3c
 800c048:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c04c:	6008      	str	r0, [r1, #0]
 800c04e:	2006      	movs	r0, #6
 800c050:	f380 8814 	msr	CONTROL, r0
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f000 fc92 	bl	800c980 <__core_init>
 800c05c:	f003 fd68 	bl	800fb30 <__early_init>
 800c060:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
 800c064:	491b      	ldr	r1, [pc, #108]	; (800c0d4 <endfiniloop+0x8>)
 800c066:	4a1c      	ldr	r2, [pc, #112]	; (800c0d8 <endfiniloop+0xc>)

0800c068 <msloop>:
 800c068:	4291      	cmp	r1, r2
 800c06a:	bf3c      	itt	cc
 800c06c:	f841 0b04 	strcc.w	r0, [r1], #4
 800c070:	e7fa      	bcc.n	800c068 <msloop>
 800c072:	491a      	ldr	r1, [pc, #104]	; (800c0dc <endfiniloop+0x10>)
 800c074:	4a16      	ldr	r2, [pc, #88]	; (800c0d0 <endfiniloop+0x4>)

0800c076 <psloop>:
 800c076:	4291      	cmp	r1, r2
 800c078:	bf3c      	itt	cc
 800c07a:	f841 0b04 	strcc.w	r0, [r1], #4
 800c07e:	e7fa      	bcc.n	800c076 <psloop>
 800c080:	4917      	ldr	r1, [pc, #92]	; (800c0e0 <endfiniloop+0x14>)
 800c082:	4a18      	ldr	r2, [pc, #96]	; (800c0e4 <endfiniloop+0x18>)
 800c084:	4b18      	ldr	r3, [pc, #96]	; (800c0e8 <endfiniloop+0x1c>)

0800c086 <dloop>:
 800c086:	429a      	cmp	r2, r3
 800c088:	bf3e      	ittt	cc
 800c08a:	f851 0b04 	ldrcc.w	r0, [r1], #4
 800c08e:	f842 0b04 	strcc.w	r0, [r2], #4
 800c092:	e7f8      	bcc.n	800c086 <dloop>
 800c094:	2000      	movs	r0, #0
 800c096:	4915      	ldr	r1, [pc, #84]	; (800c0ec <endfiniloop+0x20>)
 800c098:	4a15      	ldr	r2, [pc, #84]	; (800c0f0 <endfiniloop+0x24>)

0800c09a <bloop>:
 800c09a:	4291      	cmp	r1, r2
 800c09c:	bf3c      	itt	cc
 800c09e:	f841 0b04 	strcc.w	r0, [r1], #4
 800c0a2:	e7fa      	bcc.n	800c09a <bloop>
 800c0a4:	f000 fc74 	bl	800c990 <__late_init>
 800c0a8:	4c12      	ldr	r4, [pc, #72]	; (800c0f4 <endfiniloop+0x28>)
 800c0aa:	4d13      	ldr	r5, [pc, #76]	; (800c0f8 <endfiniloop+0x2c>)

0800c0ac <initloop>:
 800c0ac:	42ac      	cmp	r4, r5
 800c0ae:	da03      	bge.n	800c0b8 <endinitloop>
 800c0b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0b4:	4788      	blx	r1
 800c0b6:	e7f9      	b.n	800c0ac <initloop>

0800c0b8 <endinitloop>:
 800c0b8:	f005 fb1a 	bl	80116f0 <main>
 800c0bc:	4c0f      	ldr	r4, [pc, #60]	; (800c0fc <endfiniloop+0x30>)
 800c0be:	4d10      	ldr	r5, [pc, #64]	; (800c100 <endfiniloop+0x34>)

0800c0c0 <finiloop>:
 800c0c0:	42ac      	cmp	r4, r5
 800c0c2:	da03      	bge.n	800c0cc <endfiniloop>
 800c0c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0c8:	4788      	blx	r1
 800c0ca:	e7f9      	b.n	800c0c0 <finiloop>

0800c0cc <endfiniloop>:
 800c0cc:	f000 bc68 	b.w	800c9a0 <__default_exit>
 800c0d0:	20000800 	.word	0x20000800
 800c0d4:	20000000 	.word	0x20000000
 800c0d8:	20000400 	.word	0x20000400
 800c0dc:	20000400 	.word	0x20000400
 800c0e0:	08012e28 	.word	0x08012e28
 800c0e4:	20000800 	.word	0x20000800
 800c0e8:	20000c3c 	.word	0x20000c3c
 800c0ec:	20000c40 	.word	0x20000c40
 800c0f0:	20001ee4 	.word	0x20001ee4
 800c0f4:	0800c000 	.word	0x0800c000
 800c0f8:	0800c000 	.word	0x0800c000
 800c0fc:	0800c000 	.word	0x0800c000
 800c100:	0800c000 	.word	0x0800c000
	...

0800c110 <_port_switch>:
 800c110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	ed2d 8a10 	vpush	{s16-s31}
 800c118:	f8c1 d00c 	str.w	sp, [r1, #12]
 800c11c:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800c120:	ecbd 8a10 	vpop	{s16-s31}
 800c124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c128 <_port_thread_start>:
 800c128:	2300      	movs	r3, #0
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	4628      	mov	r0, r5
 800c130:	47a0      	blx	r4
 800c132:	2000      	movs	r0, #0
 800c134:	f000 ff34 	bl	800cfa0 <chThdExit>

0800c138 <_port_switch_from_isr>:
 800c138:	f000 fe62 	bl	800ce00 <chSchDoReschedule>

0800c13c <_port_exit_from_isr>:
 800c13c:	df00      	svc	0
 800c13e:	e7fe      	b.n	800c13e <_port_exit_from_isr+0x2>

0800c140 <__aeabi_drsub>:
 800c140:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800c144:	e002      	b.n	800c14c <__adddf3>
 800c146:	bf00      	nop

0800c148 <__aeabi_dsub>:
 800c148:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800c14c <__adddf3>:
 800c14c:	b530      	push	{r4, r5, lr}
 800c14e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c152:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c156:	ea94 0f05 	teq	r4, r5
 800c15a:	bf08      	it	eq
 800c15c:	ea90 0f02 	teqeq	r0, r2
 800c160:	bf1f      	itttt	ne
 800c162:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c166:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c16a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c16e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c172:	f000 80e2 	beq.w	800c33a <__adddf3+0x1ee>
 800c176:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c17a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c17e:	bfb8      	it	lt
 800c180:	426d      	neglt	r5, r5
 800c182:	dd0c      	ble.n	800c19e <__adddf3+0x52>
 800c184:	442c      	add	r4, r5
 800c186:	ea80 0202 	eor.w	r2, r0, r2
 800c18a:	ea81 0303 	eor.w	r3, r1, r3
 800c18e:	ea82 0000 	eor.w	r0, r2, r0
 800c192:	ea83 0101 	eor.w	r1, r3, r1
 800c196:	ea80 0202 	eor.w	r2, r0, r2
 800c19a:	ea81 0303 	eor.w	r3, r1, r3
 800c19e:	2d36      	cmp	r5, #54	; 0x36
 800c1a0:	bf88      	it	hi
 800c1a2:	bd30      	pophi	{r4, r5, pc}
 800c1a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c1a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c1ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800c1b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c1b4:	d002      	beq.n	800c1bc <__adddf3+0x70>
 800c1b6:	4240      	negs	r0, r0
 800c1b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c1bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800c1c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c1c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c1c8:	d002      	beq.n	800c1d0 <__adddf3+0x84>
 800c1ca:	4252      	negs	r2, r2
 800c1cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c1d0:	ea94 0f05 	teq	r4, r5
 800c1d4:	f000 80a7 	beq.w	800c326 <__adddf3+0x1da>
 800c1d8:	f1a4 0401 	sub.w	r4, r4, #1
 800c1dc:	f1d5 0e20 	rsbs	lr, r5, #32
 800c1e0:	db0d      	blt.n	800c1fe <__adddf3+0xb2>
 800c1e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c1e6:	fa22 f205 	lsr.w	r2, r2, r5
 800c1ea:	1880      	adds	r0, r0, r2
 800c1ec:	f141 0100 	adc.w	r1, r1, #0
 800c1f0:	fa03 f20e 	lsl.w	r2, r3, lr
 800c1f4:	1880      	adds	r0, r0, r2
 800c1f6:	fa43 f305 	asr.w	r3, r3, r5
 800c1fa:	4159      	adcs	r1, r3
 800c1fc:	e00e      	b.n	800c21c <__adddf3+0xd0>
 800c1fe:	f1a5 0520 	sub.w	r5, r5, #32
 800c202:	f10e 0e20 	add.w	lr, lr, #32
 800c206:	2a01      	cmp	r2, #1
 800c208:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c20c:	bf28      	it	cs
 800c20e:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c212:	fa43 f305 	asr.w	r3, r3, r5
 800c216:	18c0      	adds	r0, r0, r3
 800c218:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c21c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c220:	d507      	bpl.n	800c232 <__adddf3+0xe6>
 800c222:	f04f 0e00 	mov.w	lr, #0
 800c226:	f1dc 0c00 	rsbs	ip, ip, #0
 800c22a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c22e:	eb6e 0101 	sbc.w	r1, lr, r1
 800c232:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c236:	d31b      	bcc.n	800c270 <__adddf3+0x124>
 800c238:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c23c:	d30c      	bcc.n	800c258 <__adddf3+0x10c>
 800c23e:	0849      	lsrs	r1, r1, #1
 800c240:	ea5f 0030 	movs.w	r0, r0, rrx
 800c244:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c248:	f104 0401 	add.w	r4, r4, #1
 800c24c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c250:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800c254:	f080 809a 	bcs.w	800c38c <__adddf3+0x240>
 800c258:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800c25c:	bf08      	it	eq
 800c25e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c262:	f150 0000 	adcs.w	r0, r0, #0
 800c266:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c26a:	ea41 0105 	orr.w	r1, r1, r5
 800c26e:	bd30      	pop	{r4, r5, pc}
 800c270:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c274:	4140      	adcs	r0, r0
 800c276:	eb41 0101 	adc.w	r1, r1, r1
 800c27a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c27e:	f1a4 0401 	sub.w	r4, r4, #1
 800c282:	d1e9      	bne.n	800c258 <__adddf3+0x10c>
 800c284:	f091 0f00 	teq	r1, #0
 800c288:	bf04      	itt	eq
 800c28a:	4601      	moveq	r1, r0
 800c28c:	2000      	moveq	r0, #0
 800c28e:	fab1 f381 	clz	r3, r1
 800c292:	bf08      	it	eq
 800c294:	3320      	addeq	r3, #32
 800c296:	f1a3 030b 	sub.w	r3, r3, #11
 800c29a:	f1b3 0220 	subs.w	r2, r3, #32
 800c29e:	da0c      	bge.n	800c2ba <__adddf3+0x16e>
 800c2a0:	320c      	adds	r2, #12
 800c2a2:	dd08      	ble.n	800c2b6 <__adddf3+0x16a>
 800c2a4:	f102 0c14 	add.w	ip, r2, #20
 800c2a8:	f1c2 020c 	rsb	r2, r2, #12
 800c2ac:	fa01 f00c 	lsl.w	r0, r1, ip
 800c2b0:	fa21 f102 	lsr.w	r1, r1, r2
 800c2b4:	e00c      	b.n	800c2d0 <__adddf3+0x184>
 800c2b6:	f102 0214 	add.w	r2, r2, #20
 800c2ba:	bfd8      	it	le
 800c2bc:	f1c2 0c20 	rsble	ip, r2, #32
 800c2c0:	fa01 f102 	lsl.w	r1, r1, r2
 800c2c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c2c8:	bfdc      	itt	le
 800c2ca:	ea41 010c 	orrle.w	r1, r1, ip
 800c2ce:	4090      	lslle	r0, r2
 800c2d0:	1ae4      	subs	r4, r4, r3
 800c2d2:	bfa2      	ittt	ge
 800c2d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c2d8:	4329      	orrge	r1, r5
 800c2da:	bd30      	popge	{r4, r5, pc}
 800c2dc:	ea6f 0404 	mvn.w	r4, r4
 800c2e0:	3c1f      	subs	r4, #31
 800c2e2:	da1c      	bge.n	800c31e <__adddf3+0x1d2>
 800c2e4:	340c      	adds	r4, #12
 800c2e6:	dc0e      	bgt.n	800c306 <__adddf3+0x1ba>
 800c2e8:	f104 0414 	add.w	r4, r4, #20
 800c2ec:	f1c4 0220 	rsb	r2, r4, #32
 800c2f0:	fa20 f004 	lsr.w	r0, r0, r4
 800c2f4:	fa01 f302 	lsl.w	r3, r1, r2
 800c2f8:	ea40 0003 	orr.w	r0, r0, r3
 800c2fc:	fa21 f304 	lsr.w	r3, r1, r4
 800c300:	ea45 0103 	orr.w	r1, r5, r3
 800c304:	bd30      	pop	{r4, r5, pc}
 800c306:	f1c4 040c 	rsb	r4, r4, #12
 800c30a:	f1c4 0220 	rsb	r2, r4, #32
 800c30e:	fa20 f002 	lsr.w	r0, r0, r2
 800c312:	fa01 f304 	lsl.w	r3, r1, r4
 800c316:	ea40 0003 	orr.w	r0, r0, r3
 800c31a:	4629      	mov	r1, r5
 800c31c:	bd30      	pop	{r4, r5, pc}
 800c31e:	fa21 f004 	lsr.w	r0, r1, r4
 800c322:	4629      	mov	r1, r5
 800c324:	bd30      	pop	{r4, r5, pc}
 800c326:	f094 0f00 	teq	r4, #0
 800c32a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800c32e:	bf06      	itte	eq
 800c330:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800c334:	3401      	addeq	r4, #1
 800c336:	3d01      	subne	r5, #1
 800c338:	e74e      	b.n	800c1d8 <__adddf3+0x8c>
 800c33a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c33e:	bf18      	it	ne
 800c340:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c344:	d029      	beq.n	800c39a <__adddf3+0x24e>
 800c346:	ea94 0f05 	teq	r4, r5
 800c34a:	bf08      	it	eq
 800c34c:	ea90 0f02 	teqeq	r0, r2
 800c350:	d005      	beq.n	800c35e <__adddf3+0x212>
 800c352:	ea54 0c00 	orrs.w	ip, r4, r0
 800c356:	bf04      	itt	eq
 800c358:	4619      	moveq	r1, r3
 800c35a:	4610      	moveq	r0, r2
 800c35c:	bd30      	pop	{r4, r5, pc}
 800c35e:	ea91 0f03 	teq	r1, r3
 800c362:	bf1e      	ittt	ne
 800c364:	2100      	movne	r1, #0
 800c366:	2000      	movne	r0, #0
 800c368:	bd30      	popne	{r4, r5, pc}
 800c36a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c36e:	d105      	bne.n	800c37c <__adddf3+0x230>
 800c370:	0040      	lsls	r0, r0, #1
 800c372:	4149      	adcs	r1, r1
 800c374:	bf28      	it	cs
 800c376:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800c37a:	bd30      	pop	{r4, r5, pc}
 800c37c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800c380:	bf3c      	itt	cc
 800c382:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800c386:	bd30      	popcc	{r4, r5, pc}
 800c388:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c38c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800c390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c394:	f04f 0000 	mov.w	r0, #0
 800c398:	bd30      	pop	{r4, r5, pc}
 800c39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c39e:	bf1a      	itte	ne
 800c3a0:	4619      	movne	r1, r3
 800c3a2:	4610      	movne	r0, r2
 800c3a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c3a8:	bf1c      	itt	ne
 800c3aa:	460b      	movne	r3, r1
 800c3ac:	4602      	movne	r2, r0
 800c3ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c3b2:	bf06      	itte	eq
 800c3b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c3b8:	ea91 0f03 	teqeq	r1, r3
 800c3bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800c3c0:	bd30      	pop	{r4, r5, pc}
 800c3c2:	bf00      	nop

0800c3c4 <__aeabi_ui2d>:
 800c3c4:	f090 0f00 	teq	r0, #0
 800c3c8:	bf04      	itt	eq
 800c3ca:	2100      	moveq	r1, #0
 800c3cc:	4770      	bxeq	lr
 800c3ce:	b530      	push	{r4, r5, lr}
 800c3d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3d8:	f04f 0500 	mov.w	r5, #0
 800c3dc:	f04f 0100 	mov.w	r1, #0
 800c3e0:	e750      	b.n	800c284 <__adddf3+0x138>
 800c3e2:	bf00      	nop

0800c3e4 <__aeabi_i2d>:
 800c3e4:	f090 0f00 	teq	r0, #0
 800c3e8:	bf04      	itt	eq
 800c3ea:	2100      	moveq	r1, #0
 800c3ec:	4770      	bxeq	lr
 800c3ee:	b530      	push	{r4, r5, lr}
 800c3f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800c3fc:	bf48      	it	mi
 800c3fe:	4240      	negmi	r0, r0
 800c400:	f04f 0100 	mov.w	r1, #0
 800c404:	e73e      	b.n	800c284 <__adddf3+0x138>
 800c406:	bf00      	nop

0800c408 <__aeabi_f2d>:
 800c408:	0042      	lsls	r2, r0, #1
 800c40a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c40e:	ea4f 0131 	mov.w	r1, r1, rrx
 800c412:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c416:	bf1f      	itttt	ne
 800c418:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800c41c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c420:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800c424:	4770      	bxne	lr
 800c426:	f092 0f00 	teq	r2, #0
 800c42a:	bf14      	ite	ne
 800c42c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c430:	4770      	bxeq	lr
 800c432:	b530      	push	{r4, r5, lr}
 800c434:	f44f 7460 	mov.w	r4, #896	; 0x380
 800c438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c43c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c440:	e720      	b.n	800c284 <__adddf3+0x138>
 800c442:	bf00      	nop

0800c444 <__aeabi_ul2d>:
 800c444:	ea50 0201 	orrs.w	r2, r0, r1
 800c448:	bf08      	it	eq
 800c44a:	4770      	bxeq	lr
 800c44c:	b530      	push	{r4, r5, lr}
 800c44e:	f04f 0500 	mov.w	r5, #0
 800c452:	e00a      	b.n	800c46a <__aeabi_l2d+0x16>

0800c454 <__aeabi_l2d>:
 800c454:	ea50 0201 	orrs.w	r2, r0, r1
 800c458:	bf08      	it	eq
 800c45a:	4770      	bxeq	lr
 800c45c:	b530      	push	{r4, r5, lr}
 800c45e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800c462:	d502      	bpl.n	800c46a <__aeabi_l2d+0x16>
 800c464:	4240      	negs	r0, r0
 800c466:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c46a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c46e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c472:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c476:	f43f aedc 	beq.w	800c232 <__adddf3+0xe6>
 800c47a:	f04f 0203 	mov.w	r2, #3
 800c47e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c482:	bf18      	it	ne
 800c484:	3203      	addne	r2, #3
 800c486:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c48a:	bf18      	it	ne
 800c48c:	3203      	addne	r2, #3
 800c48e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800c492:	f1c2 0320 	rsb	r3, r2, #32
 800c496:	fa00 fc03 	lsl.w	ip, r0, r3
 800c49a:	fa20 f002 	lsr.w	r0, r0, r2
 800c49e:	fa01 fe03 	lsl.w	lr, r1, r3
 800c4a2:	ea40 000e 	orr.w	r0, r0, lr
 800c4a6:	fa21 f102 	lsr.w	r1, r1, r2
 800c4aa:	4414      	add	r4, r2
 800c4ac:	e6c1      	b.n	800c232 <__adddf3+0xe6>
 800c4ae:	bf00      	nop

0800c4b0 <__aeabi_dmul>:
 800c4b0:	b570      	push	{r4, r5, r6, lr}
 800c4b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c4b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c4ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c4be:	bf1d      	ittte	ne
 800c4c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c4c4:	ea94 0f0c 	teqne	r4, ip
 800c4c8:	ea95 0f0c 	teqne	r5, ip
 800c4cc:	f000 f8de 	bleq	800c68c <__aeabi_dmul+0x1dc>
 800c4d0:	442c      	add	r4, r5
 800c4d2:	ea81 0603 	eor.w	r6, r1, r3
 800c4d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c4da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c4de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c4e2:	bf18      	it	ne
 800c4e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c4e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c4ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4f0:	d038      	beq.n	800c564 <__aeabi_dmul+0xb4>
 800c4f2:	fba0 ce02 	umull	ip, lr, r0, r2
 800c4f6:	f04f 0500 	mov.w	r5, #0
 800c4fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c4fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c502:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c506:	f04f 0600 	mov.w	r6, #0
 800c50a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c50e:	f09c 0f00 	teq	ip, #0
 800c512:	bf18      	it	ne
 800c514:	f04e 0e01 	orrne.w	lr, lr, #1
 800c518:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c51c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c520:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c524:	d204      	bcs.n	800c530 <__aeabi_dmul+0x80>
 800c526:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c52a:	416d      	adcs	r5, r5
 800c52c:	eb46 0606 	adc.w	r6, r6, r6
 800c530:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c534:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c538:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c53c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c540:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c544:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c548:	bf88      	it	hi
 800c54a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c54e:	d81e      	bhi.n	800c58e <__aeabi_dmul+0xde>
 800c550:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c554:	bf08      	it	eq
 800c556:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c55a:	f150 0000 	adcs.w	r0, r0, #0
 800c55e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c562:	bd70      	pop	{r4, r5, r6, pc}
 800c564:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c568:	ea46 0101 	orr.w	r1, r6, r1
 800c56c:	ea40 0002 	orr.w	r0, r0, r2
 800c570:	ea81 0103 	eor.w	r1, r1, r3
 800c574:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c578:	bfc2      	ittt	gt
 800c57a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c57e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c582:	bd70      	popgt	{r4, r5, r6, pc}
 800c584:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c588:	f04f 0e00 	mov.w	lr, #0
 800c58c:	3c01      	subs	r4, #1
 800c58e:	f300 80ab 	bgt.w	800c6e8 <__aeabi_dmul+0x238>
 800c592:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c596:	bfde      	ittt	le
 800c598:	2000      	movle	r0, #0
 800c59a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c59e:	bd70      	pople	{r4, r5, r6, pc}
 800c5a0:	f1c4 0400 	rsb	r4, r4, #0
 800c5a4:	3c20      	subs	r4, #32
 800c5a6:	da35      	bge.n	800c614 <__aeabi_dmul+0x164>
 800c5a8:	340c      	adds	r4, #12
 800c5aa:	dc1b      	bgt.n	800c5e4 <__aeabi_dmul+0x134>
 800c5ac:	f104 0414 	add.w	r4, r4, #20
 800c5b0:	f1c4 0520 	rsb	r5, r4, #32
 800c5b4:	fa00 f305 	lsl.w	r3, r0, r5
 800c5b8:	fa20 f004 	lsr.w	r0, r0, r4
 800c5bc:	fa01 f205 	lsl.w	r2, r1, r5
 800c5c0:	ea40 0002 	orr.w	r0, r0, r2
 800c5c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c5c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c5cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c5d0:	fa21 f604 	lsr.w	r6, r1, r4
 800c5d4:	eb42 0106 	adc.w	r1, r2, r6
 800c5d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5dc:	bf08      	it	eq
 800c5de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	f1c4 040c 	rsb	r4, r4, #12
 800c5e8:	f1c4 0520 	rsb	r5, r4, #32
 800c5ec:	fa00 f304 	lsl.w	r3, r0, r4
 800c5f0:	fa20 f005 	lsr.w	r0, r0, r5
 800c5f4:	fa01 f204 	lsl.w	r2, r1, r4
 800c5f8:	ea40 0002 	orr.w	r0, r0, r2
 800c5fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c604:	f141 0100 	adc.w	r1, r1, #0
 800c608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c60c:	bf08      	it	eq
 800c60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c612:	bd70      	pop	{r4, r5, r6, pc}
 800c614:	f1c4 0520 	rsb	r5, r4, #32
 800c618:	fa00 f205 	lsl.w	r2, r0, r5
 800c61c:	ea4e 0e02 	orr.w	lr, lr, r2
 800c620:	fa20 f304 	lsr.w	r3, r0, r4
 800c624:	fa01 f205 	lsl.w	r2, r1, r5
 800c628:	ea43 0302 	orr.w	r3, r3, r2
 800c62c:	fa21 f004 	lsr.w	r0, r1, r4
 800c630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c634:	fa21 f204 	lsr.w	r2, r1, r4
 800c638:	ea20 0002 	bic.w	r0, r0, r2
 800c63c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c644:	bf08      	it	eq
 800c646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c64a:	bd70      	pop	{r4, r5, r6, pc}
 800c64c:	f094 0f00 	teq	r4, #0
 800c650:	d10f      	bne.n	800c672 <__aeabi_dmul+0x1c2>
 800c652:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c656:	0040      	lsls	r0, r0, #1
 800c658:	eb41 0101 	adc.w	r1, r1, r1
 800c65c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c660:	bf08      	it	eq
 800c662:	3c01      	subeq	r4, #1
 800c664:	d0f7      	beq.n	800c656 <__aeabi_dmul+0x1a6>
 800c666:	ea41 0106 	orr.w	r1, r1, r6
 800c66a:	f095 0f00 	teq	r5, #0
 800c66e:	bf18      	it	ne
 800c670:	4770      	bxne	lr
 800c672:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c676:	0052      	lsls	r2, r2, #1
 800c678:	eb43 0303 	adc.w	r3, r3, r3
 800c67c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c680:	bf08      	it	eq
 800c682:	3d01      	subeq	r5, #1
 800c684:	d0f7      	beq.n	800c676 <__aeabi_dmul+0x1c6>
 800c686:	ea43 0306 	orr.w	r3, r3, r6
 800c68a:	4770      	bx	lr
 800c68c:	ea94 0f0c 	teq	r4, ip
 800c690:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c694:	bf18      	it	ne
 800c696:	ea95 0f0c 	teqne	r5, ip
 800c69a:	d00c      	beq.n	800c6b6 <__aeabi_dmul+0x206>
 800c69c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6a0:	bf18      	it	ne
 800c6a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6a6:	d1d1      	bne.n	800c64c <__aeabi_dmul+0x19c>
 800c6a8:	ea81 0103 	eor.w	r1, r1, r3
 800c6ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6b0:	f04f 0000 	mov.w	r0, #0
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}
 800c6b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6ba:	bf06      	itte	eq
 800c6bc:	4610      	moveq	r0, r2
 800c6be:	4619      	moveq	r1, r3
 800c6c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6c4:	d019      	beq.n	800c6fa <__aeabi_dmul+0x24a>
 800c6c6:	ea94 0f0c 	teq	r4, ip
 800c6ca:	d102      	bne.n	800c6d2 <__aeabi_dmul+0x222>
 800c6cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c6d0:	d113      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6d2:	ea95 0f0c 	teq	r5, ip
 800c6d6:	d105      	bne.n	800c6e4 <__aeabi_dmul+0x234>
 800c6d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c6dc:	bf1c      	itt	ne
 800c6de:	4610      	movne	r0, r2
 800c6e0:	4619      	movne	r1, r3
 800c6e2:	d10a      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6e4:	ea81 0103 	eor.w	r1, r1, r3
 800c6e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c6f4:	f04f 0000 	mov.w	r0, #0
 800c6f8:	bd70      	pop	{r4, r5, r6, pc}
 800c6fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c702:	bd70      	pop	{r4, r5, r6, pc}

0800c704 <__aeabi_ddiv>:
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c70a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c70e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c712:	bf1d      	ittte	ne
 800c714:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c718:	ea94 0f0c 	teqne	r4, ip
 800c71c:	ea95 0f0c 	teqne	r5, ip
 800c720:	f000 f8a7 	bleq	800c872 <__aeabi_ddiv+0x16e>
 800c724:	eba4 0405 	sub.w	r4, r4, r5
 800c728:	ea81 0e03 	eor.w	lr, r1, r3
 800c72c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c730:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c734:	f000 8088 	beq.w	800c848 <__aeabi_ddiv+0x144>
 800c738:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c73c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c740:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c744:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c748:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c74c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c750:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c754:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c758:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c75c:	429d      	cmp	r5, r3
 800c75e:	bf08      	it	eq
 800c760:	4296      	cmpeq	r6, r2
 800c762:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c766:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c76a:	d202      	bcs.n	800c772 <__aeabi_ddiv+0x6e>
 800c76c:	085b      	lsrs	r3, r3, #1
 800c76e:	ea4f 0232 	mov.w	r2, r2, rrx
 800c772:	1ab6      	subs	r6, r6, r2
 800c774:	eb65 0503 	sbc.w	r5, r5, r3
 800c778:	085b      	lsrs	r3, r3, #1
 800c77a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c77e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c782:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c786:	ebb6 0e02 	subs.w	lr, r6, r2
 800c78a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c78e:	bf22      	ittt	cs
 800c790:	1ab6      	subcs	r6, r6, r2
 800c792:	4675      	movcs	r5, lr
 800c794:	ea40 000c 	orrcs.w	r0, r0, ip
 800c798:	085b      	lsrs	r3, r3, #1
 800c79a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c79e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7a6:	bf22      	ittt	cs
 800c7a8:	1ab6      	subcs	r6, r6, r2
 800c7aa:	4675      	movcs	r5, lr
 800c7ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c7b0:	085b      	lsrs	r3, r3, #1
 800c7b2:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7b6:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7be:	bf22      	ittt	cs
 800c7c0:	1ab6      	subcs	r6, r6, r2
 800c7c2:	4675      	movcs	r5, lr
 800c7c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c7c8:	085b      	lsrs	r3, r3, #1
 800c7ca:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7ce:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7d6:	bf22      	ittt	cs
 800c7d8:	1ab6      	subcs	r6, r6, r2
 800c7da:	4675      	movcs	r5, lr
 800c7dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c7e0:	ea55 0e06 	orrs.w	lr, r5, r6
 800c7e4:	d018      	beq.n	800c818 <__aeabi_ddiv+0x114>
 800c7e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c7ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c7ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c7f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c7f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c7fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c7fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c802:	d1c0      	bne.n	800c786 <__aeabi_ddiv+0x82>
 800c804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c808:	d10b      	bne.n	800c822 <__aeabi_ddiv+0x11e>
 800c80a:	ea41 0100 	orr.w	r1, r1, r0
 800c80e:	f04f 0000 	mov.w	r0, #0
 800c812:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800c816:	e7b6      	b.n	800c786 <__aeabi_ddiv+0x82>
 800c818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c81c:	bf04      	itt	eq
 800c81e:	4301      	orreq	r1, r0
 800c820:	2000      	moveq	r0, #0
 800c822:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c826:	bf88      	it	hi
 800c828:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c82c:	f63f aeaf 	bhi.w	800c58e <__aeabi_dmul+0xde>
 800c830:	ebb5 0c03 	subs.w	ip, r5, r3
 800c834:	bf04      	itt	eq
 800c836:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c83a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c83e:	f150 0000 	adcs.w	r0, r0, #0
 800c842:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c846:	bd70      	pop	{r4, r5, r6, pc}
 800c848:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c84c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c850:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c854:	bfc2      	ittt	gt
 800c856:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c85a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c85e:	bd70      	popgt	{r4, r5, r6, pc}
 800c860:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c864:	f04f 0e00 	mov.w	lr, #0
 800c868:	3c01      	subs	r4, #1
 800c86a:	e690      	b.n	800c58e <__aeabi_dmul+0xde>
 800c86c:	ea45 0e06 	orr.w	lr, r5, r6
 800c870:	e68d      	b.n	800c58e <__aeabi_dmul+0xde>
 800c872:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c876:	ea94 0f0c 	teq	r4, ip
 800c87a:	bf08      	it	eq
 800c87c:	ea95 0f0c 	teqeq	r5, ip
 800c880:	f43f af3b 	beq.w	800c6fa <__aeabi_dmul+0x24a>
 800c884:	ea94 0f0c 	teq	r4, ip
 800c888:	d10a      	bne.n	800c8a0 <__aeabi_ddiv+0x19c>
 800c88a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c88e:	f47f af34 	bne.w	800c6fa <__aeabi_dmul+0x24a>
 800c892:	ea95 0f0c 	teq	r5, ip
 800c896:	f47f af25 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c89a:	4610      	mov	r0, r2
 800c89c:	4619      	mov	r1, r3
 800c89e:	e72c      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8a0:	ea95 0f0c 	teq	r5, ip
 800c8a4:	d106      	bne.n	800c8b4 <__aeabi_ddiv+0x1b0>
 800c8a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c8aa:	f43f aefd 	beq.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	e722      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c8b8:	bf18      	it	ne
 800c8ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c8be:	f47f aec5 	bne.w	800c64c <__aeabi_dmul+0x19c>
 800c8c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c8c6:	f47f af0d 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c8ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c8ce:	f47f aeeb 	bne.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8d2:	e712      	b.n	800c6fa <__aeabi_dmul+0x24a>
	...

0800c8e0 <__aeabi_d2f>:
 800c8e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c8e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800c8e8:	bf24      	itt	cs
 800c8ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800c8ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800c8f2:	d90d      	bls.n	800c910 <__aeabi_d2f+0x30>
 800c8f4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800c8f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800c8fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800c900:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800c904:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800c908:	bf08      	it	eq
 800c90a:	f020 0001 	biceq.w	r0, r0, #1
 800c90e:	4770      	bx	lr
 800c910:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800c914:	d121      	bne.n	800c95a <__aeabi_d2f+0x7a>
 800c916:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800c91a:	bfbc      	itt	lt
 800c91c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800c920:	4770      	bxlt	lr
 800c922:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c926:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800c92a:	f1c2 0218 	rsb	r2, r2, #24
 800c92e:	f1c2 0c20 	rsb	ip, r2, #32
 800c932:	fa10 f30c 	lsls.w	r3, r0, ip
 800c936:	fa20 f002 	lsr.w	r0, r0, r2
 800c93a:	bf18      	it	ne
 800c93c:	f040 0001 	orrne.w	r0, r0, #1
 800c940:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c944:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c948:	fa03 fc0c 	lsl.w	ip, r3, ip
 800c94c:	ea40 000c 	orr.w	r0, r0, ip
 800c950:	fa23 f302 	lsr.w	r3, r3, r2
 800c954:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c958:	e7cc      	b.n	800c8f4 <__aeabi_d2f+0x14>
 800c95a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800c95e:	d107      	bne.n	800c970 <__aeabi_d2f+0x90>
 800c960:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800c964:	bf1e      	ittt	ne
 800c966:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800c96a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800c96e:	4770      	bxne	lr
 800c970:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800c974:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800c978:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop

0800c980 <__core_init>:
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
	...

0800c990 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
	...

0800c9a0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 800c9a0:	e7fe      	b.n	800c9a0 <__default_exit>
 800c9a2:	bf00      	nop
	...

0800c9b0 <_unhandled_exception>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 800c9b0:	e7fe      	b.n	800c9b0 <_unhandled_exception>
 800c9b2:	bf00      	nop
	...

0800c9c0 <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 800c9c0:	e7fe      	b.n	800c9c0 <_idle_thread>
 800c9c2:	bf00      	nop
	...

0800c9d0 <chSysInit>:
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800c9d0:	4b20      	ldr	r3, [pc, #128]	; (800ca54 <chSysInit+0x84>)
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 800c9d2:	4a21      	ldr	r2, [pc, #132]	; (800ca58 <chSysInit+0x88>)
  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800c9d4:	4821      	ldr	r0, [pc, #132]	; (800ca5c <chSysInit+0x8c>)
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800c9d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800c9d8:	2400      	movs	r4, #0
 800c9da:	609c      	str	r4, [r3, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c9dc:	68df      	ldr	r7, [r3, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800c9de:	4e20      	ldr	r6, [pc, #128]	; (800ca60 <chSysInit+0x90>)
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800c9e0:	4d20      	ldr	r5, [pc, #128]	; (800ca64 <chSysInit+0x94>)
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800c9e2:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800c9e6:	4039      	ands	r1, r7
  reg_value  =  (reg_value                                 |
 800c9e8:	430a      	orrs	r2, r1
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800c9ea:	60da      	str	r2, [r3, #12]
 800c9ec:	68f2      	ldr	r2, [r6, #12]
 800c9ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800c9f2:	60f2      	str	r2, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800c9f4:	6802      	ldr	r2, [r0, #0]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800c9f6:	2120      	movs	r1, #32
 800c9f8:	f042 0201 	orr.w	r2, r2, #1
 800c9fc:	2610      	movs	r6, #16
 800c9fe:	6002      	str	r2, [r0, #0]
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800ca00:	b083      	sub	sp, #12
 800ca02:	77de      	strb	r6, [r3, #31]
 800ca04:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  extern stkalign_t __main_thread_stack_base__;
#endif

  port_init();
  _scheduler_init();
 800ca08:	f000 f8fa 	bl	800cc00 <_scheduler_init>
  _vt_init();
 800ca0c:	f000 f878 	bl	800cb00 <_vt_init>
#if CH_CFG_USE_TM == TRUE
  _tm_init();
 800ca10:	f000 fb4e 	bl	800d0b0 <_tm_init>
#endif
#if CH_CFG_USE_MEMCORE == TRUE
  _core_init();
 800ca14:	f000 fcc4 	bl	800d3a0 <_core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  _heap_init();
 800ca18:	f000 fcfa 	bl	800d410 <_heap_init>
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	2140      	movs	r1, #64	; 0x40
 800ca20:	f000 f9fe 	bl	800ce20 <_thread_init>
 800ca24:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800ca28:	2201      	movs	r2, #1
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800ca2a:	6198      	str	r0, [r3, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800ca2c:	7702      	strb	r2, [r0, #28]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800ca2e:	f384 8811 	msr	BASEPRI, r4
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800ca32:	b662      	cpsie	i
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800ca34:	699b      	ldr	r3, [r3, #24]
 800ca36:	490c      	ldr	r1, [pc, #48]	; (800ca68 <chSysInit+0x98>)
 800ca38:	6199      	str	r1, [r3, #24]
#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
    thread_t *tp =  chThdCreateStatic(ch.idle_thread_wa,
 800ca3a:	f105 0050 	add.w	r0, r5, #80	; 0x50
 800ca3e:	9400      	str	r4, [sp, #0]
 800ca40:	4b0a      	ldr	r3, [pc, #40]	; (800ca6c <chSysInit+0x9c>)
 800ca42:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800ca46:	f000 fa43 	bl	800ced0 <chThdCreateStatic>
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 800ca4a:	4b09      	ldr	r3, [pc, #36]	; (800ca70 <chSysInit+0xa0>)
 800ca4c:	6183      	str	r3, [r0, #24]
                                      (tfunc_t)_idle_thread,
                                      NULL);
    chRegSetThreadNameX(tp, "idle");
  }
#endif
}
 800ca4e:	b003      	add	sp, #12
 800ca50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca52:	bf00      	nop
 800ca54:	e000ed00 	.word	0xe000ed00
 800ca58:	05fa0300 	.word	0x05fa0300
 800ca5c:	e0001000 	.word	0xe0001000
 800ca60:	e000edf0 	.word	0xe000edf0
 800ca64:	20000c70 	.word	0x20000c70
 800ca68:	080125c0 	.word	0x080125c0
 800ca6c:	0800c9c1 	.word	0x0800c9c1
 800ca70:	080125b0 	.word	0x080125b0
	...

0800ca80 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 800ca80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  chDbgCheckClassI();

#if CH_CFG_TIME_QUANTUM > 0
  /* Running thread has not used up quantum yet? */
  if (currp->p_preempt > (tslices_t)0) {
 800ca82:	4d13      	ldr	r5, [pc, #76]	; (800cad0 <chSysTimerHandlerI+0x50>)
 800ca84:	69aa      	ldr	r2, [r5, #24]
 800ca86:	7fd3      	ldrb	r3, [r2, #31]
 800ca88:	b10b      	cbz	r3, 800ca8e <chSysTimerHandlerI+0xe>
    /* Decrement remaining quantum.*/
    currp->p_preempt--;
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	77d3      	strb	r3, [r2, #31]
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currp->p_time++;
 800ca8e:	6a11      	ldr	r1, [r2, #32]

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800ca90:	69eb      	ldr	r3, [r5, #28]
 800ca92:	4e10      	ldr	r6, [pc, #64]	; (800cad4 <chSysTimerHandlerI+0x54>)
 800ca94:	3101      	adds	r1, #1
 800ca96:	6211      	str	r1, [r2, #32]
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800ca98:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800ca9a:	42b3      	cmp	r3, r6
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800ca9c:	f102 0201 	add.w	r2, r2, #1
 800caa0:	62aa      	str	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800caa2:	d013      	beq.n	800cacc <chSysTimerHandlerI+0x4c>
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
 800caa4:	689c      	ldr	r4, [r3, #8]
 800caa6:	3c01      	subs	r4, #1
 800caa8:	609c      	str	r4, [r3, #8]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800caaa:	b97c      	cbnz	r4, 800cacc <chSysTimerHandlerI+0x4c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800caac:	2720      	movs	r7, #32
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
      vtp->vt_func = NULL;
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800caae:	681a      	ldr	r2, [r3, #0]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
      virtual_timer_t *vtp;
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
 800cab0:	68d9      	ldr	r1, [r3, #12]
      vtp->vt_func = NULL;
 800cab2:	60dc      	str	r4, [r3, #12]
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800cab4:	6056      	str	r6, [r2, #4]
      ch.vtlist.vt_next = vtp->vt_next;
 800cab6:	61ea      	str	r2, [r5, #28]
 800cab8:	f384 8811 	msr	BASEPRI, r4
      chSysUnlockFromISR();
      fn(vtp->vt_par);
 800cabc:	6918      	ldr	r0, [r3, #16]
 800cabe:	4788      	blx	r1
 800cac0:	f387 8811 	msr	BASEPRI, r7
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800cac4:	69eb      	ldr	r3, [r5, #28]
 800cac6:	689a      	ldr	r2, [r3, #8]
 800cac8:	2a00      	cmp	r2, #0
 800caca:	d0f0      	beq.n	800caae <chSysTimerHandlerI+0x2e>
 800cacc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cace:	bf00      	nop
 800cad0:	20000c40 	.word	0x20000c40
 800cad4:	20000c5c 	.word	0x20000c5c
	...

0800cae0 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 800cae0:	4a03      	ldr	r2, [pc, #12]	; (800caf0 <chSysPolledDelayX+0x10>)
 800cae2:	6851      	ldr	r1, [r2, #4]
 800cae4:	6853      	ldr	r3, [r2, #4]
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800cae6:	1a5b      	subs	r3, r3, r1
 800cae8:	4283      	cmp	r3, r0
 800caea:	d3fb      	bcc.n	800cae4 <chSysPolledDelayX+0x4>
  }
}
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	e0001000 	.word	0xe0001000
	...

0800cb00 <_vt_init>:
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb00:	4b05      	ldr	r3, [pc, #20]	; (800cb18 <_vt_init+0x18>)
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb02:	f04f 30ff 	mov.w	r0, #4294967295
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb06:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800cb0a:	2100      	movs	r1, #0
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb0c:	6258      	str	r0, [r3, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800cb0e:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb10:	61da      	str	r2, [r3, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 800cb12:	621a      	str	r2, [r3, #32]
 800cb14:	4770      	bx	lr
 800cb16:	bf00      	nop
 800cb18:	20000c40 	.word	0x20000c40
 800cb1c:	00000000 	.word	0x00000000

0800cb20 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
 800cb20:	b470      	push	{r4, r5, r6}
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
 800cb22:	4e0d      	ldr	r6, [pc, #52]	; (800cb58 <chVTDoSetI+0x38>)
 800cb24:	69f4      	ldr	r4, [r6, #28]
  while (p->vt_delta < delta) {
 800cb26:	68a5      	ldr	r5, [r4, #8]
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 800cb28:	6103      	str	r3, [r0, #16]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb2a:	42a9      	cmp	r1, r5

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 800cb2c:	60c2      	str	r2, [r0, #12]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb2e:	d904      	bls.n	800cb3a <chVTDoSetI+0x1a>
    delta -= p->vt_delta;
    p = p->vt_next;
 800cb30:	6824      	ldr	r4, [r4, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 800cb32:	1b49      	subs	r1, r1, r5
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb34:	68a5      	ldr	r5, [r4, #8]
 800cb36:	428d      	cmp	r5, r1
 800cb38:	d3fa      	bcc.n	800cb30 <chVTDoSetI+0x10>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 800cb3a:	6863      	ldr	r3, [r4, #4]
 800cb3c:	6043      	str	r3, [r0, #4]
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 800cb3e:	6004      	str	r4, [r0, #0]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 800cb40:	6018      	str	r0, [r3, #0]
  p->vt_prev = vtp;
 800cb42:	6060      	str	r0, [r4, #4]
  vtp->vt_delta = delta
 800cb44:	6081      	str	r1, [r0, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800cb46:	68a3      	ldr	r3, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb48:	f04f 32ff 	mov.w	r2, #4294967295
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800cb4c:	1a59      	subs	r1, r3, r1
 800cb4e:	60a1      	str	r1, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb50:	6272      	str	r2, [r6, #36]	; 0x24
}
 800cb52:	bc70      	pop	{r4, r5, r6}
 800cb54:	4770      	bx	lr
 800cb56:	bf00      	nop
 800cb58:	20000c40 	.word	0x20000c40
 800cb5c:	00000000 	.word	0x00000000

0800cb60 <chVTDoResetI>:
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb60:	6803      	ldr	r3, [r0, #0]
 800cb62:	6882      	ldr	r2, [r0, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800cb64:	6841      	ldr	r1, [r0, #4]
 *
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 800cb66:	b430      	push	{r4, r5}
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb68:	689d      	ldr	r5, [r3, #8]
  vtp->vt_next->vt_prev = vtp->vt_prev;
  vtp->vt_func = NULL;

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb6a:	4c06      	ldr	r4, [pc, #24]	; (800cb84 <chVTDoResetI+0x24>)
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb6c:	442a      	add	r2, r5
 800cb6e:	609a      	str	r2, [r3, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800cb70:	600b      	str	r3, [r1, #0]
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800cb72:	6805      	ldr	r5, [r0, #0]
  vtp->vt_func = NULL;
 800cb74:	2200      	movs	r2, #0

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb76:	f04f 33ff 	mov.w	r3, #4294967295
  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800cb7a:	6069      	str	r1, [r5, #4]
  vtp->vt_func = NULL;
 800cb7c:	60c2      	str	r2, [r0, #12]

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb7e:	6263      	str	r3, [r4, #36]	; 0x24
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800cb80:	bc30      	pop	{r4, r5}
 800cb82:	4770      	bx	lr
 800cb84:	20000c40 	.word	0x20000c40
	...

0800cb90 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 800cb90:	b410      	push	{r4}
 800cb92:	2320      	movs	r3, #32
 800cb94:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 800cb98:	7f03      	ldrb	r3, [r0, #28]
 800cb9a:	2b07      	cmp	r3, #7
 800cb9c:	d80e      	bhi.n	800cbbc <wakeup+0x2c>
 800cb9e:	e8df f003 	tbb	[pc, r3]
 800cba2:	0d27      	.short	0x0d27
 800cba4:	0408230d 	.word	0x0408230d
 800cba8:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 800cbaa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt++;
 800cbac:	6893      	ldr	r3, [r2, #8]
 800cbae:	3301      	adds	r3, #1
 800cbb0:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 800cbb2:	e890 000c 	ldmia.w	r0, {r2, r3}
 800cbb6:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 800cbb8:	6802      	ldr	r2, [r0, #0]
 800cbba:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800cbbc:	f04f 34ff 	mov.w	r4, #4294967295
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cbc4:	4b0d      	ldr	r3, [pc, #52]	; (800cbfc <wakeup+0x6c>)
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800cbc6:	6244      	str	r4, [r0, #36]	; 0x24
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cbc8:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cbca:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cbcc:	689a      	ldr	r2, [r3, #8]
 800cbce:	428a      	cmp	r2, r1
 800cbd0:	d2fb      	bcs.n	800cbca <wakeup+0x3a>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cbd2:	685a      	ldr	r2, [r3, #4]
 800cbd4:	6042      	str	r2, [r0, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cbd6:	6003      	str	r3, [r0, #0]
 800cbd8:	2100      	movs	r1, #0
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cbda:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 800cbdc:	6058      	str	r0, [r3, #4]
 800cbde:	f381 8811 	msr	BASEPRI, r1
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800cbe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbe6:	4770      	bx	lr
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 800cbe8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800cbea:	2200      	movs	r2, #0
 800cbec:	601a      	str	r2, [r3, #0]
    break;
 800cbee:	e7e5      	b.n	800cbbc <wakeup+0x2c>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	f383 8811 	msr	BASEPRI, r3
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800cbf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbfa:	4770      	bx	lr
 800cbfc:	20000c40 	.word	0x20000c40

0800cc00 <_scheduler_init>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800cc00:	4b03      	ldr	r3, [pc, #12]	; (800cc10 <_scheduler_init+0x10>)
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800cc02:	2200      	movs	r2, #0
 800cc04:	601b      	str	r3, [r3, #0]
  tqp->p_prev = (thread_t *)tqp;
 800cc06:	605b      	str	r3, [r3, #4]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 800cc08:	611b      	str	r3, [r3, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 800cc0a:	615b      	str	r3, [r3, #20]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800cc0c:	609a      	str	r2, [r3, #8]
 800cc0e:	4770      	bx	lr
 800cc10:	20000c40 	.word	0x20000c40
	...

0800cc20 <chSchReadyI>:
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cc20:	2200      	movs	r2, #0
 800cc22:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cc24:	4b08      	ldr	r3, [pc, #32]	; (800cc48 <chSchReadyI+0x28>)
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 800cc26:	b410      	push	{r4}
 800cc28:	4604      	mov	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cc2a:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cc2c:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cc2e:	689a      	ldr	r2, [r3, #8]
 800cc30:	428a      	cmp	r2, r1
 800cc32:	d2fb      	bcs.n	800cc2c <chSchReadyI+0xc>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cc34:	685a      	ldr	r2, [r3, #4]
 800cc36:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cc38:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 800cc3a:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cc3c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800cc3e:	605c      	str	r4, [r3, #4]

  return tp;
}
 800cc40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc44:	4770      	bx	lr
 800cc46:	bf00      	nop
 800cc48:	20000c40 	.word	0x20000c40
 800cc4c:	00000000 	.word	0x00000000

0800cc50 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 800cc50:	4b08      	ldr	r3, [pc, #32]	; (800cc74 <chSchGoSleepS+0x24>)
 800cc52:	6999      	ldr	r1, [r3, #24]
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cc54:	681a      	ldr	r2, [r3, #0]
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 800cc56:	b410      	push	{r4}
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
  otp->p_state = newstate;
 800cc58:	7708      	strb	r0, [r1, #28]
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cc5a:	2004      	movs	r0, #4
 800cc5c:	77c8      	strb	r0, [r1, #31]

  tqp->p_next = tp->p_next;
 800cc5e:	6810      	ldr	r0, [r2, #0]
 800cc60:	6018      	str	r0, [r3, #0]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cc62:	2401      	movs	r4, #1
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cc64:	6043      	str	r3, [r0, #4]
 800cc66:	7714      	strb	r4, [r2, #28]
  chSysSwitch(currp, otp);
 800cc68:	4610      	mov	r0, r2
}
 800cc6a:	f85d 4b04 	ldr.w	r4, [sp], #4
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cc6e:	619a      	str	r2, [r3, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 800cc70:	f7ff ba4e 	b.w	800c110 <_port_switch>
 800cc74:	20000c40 	.word	0x20000c40
	...

0800cc80 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800cc80:	b530      	push	{r4, r5, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800cc82:	1c4b      	adds	r3, r1, #1
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800cc84:	b087      	sub	sp, #28

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800cc86:	d012      	beq.n	800ccae <chSchGoSleepTimeoutS+0x2e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 800cc88:	4c0c      	ldr	r4, [pc, #48]	; (800ccbc <chSchGoSleepTimeoutS+0x3c>)
 800cc8a:	4a0d      	ldr	r2, [pc, #52]	; (800ccc0 <chSchGoSleepTimeoutS+0x40>)
 800cc8c:	69a3      	ldr	r3, [r4, #24]
 800cc8e:	4605      	mov	r5, r0
 800cc90:	a801      	add	r0, sp, #4
 800cc92:	f7ff ff45 	bl	800cb20 <chVTDoSetI>
    chSchGoSleepS(newstate);
 800cc96:	4628      	mov	r0, r5
 800cc98:	f7ff ffda 	bl	800cc50 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 800cc9c:	9b04      	ldr	r3, [sp, #16]
 800cc9e:	b113      	cbz	r3, 800cca6 <chSchGoSleepTimeoutS+0x26>
      chVTDoResetI(&vt);
 800cca0:	a801      	add	r0, sp, #4
 800cca2:	f7ff ff5d 	bl	800cb60 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 800cca6:	69a3      	ldr	r3, [r4, #24]
}
 800cca8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ccaa:	b007      	add	sp, #28
 800ccac:	bd30      	pop	{r4, r5, pc}
 800ccae:	4c03      	ldr	r4, [pc, #12]	; (800ccbc <chSchGoSleepTimeoutS+0x3c>)
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 800ccb0:	f7ff ffce 	bl	800cc50 <chSchGoSleepS>
  }

  return currp->p_u.rdymsg;
 800ccb4:	69a3      	ldr	r3, [r4, #24]
}
 800ccb6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ccb8:	b007      	add	sp, #28
 800ccba:	bd30      	pop	{r4, r5, pc}
 800ccbc:	20000c40 	.word	0x20000c40
 800ccc0:	0800cb91 	.word	0x0800cb91
	...

0800ccd0 <chSchWakeupS>:

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccd0:	4b14      	ldr	r3, [pc, #80]	; (800cd24 <chSchWakeupS+0x54>)
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800ccd2:	b470      	push	{r4, r5, r6}
 800ccd4:	4604      	mov	r4, r0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccd6:	699d      	ldr	r5, [r3, #24]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 800ccd8:	6241      	str	r1, [r0, #36]	; 0x24

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccda:	68a8      	ldr	r0, [r5, #8]
 800ccdc:	68a1      	ldr	r1, [r4, #8]
 800ccde:	4281      	cmp	r1, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cce0:	f04f 0200 	mov.w	r2, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800cce4:	d80b      	bhi.n	800ccfe <chSchWakeupS+0x2e>
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cce6:	7722      	strb	r2, [r4, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cce8:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800ccea:	689a      	ldr	r2, [r3, #8]
 800ccec:	4291      	cmp	r1, r2
 800ccee:	d9fb      	bls.n	800cce8 <chSchWakeupS+0x18>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800ccf0:	685a      	ldr	r2, [r3, #4]
 800ccf2:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800ccf4:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800ccf6:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800ccf8:	605c      	str	r4, [r3, #4]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800ccfa:	bc70      	pop	{r4, r5, r6}
 800ccfc:	4770      	bx	lr
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800ccfe:	772a      	strb	r2, [r5, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cd00:	461a      	mov	r2, r3
  do {
    cp = cp->p_next;
 800cd02:	6812      	ldr	r2, [r2, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cd04:	6891      	ldr	r1, [r2, #8]
 800cd06:	4288      	cmp	r0, r1
 800cd08:	d9fb      	bls.n	800cd02 <chSchWakeupS+0x32>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cd0a:	6850      	ldr	r0, [r2, #4]
 800cd0c:	6068      	str	r0, [r5, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800cd0e:	2601      	movs	r6, #1
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cd10:	602a      	str	r2, [r5, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cd12:	6005      	str	r5, [r0, #0]
  cp->p_prev = tp;
 800cd14:	6055      	str	r5, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800cd16:	7726      	strb	r6, [r4, #28]
    chSysSwitch(ntp, otp);
 800cd18:	4629      	mov	r1, r5
 800cd1a:	4620      	mov	r0, r4
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 800cd1c:	619c      	str	r4, [r3, #24]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800cd1e:	bc70      	pop	{r4, r5, r6}
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 800cd20:	f7ff b9f6 	b.w	800c110 <_port_switch>
 800cd24:	20000c40 	.word	0x20000c40
	...

0800cd30 <chSchIsPreemptionRequired>:
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd30:	4b08      	ldr	r3, [pc, #32]	; (800cd54 <chSchIsPreemptionRequired+0x24>)
  tprio_t p2 = currp->p_prio;
 800cd32:	699a      	ldr	r2, [r3, #24]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd34:	681b      	ldr	r3, [r3, #0]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd36:	7fd1      	ldrb	r1, [r2, #31]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd38:	689b      	ldr	r3, [r3, #8]
  tprio_t p2 = currp->p_prio;
 800cd3a:	6890      	ldr	r0, [r2, #8]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd3c:	b921      	cbnz	r1, 800cd48 <chSchIsPreemptionRequired+0x18>
 800cd3e:	4283      	cmp	r3, r0
 800cd40:	bf34      	ite	cc
 800cd42:	2000      	movcc	r0, #0
 800cd44:	2001      	movcs	r0, #1
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
#endif
}
 800cd46:	4770      	bx	lr
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd48:	4283      	cmp	r3, r0
 800cd4a:	bf94      	ite	ls
 800cd4c:	2000      	movls	r0, #0
 800cd4e:	2001      	movhi	r0, #1
 800cd50:	4770      	bx	lr
 800cd52:	bf00      	nop
 800cd54:	20000c40 	.word	0x20000c40
	...

0800cd60 <chSchDoRescheduleBehind>:
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800cd60:	4a0e      	ldr	r2, [pc, #56]	; (800cd9c <chSchDoRescheduleBehind+0x3c>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cd62:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 800cd64:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleBehind(void) {
 800cd66:	b470      	push	{r4, r5, r6}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cd68:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800cd6a:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cd6c:	605a      	str	r2, [r3, #4]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cd6e:	2604      	movs	r6, #4
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cd70:	7701      	strb	r1, [r0, #28]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cd72:	2500      	movs	r5, #0
 800cd74:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cd76:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cd78:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cd7a:	77e6      	strb	r6, [r4, #31]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cd7c:	7725      	strb	r5, [r4, #28]
 800cd7e:	e000      	b.n	800cd82 <chSchDoRescheduleBehind+0x22>
 800cd80:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
 800cd82:	689a      	ldr	r2, [r3, #8]
 800cd84:	428a      	cmp	r2, r1
 800cd86:	d2fb      	bcs.n	800cd80 <chSchDoRescheduleBehind+0x20>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cd88:	685a      	ldr	r2, [r3, #4]
 800cd8a:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cd8c:	6023      	str	r3, [r4, #0]
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800cd8e:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cd90:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800cd92:	605c      	str	r4, [r3, #4]
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
}
 800cd94:	bc70      	pop	{r4, r5, r6}
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800cd96:	f7ff b9bb 	b.w	800c110 <_port_switch>
 800cd9a:	bf00      	nop
 800cd9c:	20000c40 	.word	0x20000c40

0800cda0 <chSchDoRescheduleAhead>:
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800cda0:	4a0d      	ldr	r2, [pc, #52]	; (800cdd8 <chSchDoRescheduleAhead+0x38>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cda2:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 800cda4:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 800cda6:	b430      	push	{r4, r5}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cda8:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800cdaa:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cdac:	605a      	str	r2, [r3, #4]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800cdae:	2500      	movs	r5, #0
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cdb0:	7701      	strb	r1, [r0, #28]
 800cdb2:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cdb4:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cdb6:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800cdb8:	7725      	strb	r5, [r4, #28]
 800cdba:	e000      	b.n	800cdbe <chSchDoRescheduleAhead+0x1e>
 800cdbc:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 800cdbe:	689a      	ldr	r2, [r3, #8]
 800cdc0:	428a      	cmp	r2, r1
 800cdc2:	d8fb      	bhi.n	800cdbc <chSchDoRescheduleAhead+0x1c>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 800cdc4:	685a      	ldr	r2, [r3, #4]
 800cdc6:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800cdc8:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800cdca:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 800cdcc:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 800cdce:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
}
 800cdd0:	bc30      	pop	{r4, r5}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800cdd2:	f7ff b99d 	b.w	800c110 <_port_switch>
 800cdd6:	bf00      	nop
 800cdd8:	20000c40 	.word	0x20000c40
 800cddc:	00000000 	.word	0x00000000

0800cde0 <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 800cde0:	4b04      	ldr	r3, [pc, #16]	; (800cdf4 <chSchRescheduleS+0x14>)
 800cde2:	681a      	ldr	r2, [r3, #0]
 800cde4:	699b      	ldr	r3, [r3, #24]
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 800cde6:	6892      	ldr	r2, [r2, #8]
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d800      	bhi.n	800cdf0 <chSchRescheduleS+0x10>
 800cdee:	4770      	bx	lr
    chSchDoRescheduleAhead();
 800cdf0:	f7ff bfd6 	b.w	800cda0 <chSchDoRescheduleAhead>
 800cdf4:	20000c40 	.word	0x20000c40
	...

0800ce00 <chSchDoReschedule>:
void chSchDoReschedule(void) {

#if CH_CFG_TIME_QUANTUM > 0
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
 800ce00:	4b03      	ldr	r3, [pc, #12]	; (800ce10 <chSchDoReschedule+0x10>)
 800ce02:	699b      	ldr	r3, [r3, #24]
 800ce04:	7fdb      	ldrb	r3, [r3, #31]
 800ce06:	b10b      	cbz	r3, 800ce0c <chSchDoReschedule+0xc>
    chSchDoRescheduleBehind();
  }
  else {
    /* The thread didn't consume all its time quantum so it is put ahead of
       threads with equal priority and does not acquire a new time quantum.*/
    chSchDoRescheduleAhead();
 800ce08:	f7ff bfca 	b.w	800cda0 <chSchDoRescheduleAhead>
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
    /* The thread consumed its time quantum so it is enqueued behind threads
       with same priority level, however, it acquires a new time quantum.*/
    chSchDoRescheduleBehind();
 800ce0c:	f7ff bfa8 	b.w	800cd60 <chSchDoRescheduleBehind>
 800ce10:	20000c40 	.word	0x20000c40
	...

0800ce20 <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {
 800ce20:	b5f0      	push	{r4, r5, r6, r7, lr}
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce22:	4c0f      	ldr	r4, [pc, #60]	; (800ce60 <_thread_init+0x40>)
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800ce24:	6401      	str	r1, [r0, #64]	; 0x40
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce26:	6965      	ldr	r5, [r4, #20]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800ce28:	6081      	str	r1, [r0, #8]
  tp->p_state = CH_STATE_WTSTART;
 800ce2a:	2602      	movs	r6, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce2c:	2200      	movs	r2, #0
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce2e:	7706      	strb	r6, [r0, #28]
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800ce30:	f100 012c 	add.w	r1, r0, #44	; 0x2c

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce34:	f04f 0e04 	mov.w	lr, #4
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800ce38:	2701      	movs	r7, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800ce3a:	f100 0628 	add.w	r6, r0, #40	; 0x28
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce3e:	6145      	str	r5, [r0, #20]
 800ce40:	6104      	str	r4, [r0, #16]

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce42:	f880 e01f 	strb.w	lr, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800ce46:	7787      	strb	r7, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce48:	7742      	strb	r2, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800ce4a:	63c2      	str	r2, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800ce4c:	6382      	str	r2, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800ce4e:	6202      	str	r2, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800ce50:	6182      	str	r2, [r0, #24]
  REG_INSERT(tp);
 800ce52:	6128      	str	r0, [r5, #16]
 800ce54:	6160      	str	r0, [r4, #20]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800ce56:	6286      	str	r6, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800ce58:	62c1      	str	r1, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800ce5a:	6301      	str	r1, [r0, #48]	; 0x30
#endif
#if defined(CH_CFG_THREAD_INIT_HOOK)
  CH_CFG_THREAD_INIT_HOOK(tp);
#endif
  return tp;
}
 800ce5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce5e:	bf00      	nop
 800ce60:	20000c40 	.word	0x20000c40
	...

0800ce70 <chThdCreateI>:

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce70:	3964      	subs	r1, #100	; 0x64
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(void *wsp, size_t size,
                       tprio_t prio, tfunc_t pf, void *arg) {
 800ce72:	b5f0      	push	{r4, r5, r6, r7, lr}

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce74:	4401      	add	r1, r0
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce76:	4e12      	ldr	r6, [pc, #72]	; (800cec0 <chThdCreateI+0x50>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce78:	4d12      	ldr	r5, [pc, #72]	; (800cec4 <chThdCreateI+0x54>)
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce7a:	6977      	ldr	r7, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce7c:	60c1      	str	r1, [r0, #12]
 800ce7e:	640b      	str	r3, [r1, #64]	; 0x40
 800ce80:	9b05      	ldr	r3, [sp, #20]
 800ce82:	644b      	str	r3, [r1, #68]	; 0x44
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce84:	2302      	movs	r3, #2

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce86:	660d      	str	r5, [r1, #96]	; 0x60

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce88:	f04f 0e04 	mov.w	lr, #4
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800ce8c:	6082      	str	r2, [r0, #8]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800ce8e:	6402      	str	r2, [r0, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce90:	7703      	strb	r3, [r0, #28]
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800ce92:	f100 022c 	add.w	r2, r0, #44	; 0x2c
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce96:	2300      	movs	r3, #0
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800ce98:	2501      	movs	r5, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800ce9a:	f100 0128 	add.w	r1, r0, #40	; 0x28
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce9e:	6106      	str	r6, [r0, #16]
 800cea0:	6147      	str	r7, [r0, #20]

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cea2:	f880 e01f 	strb.w	lr, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800cea6:	7785      	strb	r5, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800cea8:	7743      	strb	r3, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800ceaa:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800ceac:	6383      	str	r3, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800ceae:	6203      	str	r3, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800ceb0:	6183      	str	r3, [r0, #24]
  REG_INSERT(tp);
 800ceb2:	6138      	str	r0, [r7, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800ceb4:	6281      	str	r1, [r0, #40]	; 0x28
 800ceb6:	6170      	str	r0, [r6, #20]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800ceb8:	62c2      	str	r2, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800ceba:	6302      	str	r2, [r0, #48]	; 0x30
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);

  return _thread_init(tp, prio);
}
 800cebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cebe:	bf00      	nop
 800cec0:	20000c40 	.word	0x20000c40
 800cec4:	0800c129 	.word	0x0800c129
	...

0800ced0 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 800ced0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ced2:	461d      	mov	r5, r3
 800ced4:	4604      	mov	r4, r0
 800ced6:	2320      	movs	r3, #32
 800ced8:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800cedc:	3964      	subs	r1, #100	; 0x64
 800cede:	4401      	add	r1, r0
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800cee0:	4e13      	ldr	r6, [pc, #76]	; (800cf30 <chThdCreateStatic+0x60>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800cee2:	4b14      	ldr	r3, [pc, #80]	; (800cf34 <chThdCreateStatic+0x64>)
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800cee4:	6977      	ldr	r7, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800cee6:	60c1      	str	r1, [r0, #12]
 800cee8:	640d      	str	r5, [r1, #64]	; 0x40
 800ceea:	9d06      	ldr	r5, [sp, #24]
 800ceec:	644d      	str	r5, [r1, #68]	; 0x44
 800ceee:	660b      	str	r3, [r1, #96]	; 0x60
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800cef0:	2502      	movs	r5, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cef2:	2304      	movs	r3, #4
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800cef4:	6082      	str	r2, [r0, #8]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800cef6:	6402      	str	r2, [r0, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800cef8:	7705      	strb	r5, [r0, #28]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cefa:	77c3      	strb	r3, [r0, #31]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800cefc:	2500      	movs	r5, #0
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800cefe:	f100 032c 	add.w	r3, r0, #44	; 0x2c
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800cf02:	f100 0228 	add.w	r2, r0, #40	; 0x28
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800cf06:	2101      	movs	r1, #1
 800cf08:	7781      	strb	r1, [r0, #30]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800cf0a:	6106      	str	r6, [r0, #16]
 800cf0c:	6147      	str	r7, [r0, #20]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800cf0e:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800cf10:	63c5      	str	r5, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800cf12:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800cf14:	6205      	str	r5, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800cf16:	6185      	str	r5, [r0, #24]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800cf18:	4629      	mov	r1, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800cf1a:	6138      	str	r0, [r7, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800cf1c:	6282      	str	r2, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800cf1e:	62c3      	str	r3, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800cf20:	6303      	str	r3, [r0, #48]	; 0x30
 800cf22:	6170      	str	r0, [r6, #20]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800cf24:	f7ff fed4 	bl	800ccd0 <chSchWakeupS>
 800cf28:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 800cf2c:	4620      	mov	r0, r4
 800cf2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf30:	20000c40 	.word	0x20000c40
 800cf34:	0800c129 	.word	0x0800c129
	...

0800cf40 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 800cf40:	b508      	push	{r3, lr}
 800cf42:	4601      	mov	r1, r0
 800cf44:	2320      	movs	r3, #32
 800cf46:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 800cf4a:	2008      	movs	r0, #8
 800cf4c:	f7ff fe98 	bl	800cc80 <chSchGoSleepTimeoutS>
 800cf50:	2300      	movs	r3, #0
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	bd08      	pop	{r3, pc}
	...

0800cf60 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 800cf60:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 800cf62:	4b0e      	ldr	r3, [pc, #56]	; (800cf9c <chThdExitS+0x3c>)
 800cf64:	699c      	ldr	r4, [r3, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800cf66:	6aa3      	ldr	r3, [r4, #40]	; 0x28

  tp->p_u.exitcode = msg;
 800cf68:	6260      	str	r0, [r4, #36]	; 0x24
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800cf6a:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800cf6e:	429d      	cmp	r5, r3
 800cf70:	d007      	beq.n	800cf82 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 800cf72:	681a      	ldr	r2, [r3, #0]
 800cf74:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7ff fe52 	bl	800cc20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800cf7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800cf7e:	42ab      	cmp	r3, r5
 800cf80:	d1f7      	bne.n	800cf72 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 800cf82:	7f63      	ldrb	r3, [r4, #29]
 800cf84:	079b      	lsls	r3, r3, #30
 800cf86:	d104      	bne.n	800cf92 <chThdExitS+0x32>
    REG_REMOVE(tp);
 800cf88:	6963      	ldr	r3, [r4, #20]
 800cf8a:	6922      	ldr	r2, [r4, #16]
 800cf8c:	611a      	str	r2, [r3, #16]
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800cf92:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800cf94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
    REG_REMOVE(tp);
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800cf98:	f7ff be5a 	b.w	800cc50 <chSchGoSleepS>
 800cf9c:	20000c40 	.word	0x20000c40

0800cfa0 <chThdExit>:
 800cfa0:	2320      	movs	r3, #32
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdExit(msg_t msg) {

  chSysLock();
  chThdExitS(msg);
 800cfa6:	f7ff bfdb 	b.w	800cf60 <chThdExitS>
 800cfaa:	bf00      	nop
 800cfac:	0000      	movs	r0, r0
	...

0800cfb0 <chThdSuspendS>:
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 800cfb0:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 800cfb2:	4c05      	ldr	r4, [pc, #20]	; (800cfc8 <chThdSuspendS+0x18>)
 800cfb4:	69a3      	ldr	r3, [r4, #24]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
 800cfb6:	6003      	str	r3, [r0, #0]
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 800cfb8:	4602      	mov	r2, r0
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
  tp->p_u.wttrp = trp;
 800cfba:	625a      	str	r2, [r3, #36]	; 0x24
  chSchGoSleepS(CH_STATE_SUSPENDED);
 800cfbc:	2003      	movs	r0, #3
 800cfbe:	f7ff fe47 	bl	800cc50 <chSchGoSleepS>

  return chThdGetSelfX()->p_u.rdymsg;
 800cfc2:	69a3      	ldr	r3, [r4, #24]
}
 800cfc4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800cfc6:	bd10      	pop	{r4, pc}
 800cfc8:	20000c40 	.word	0x20000c40
 800cfcc:	00000000 	.word	0x00000000

0800cfd0 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 800cfd0:	6803      	ldr	r3, [r0, #0]
 800cfd2:	b12b      	cbz	r3, 800cfe0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	6002      	str	r2, [r0, #0]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 800cfd8:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 800cfda:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 800cfdc:	f7ff be20 	b.w	800cc20 <chSchReadyI>
 800cfe0:	4770      	bx	lr
 800cfe2:	bf00      	nop
	...

0800cff0 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 800cff0:	b169      	cbz	r1, 800d00e <chThdEnqueueTimeoutS+0x1e>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800cff2:	4b08      	ldr	r3, [pc, #32]	; (800d014 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 800cff4:	b410      	push	{r4}
 800cff6:	4602      	mov	r2, r0
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 800cff8:	6844      	ldr	r4, [r0, #4]

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800cffa:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800cffc:	2004      	movs	r0, #4
 800cffe:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 800d002:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 800d004:	6053      	str	r3, [r2, #4]
}
 800d006:	f85d 4b04 	ldr.w	r4, [sp], #4
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800d00a:	f7ff be39 	b.w	800cc80 <chSchGoSleepTimeoutS>
}
 800d00e:	f04f 30ff 	mov.w	r0, #4294967295
 800d012:	4770      	bx	lr
 800d014:	20000c40 	.word	0x20000c40
	...

0800d020 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 800d020:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800d022:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 800d024:	4298      	cmp	r0, r3
 800d026:	d00b      	beq.n	800d040 <chThdDequeueAllI+0x20>
 800d028:	4604      	mov	r4, r0
 800d02a:	460d      	mov	r5, r1
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800d02c:	681a      	ldr	r2, [r3, #0]
 800d02e:	6022      	str	r2, [r4, #0]
  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
  (void) chSchReadyI(tp);
 800d030:	4618      	mov	r0, r3
  tqp->p_next->p_prev = (thread_t *)tqp;
 800d032:	6054      	str	r4, [r2, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 800d034:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 800d036:	f7ff fdf3 	bl	800cc20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800d03a:	6823      	ldr	r3, [r4, #0]
 800d03c:	429c      	cmp	r4, r3
 800d03e:	d1f5      	bne.n	800d02c <chThdDequeueAllI+0xc>
 800d040:	bd38      	pop	{r3, r4, r5, pc}
 800d042:	bf00      	nop
	...

0800d050 <chTMStartMeasurementX>:
 800d050:	4b01      	ldr	r3, [pc, #4]	; (800d058 <chTMStartMeasurementX+0x8>)
 800d052:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 800d054:	6083      	str	r3, [r0, #8]
 800d056:	4770      	bx	lr
 800d058:	e0001000 	.word	0xe0001000
 800d05c:	00000000 	.word	0x00000000

0800d060 <chTMStopMeasurementX>:
 800d060:	4b0f      	ldr	r3, [pc, #60]	; (800d0a0 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d062:	4910      	ldr	r1, [pc, #64]	; (800d0a4 <chTMStopMeasurementX+0x44>)
 800d064:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d066:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 800d068:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d06a:	6f8f      	ldr	r7, [r1, #120]	; 0x78

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d06c:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d06e:	6841      	ldr	r1, [r0, #4]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 800d070:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d074:	1ad3      	subs	r3, r2, r3
 800d076:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 800d078:	18e4      	adds	r4, r4, r3
 800d07a:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d07e:	3601      	adds	r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d080:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d082:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 800d084:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800d086:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d08a:	d805      	bhi.n	800d098 <chTMStopMeasurementX+0x38>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 800d08c:	6802      	ldr	r2, [r0, #0]
 800d08e:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 800d090:	bf38      	it	cc
 800d092:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d094:	bcf0      	pop	{r4, r5, r6, r7}
 800d096:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 800d098:	6043      	str	r3, [r0, #4]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d09a:	bcf0      	pop	{r4, r5, r6, r7}
 800d09c:	4770      	bx	lr
 800d09e:	bf00      	nop
 800d0a0:	e0001000 	.word	0xe0001000
 800d0a4:	20000c40 	.word	0x20000c40
	...

0800d0b0 <_tm_init>:
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d0b0:	b5d0      	push	{r4, r6, r7, lr}
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d0b2:	4c0c      	ldr	r4, [pc, #48]	; (800d0e4 <_tm_init+0x34>)
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d0b4:	b086      	sub	sp, #24
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d0b6:	2300      	movs	r3, #0
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d0b8:	f04f 32ff 	mov.w	r2, #4294967295
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d0bc:	4668      	mov	r0, sp

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d0be:	2600      	movs	r6, #0
 800d0c0:	2700      	movs	r7, #0
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d0c2:	67a3      	str	r3, [r4, #120]	; 0x78
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 800d0c4:	9301      	str	r3, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 800d0c6:	9302      	str	r3, [sp, #8]
  tmp->n          = (ucnt_t)0;
 800d0c8:	9303      	str	r3, [sp, #12]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d0ca:	9200      	str	r2, [sp, #0]
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d0cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d0d0:	f7ff ffbe 	bl	800d050 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 800d0d4:	4668      	mov	r0, sp
 800d0d6:	f7ff ffc3 	bl	800d060 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 800d0da:	9b02      	ldr	r3, [sp, #8]
 800d0dc:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d0de:	b006      	add	sp, #24
 800d0e0:	bdd0      	pop	{r4, r6, r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	20000c40 	.word	0x20000c40
	...

0800d0f0 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 800d0f0:	2300      	movs	r3, #0
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d0f2:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d0f4:	6040      	str	r0, [r0, #4]
 800d0f6:	6083      	str	r3, [r0, #8]
 800d0f8:	4770      	bx	lr
 800d0fa:	bf00      	nop
 800d0fc:	0000      	movs	r0, r0
	...

0800d100 <chEvtSignalI>:
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d100:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d102:	7f02      	ldrb	r2, [r0, #28]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d104:	4319      	orrs	r1, r3
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d106:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d108:	6381      	str	r1, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d10a:	d009      	beq.n	800d120 <chEvtSignalI+0x20>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800d10c:	2a0b      	cmp	r2, #11
 800d10e:	d000      	beq.n	800d112 <chEvtSignalI+0x12>
 800d110:	4770      	bx	lr
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 800d112:	6a43      	ldr	r3, [r0, #36]	; 0x24

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 800d114:	438b      	bics	r3, r1
 800d116:	d1fb      	bne.n	800d110 <chEvtSignalI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800d118:	2300      	movs	r3, #0
 800d11a:	6243      	str	r3, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800d11c:	f7ff bd80 	b.w	800cc20 <chSchReadyI>
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d120:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d122:	4219      	tst	r1, r3
 800d124:	d1f8      	bne.n	800d118 <chEvtSignalI+0x18>
 800d126:	4770      	bx	lr
	...

0800d130 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 800d130:	b570      	push	{r4, r5, r6, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
 800d132:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d134:	42a0      	cmp	r0, r4
 800d136:	d00f      	beq.n	800d158 <chEvtBroadcastFlagsI+0x28>
 800d138:	4606      	mov	r6, r0
 800d13a:	460d      	mov	r5, r1
  /*lint -restore*/
    elp->el_flags |= flags;
 800d13c:	68e3      	ldr	r3, [r4, #12]
 800d13e:	432b      	orrs	r3, r5
 800d140:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800d142:	b115      	cbz	r5, 800d14a <chEvtBroadcastFlagsI+0x1a>
 800d144:	6922      	ldr	r2, [r4, #16]
 800d146:	4213      	tst	r3, r2
 800d148:	d003      	beq.n	800d152 <chEvtBroadcastFlagsI+0x22>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 800d14a:	68a1      	ldr	r1, [r4, #8]
 800d14c:	6860      	ldr	r0, [r4, #4]
 800d14e:	f7ff ffd7 	bl	800d100 <chEvtSignalI>
    }
    elp = elp->el_next;
 800d152:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d154:	42a6      	cmp	r6, r4
 800d156:	d1f1      	bne.n	800d13c <chEvtBroadcastFlagsI+0xc>
 800d158:	bd70      	pop	{r4, r5, r6, pc}
 800d15a:	bf00      	nop
 800d15c:	0000      	movs	r0, r0
	...

0800d160 <chIQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {
 800d160:	b430      	push	{r4, r5}
 800d162:	9c02      	ldr	r4, [sp, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 800d164:	6204      	str	r4, [r0, #32]
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d166:	2500      	movs	r5, #0
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d168:	440a      	add	r2, r1
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d16a:	6085      	str	r5, [r0, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d16c:	6102      	str	r2, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d16e:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d170:	6040      	str	r0, [r0, #4]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 800d172:	60c1      	str	r1, [r0, #12]
  iqp->q_rdptr   = bp;
 800d174:	6181      	str	r1, [r0, #24]
  iqp->q_wrptr   = bp;
 800d176:	6141      	str	r1, [r0, #20]
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 800d178:	61c3      	str	r3, [r0, #28]
  iqp->q_link    = link;
}
 800d17a:	bc30      	pop	{r4, r5}
 800d17c:	4770      	bx	lr
 800d17e:	bf00      	nop

0800d180 <chIQResetI>:

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800d180:	2100      	movs	r1, #0
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 800d182:	68c2      	ldr	r2, [r0, #12]
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800d184:	6081      	str	r1, [r0, #8]
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 800d186:	6182      	str	r2, [r0, #24]
  iqp->q_wrptr = iqp->q_buffer;
 800d188:	6142      	str	r2, [r0, #20]
  iqp->q_counter = 0;
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 800d18a:	f06f 0101 	mvn.w	r1, #1
 800d18e:	f7ff bf47 	b.w	800d020 <chThdDequeueAllI>
 800d192:	bf00      	nop
	...

0800d1a0 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 800d1a0:	b570      	push	{r4, r5, r6, lr}
 800d1a2:	2320      	movs	r3, #32
 800d1a4:	460e      	mov	r6, r1
 800d1a6:	4604      	mov	r4, r0
 800d1a8:	f383 8811 	msr	BASEPRI, r3
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 800d1ac:	69c3      	ldr	r3, [r0, #28]
 800d1ae:	b12b      	cbz	r3, 800d1bc <chIQGetTimeout+0x1c>
    iqp->q_notify(iqp);
 800d1b0:	4798      	blx	r3
 800d1b2:	e003      	b.n	800d1bc <chIQGetTimeout+0x1c>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800d1b4:	f7ff ff1c 	bl	800cff0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	db15      	blt.n	800d1e8 <chIQGetTimeout+0x48>
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(iqp) == 0U);
 800d1bc:	68a5      	ldr	r5, [r4, #8]
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800d1be:	4631      	mov	r1, r6
 800d1c0:	4620      	mov	r0, r4
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 800d1c2:	2d00      	cmp	r5, #0
 800d1c4:	d0f6      	beq.n	800d1b4 <chIQGetTimeout+0x14>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d1c6:	69a1      	ldr	r1, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d1c8:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800d1ca:	6925      	ldr	r5, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d1cc:	1c4a      	adds	r2, r1, #1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d1ce:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800d1d0:	42aa      	cmp	r2, r5
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d1d2:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 800d1d4:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800d1d6:	bf28      	it	cs
 800d1d8:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d1da:	7808      	ldrb	r0, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800d1dc:	bf28      	it	cs
 800d1de:	61a3      	strcs	r3, [r4, #24]
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
}
 800d1e6:	bd70      	pop	{r4, r5, r6, pc}
 800d1e8:	f385 8811 	msr	BASEPRI, r5

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800d1ec:	bd70      	pop	{r4, r5, r6, pc}
 800d1ee:	bf00      	nop

0800d1f0 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 800d1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	4604      	mov	r4, r0
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	4689      	mov	r9, r1
 800d1fa:	4693      	mov	fp, r2
 800d1fc:	461d      	mov	r5, r3
  qnotify_t nfy = iqp->q_notify;
 800d1fe:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800d202:	2720      	movs	r7, #32
 800d204:	f387 8811 	msr	BASEPRI, r7
  size_t r = 0;
 800d208:	2600      	movs	r6, #0
 800d20a:	9701      	str	r7, [sp, #4]
 800d20c:	46b2      	mov	sl, r6

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 800d20e:	f1b8 0f00 	cmp.w	r8, #0
 800d212:	d005      	beq.n	800d220 <chIQReadTimeout+0x30>
      nfy(iqp);
 800d214:	4620      	mov	r0, r4
 800d216:	47c0      	blx	r8
 800d218:	e002      	b.n	800d220 <chIQReadTimeout+0x30>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800d21a:	f7ff fee9 	bl	800cff0 <chThdEnqueueTimeoutS>
 800d21e:	b9e0      	cbnz	r0, 800d25a <chIQReadTimeout+0x6a>
 800d220:	68a7      	ldr	r7, [r4, #8]
 800d222:	4629      	mov	r1, r5
 800d224:	4620      	mov	r0, r4
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 800d226:	2f00      	cmp	r7, #0
 800d228:	d0f7      	beq.n	800d21a <chIQReadTimeout+0x2a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 800d22a:	69a2      	ldr	r2, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d22c:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800d22e:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d230:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
 800d232:	61a1      	str	r1, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d234:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800d236:	7813      	ldrb	r3, [r2, #0]
 800d238:	f809 3b01 	strb.w	r3, [r9], #1
    if (iqp->q_rdptr >= iqp->q_top) {
 800d23c:	6923      	ldr	r3, [r4, #16]
 800d23e:	69a2      	ldr	r2, [r4, #24]
 800d240:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 800d242:	bf24      	itt	cs
 800d244:	68e3      	ldrcs	r3, [r4, #12]
 800d246:	61a3      	strcs	r3, [r4, #24]
 800d248:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 800d24c:	3601      	adds	r6, #1
    if (--n == 0U) {
 800d24e:	45b3      	cmp	fp, r6
 800d250:	d005      	beq.n	800d25e <chIQReadTimeout+0x6e>
 800d252:	9b01      	ldr	r3, [sp, #4]
 800d254:	f383 8811 	msr	BASEPRI, r3
 800d258:	e7d9      	b.n	800d20e <chIQReadTimeout+0x1e>
 800d25a:	f387 8811 	msr	BASEPRI, r7
      return r;
    }

    chSysLock();
  }
}
 800d25e:	4630      	mov	r0, r6
 800d260:	b003      	add	sp, #12
 800d262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d266:	bf00      	nop
	...

0800d270 <chOQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {
 800d270:	b430      	push	{r4, r5}
 800d272:	9c02      	ldr	r4, [sp, #8]
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800d274:	6204      	str	r4, [r0, #32]
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 800d276:	188d      	adds	r5, r1, r2
 800d278:	6105      	str	r5, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d27a:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d27c:	6040      	str	r0, [r0, #4]
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 800d27e:	6082      	str	r2, [r0, #8]
  oqp->q_buffer  = bp;
 800d280:	60c1      	str	r1, [r0, #12]
  oqp->q_rdptr   = bp;
 800d282:	6181      	str	r1, [r0, #24]
  oqp->q_wrptr   = bp;
 800d284:	6141      	str	r1, [r0, #20]
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 800d286:	61c3      	str	r3, [r0, #28]
  oqp->q_link    = link;
}
 800d288:	bc30      	pop	{r4, r5}
 800d28a:	4770      	bx	lr
 800d28c:	0000      	movs	r0, r0
	...

0800d290 <chOQResetI>:
 *
 * @param[in] oqp       pointer to an @p output_queue_t structure
 *
 * @iclass
 */
void chOQResetI(output_queue_t *oqp) {
 800d290:	b410      	push	{r4}

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800d292:	6902      	ldr	r2, [r0, #16]
 */
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
 800d294:	68c4      	ldr	r4, [r0, #12]
 800d296:	6184      	str	r4, [r0, #24]
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800d298:	1b12      	subs	r2, r2, r4
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
 800d29a:	6144      	str	r4, [r0, #20]
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800d29c:	f06f 0101 	mvn.w	r1, #1

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 800d2a0:	6082      	str	r2, [r0, #8]
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
}
 800d2a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800d2a6:	f7ff bebb 	b.w	800d020 <chThdDequeueAllI>
 800d2aa:	bf00      	nop
 800d2ac:	0000      	movs	r0, r0
	...

0800d2b0 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 800d2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2b2:	4604      	mov	r4, r0
 800d2b4:	460f      	mov	r7, r1
 800d2b6:	4616      	mov	r6, r2
 800d2b8:	2320      	movs	r3, #32
 800d2ba:	f383 8811 	msr	BASEPRI, r3
 800d2be:	e003      	b.n	800d2c8 <chOQPutTimeout+0x18>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800d2c0:	f7ff fe96 	bl	800cff0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	db19      	blt.n	800d2fc <chOQPutTimeout+0x4c>
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(oqp) == 0U);
 800d2c8:	68a5      	ldr	r5, [r4, #8]
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800d2ca:	4631      	mov	r1, r6
 800d2cc:	4620      	mov	r0, r4
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 800d2ce:	2d00      	cmp	r5, #0
 800d2d0:	d0f6      	beq.n	800d2c0 <chOQPutTimeout+0x10>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 800d2d2:	6962      	ldr	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d2d4:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800d2d6:	1c51      	adds	r1, r2, #1
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d2d8:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800d2da:	6161      	str	r1, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d2dc:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800d2de:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 800d2e0:	6923      	ldr	r3, [r4, #16]
 800d2e2:	6962      	ldr	r2, [r4, #20]
 800d2e4:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 800d2e6:	bf24      	itt	cs
 800d2e8:	68e3      	ldrcs	r3, [r4, #12]
 800d2ea:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 800d2ec:	69e3      	ldr	r3, [r4, #28]
 800d2ee:	b10b      	cbz	r3, 800d2f4 <chOQPutTimeout+0x44>
    oqp->q_notify(oqp);
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	4798      	blx	r3
 800d2f4:	2000      	movs	r0, #0
 800d2f6:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 800d2fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2fc:	f385 8811 	msr	BASEPRI, r5
  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800d300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d302:	bf00      	nop
	...

0800d310 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 800d310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d314:	b083      	sub	sp, #12
 800d316:	4604      	mov	r4, r0
 800d318:	460d      	mov	r5, r1
 800d31a:	4616      	mov	r6, r2
 800d31c:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 800d31e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800d322:	f04f 0920 	mov.w	r9, #32
 800d326:	f389 8811 	msr	BASEPRI, r9
  size_t w = 0;
 800d32a:	2700      	movs	r7, #0
 800d32c:	46ba      	mov	sl, r7
 800d32e:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d330:	f105 0b01 	add.w	fp, r5, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800d334:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800d336:	b303      	cbz	r3, 800d37a <chOQWriteTimeout+0x6a>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d338:	6961      	ldr	r1, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d33a:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800d33c:	1c4a      	adds	r2, r1, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d33e:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
 800d340:	6162      	str	r2, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d342:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800d344:	782b      	ldrb	r3, [r5, #0]
 800d346:	700b      	strb	r3, [r1, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 800d348:	6923      	ldr	r3, [r4, #16]
 800d34a:	6961      	ldr	r1, [r4, #20]
 800d34c:	4299      	cmp	r1, r3
      oqp->q_wrptr = oqp->q_buffer;
 800d34e:	bf24      	itt	cs
 800d350:	68e3      	ldrcs	r3, [r4, #12]
 800d352:	6163      	strcs	r3, [r4, #20]
    }

    if (nfy != NULL) {
 800d354:	f1b8 0f00 	cmp.w	r8, #0
 800d358:	d000      	beq.n	800d35c <chOQWriteTimeout+0x4c>
      nfy(oqp);
 800d35a:	47c0      	blx	r8
 800d35c:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800d360:	3e01      	subs	r6, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 800d362:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
 800d366:	d012      	beq.n	800d38e <chOQWriteTimeout+0x7e>
 800d368:	f389 8811 	msr	BASEPRI, r9
 800d36c:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d36e:	465d      	mov	r5, fp
 800d370:	f105 0b01 	add.w	fp, r5, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800d374:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800d376:	2b00      	cmp	r3, #0
 800d378:	d1de      	bne.n	800d338 <chOQWriteTimeout+0x28>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 800d37a:	9901      	ldr	r1, [sp, #4]
 800d37c:	9300      	str	r3, [sp, #0]
 800d37e:	4620      	mov	r0, r4
 800d380:	f7ff fe36 	bl	800cff0 <chThdEnqueueTimeoutS>
 800d384:	9b00      	ldr	r3, [sp, #0]
 800d386:	2800      	cmp	r0, #0
 800d388:	d0d1      	beq.n	800d32e <chOQWriteTimeout+0x1e>
 800d38a:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 800d38e:	4638      	mov	r0, r7
 800d390:	b003      	add	sp, #12
 800d392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d396:	bf00      	nop
	...

0800d3a0 <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d3a0:	4a05      	ldr	r2, [pc, #20]	; (800d3b8 <_core_init+0x18>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d3a2:	4b06      	ldr	r3, [pc, #24]	; (800d3bc <_core_init+0x1c>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d3a4:	4806      	ldr	r0, [pc, #24]	; (800d3c0 <_core_init+0x20>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d3a6:	4907      	ldr	r1, [pc, #28]	; (800d3c4 <_core_init+0x24>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d3a8:	f022 0207 	bic.w	r2, r2, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d3ac:	f023 0307 	bic.w	r3, r3, #7
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d3b0:	6002      	str	r2, [r0, #0]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d3b2:	600b      	str	r3, [r1, #0]
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop
 800d3b8:	20001eeb 	.word	0x20001eeb
 800d3bc:	20020000 	.word	0x20020000
 800d3c0:	20000e9c 	.word	0x20000e9c
 800d3c4:	20000e98 	.word	0x20000e98
	...

0800d3d0 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 800d3d0:	b410      	push	{r4}
 800d3d2:	2320      	movs	r3, #32
 800d3d4:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800d3d8:	4c09      	ldr	r4, [pc, #36]	; (800d400 <chCoreAlloc+0x30>)
 800d3da:	4b0a      	ldr	r3, [pc, #40]	; (800d404 <chCoreAlloc+0x34>)
 800d3dc:	6822      	ldr	r2, [r4, #0]
 800d3de:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 800d3e0:	1dc3      	adds	r3, r0, #7
 800d3e2:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800d3e6:	1a89      	subs	r1, r1, r2
 800d3e8:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 800d3ea:	bf9d      	ittte	ls
 800d3ec:	189b      	addls	r3, r3, r2
 800d3ee:	6023      	strls	r3, [r4, #0]

  return p;
 800d3f0:	4610      	movls	r0, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 800d3f2:	2000      	movhi	r0, #0
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 800d3fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3fe:	4770      	bx	lr
 800d400:	20000e9c 	.word	0x20000e9c
 800d404:	20000e98 	.word	0x20000e98
	...

0800d410 <_heap_init>:
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 800d410:	4b04      	ldr	r3, [pc, #16]	; (800d424 <_heap_init+0x14>)
 800d412:	4a05      	ldr	r2, [pc, #20]	; (800d428 <_heap_init+0x18>)
 800d414:	601a      	str	r2, [r3, #0]
  default_heap.h_free.h.u.next = NULL;
  default_heap.h_free.h.size = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800d416:	f103 0010 	add.w	r0, r3, #16
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
  default_heap.h_free.h.u.next = NULL;
 800d41a:	2200      	movs	r2, #0
 800d41c:	609a      	str	r2, [r3, #8]
  default_heap.h_free.h.size = 0;
 800d41e:	60da      	str	r2, [r3, #12]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800d420:	f7ff be66 	b.w	800d0f0 <chMtxObjectInit>
 800d424:	20000ea0 	.word	0x20000ea0
 800d428:	0800d3d1 	.word	0x0800d3d1
 800d42c:	00000000 	.word	0x00000000

0800d430 <SVC_Handler>:
/*lint -restore*/
  struct port_extctx *ctxp;

#if CORTEX_USE_FPU
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 800d430:	4a06      	ldr	r2, [pc, #24]	; (800d44c <SVC_Handler+0x1c>)
 800d432:	6853      	ldr	r3, [r2, #4]
 800d434:	f023 0301 	bic.w	r3, r3, #1
 800d438:	6053      	str	r3, [r2, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800d43a:	f3ef 8309 	mrs	r3, PSP

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800d43e:	3368      	adds	r3, #104	; 0x68
 800d440:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d444:	2300      	movs	r3, #0
 800d446:	f383 8811 	msr	BASEPRI, r3
 800d44a:	4770      	bx	lr
 800d44c:	e000ef30 	.word	0xe000ef30

0800d450 <_port_irq_epilogue>:
 800d450:	2320      	movs	r3, #32
 800d452:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800d456:	4b12      	ldr	r3, [pc, #72]	; (800d4a0 <_port_irq_epilogue+0x50>)
 800d458:	685b      	ldr	r3, [r3, #4]
 800d45a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800d45e:	d102      	bne.n	800d466 <_port_irq_epilogue+0x16>
 800d460:	f383 8811 	msr	BASEPRI, r3
 800d464:	4770      	bx	lr
/*===========================================================================*/

/**
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {
 800d466:	b510      	push	{r4, lr}
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  uint32_t result;

  /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 800d468:	eef1 3a10 	vmrs	r3, fpscr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800d46c:	f3ef 8409 	mrs	r4, PSP
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800d470:	4b0c      	ldr	r3, [pc, #48]	; (800d4a4 <_port_irq_epilogue+0x54>)
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800d472:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	f844 3c08 	str.w	r3, [r4, #-8]
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800d47c:	f844 2c4c 	str.w	r2, [r4, #-76]

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800d480:	f1a4 0368 	sub.w	r3, r4, #104	; 0x68
 800d484:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800d488:	f7ff fc52 	bl	800cd30 <chSchIsPreemptionRequired>
 800d48c:	b118      	cbz	r0, 800d496 <_port_irq_epilogue+0x46>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 800d48e:	4b06      	ldr	r3, [pc, #24]	; (800d4a8 <_port_irq_epilogue+0x58>)
 800d490:	f844 3c50 	str.w	r3, [r4, #-80]
 800d494:	bd10      	pop	{r4, pc}
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 800d496:	4b05      	ldr	r3, [pc, #20]	; (800d4ac <_port_irq_epilogue+0x5c>)
 800d498:	f844 3c50 	str.w	r3, [r4, #-80]
 800d49c:	bd10      	pop	{r4, pc}
 800d49e:	bf00      	nop
 800d4a0:	e000ed00 	.word	0xe000ed00
 800d4a4:	e000ef30 	.word	0xe000ef30
 800d4a8:	0800c139 	.word	0x0800c139
 800d4ac:	0800c13c 	.word	0x0800c13c

0800d4b0 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800d4b0:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 800d4b2:	f000 ff8d 	bl	800e3d0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
  palInit(&pal_default_config);
 800d4b6:	480b      	ldr	r0, [pc, #44]	; (800d4e4 <halInit+0x34>)
 800d4b8:	f001 f9a2 	bl	800e800 <_pal_lld_init>
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
#endif
#if (HAL_USE_CAN == TRUE) || defined(__DOXYGEN__)
  canInit();
 800d4bc:	f000 f818 	bl	800d4f0 <canInit>
#endif
#if (HAL_USE_EXT == TRUE) || defined(__DOXYGEN__)
  extInit();
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
 800d4c0:	f000 f83e 	bl	800d540 <gptInit>
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800d4c4:	f000 f86c 	bl	800d5a0 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_ICU == TRUE) || defined(__DOXYGEN__)
  icuInit();
 800d4c8:	f000 f87a 	bl	800d5c0 <icuInit>
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
 800d4cc:	f000 fa48 	bl	800d960 <uartInit>
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800d4d0:	f000 fa56 	bl	800d980 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
#endif
#if (HAL_USE_SERIAL_USB == TRUE) || defined(__DOXYGEN__)
  sduInit();
 800d4d4:	f000 f92c 	bl	800d730 <sduInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 800d4d8:	f002 fb32 	bl	800fb40 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 800d4dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800d4e0:	f000 ba36 	b.w	800d950 <stInit>
 800d4e4:	08012740 	.word	0x08012740
	...

0800d4f0 <canInit>:
 *
 * @init
 */
void canInit(void) {

  can_lld_init();
 800d4f0:	f001 b96e 	b.w	800e7d0 <can_lld_init>
	...

0800d500 <canObjectInit>:
 *
 * @param[out] canp     pointer to the @p CANDriver object
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {
 800d500:	b4f0      	push	{r4, r5, r6, r7}

  canp->state    = CAN_STOP;
 800d502:	2201      	movs	r2, #1
  canp->config   = NULL;
 800d504:	2300      	movs	r3, #0
  osalThreadQueueObjectInit(&canp->txqueue);
  osalThreadQueueObjectInit(&canp->rxqueue);
  osalEventObjectInit(&canp->rxfull_event);
 800d506:	f100 0718 	add.w	r7, r0, #24
  osalEventObjectInit(&canp->txempty_event);
 800d50a:	f100 061c 	add.w	r6, r0, #28
  osalEventObjectInit(&canp->error_event);
 800d50e:	f100 0520 	add.w	r5, r0, #32
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
 800d512:	f100 0424 	add.w	r4, r0, #36	; 0x24
  osalEventObjectInit(&canp->wakeup_event);
 800d516:	f100 0128 	add.w	r1, r0, #40	; 0x28
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {

  canp->state    = CAN_STOP;
 800d51a:	7002      	strb	r2, [r0, #0]
  canp->config   = NULL;
 800d51c:	6043      	str	r3, [r0, #4]
  osalThreadQueueObjectInit(&canp->txqueue);
 800d51e:	f100 0208 	add.w	r2, r0, #8
  osalThreadQueueObjectInit(&canp->rxqueue);
 800d522:	f100 0310 	add.w	r3, r0, #16
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 800d526:	6187      	str	r7, [r0, #24]
 800d528:	61c6      	str	r6, [r0, #28]
 800d52a:	6205      	str	r5, [r0, #32]
 800d52c:	6244      	str	r4, [r0, #36]	; 0x24
 800d52e:	6281      	str	r1, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d530:	6082      	str	r2, [r0, #8]
  tqp->p_prev = (thread_t *)tqp;
 800d532:	60c2      	str	r2, [r0, #12]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d534:	6103      	str	r3, [r0, #16]
  tqp->p_prev = (thread_t *)tqp;
 800d536:	6143      	str	r3, [r0, #20]
  osalEventObjectInit(&canp->error_event);
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
  osalEventObjectInit(&canp->wakeup_event);
#endif
}
 800d538:	bcf0      	pop	{r4, r5, r6, r7}
 800d53a:	4770      	bx	lr
 800d53c:	0000      	movs	r0, r0
	...

0800d540 <gptInit>:
 *
 * @init
 */
void gptInit(void) {

  gpt_lld_init();
 800d540:	f002 b98e 	b.w	800f860 <gpt_lld_init>
	...

0800d550 <gptObjectInit>:
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 800d550:	2201      	movs	r2, #1
  gptp->config = NULL;
 800d552:	2300      	movs	r3, #0
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 800d554:	7002      	strb	r2, [r0, #0]
  gptp->config = NULL;
 800d556:	6043      	str	r3, [r0, #4]
 800d558:	4770      	bx	lr
 800d55a:	bf00      	nop
 800d55c:	0000      	movs	r0, r0
	...

0800d560 <gptStart>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] config    pointer to the @p GPTConfig object
 *
 * @api
 */
void gptStart(GPTDriver *gptp, const GPTConfig *config) {
 800d560:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d562:	2320      	movs	r3, #32
 800d564:	4604      	mov	r4, r0
 800d566:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((gptp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((gptp->state == GPT_STOP) || (gptp->state == GPT_READY),
              "invalid state");
  gptp->config = config;
 800d56a:	6041      	str	r1, [r0, #4]
  gpt_lld_start(gptp);
 800d56c:	f002 f988 	bl	800f880 <gpt_lld_start>
  gptp->state = GPT_READY;
 800d570:	2302      	movs	r3, #2
 800d572:	7023      	strb	r3, [r4, #0]
 800d574:	2300      	movs	r3, #0
 800d576:	f383 8811 	msr	BASEPRI, r3
 800d57a:	bd10      	pop	{r4, pc}
 800d57c:	0000      	movs	r0, r0
	...

0800d580 <gptStartContinuous>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @api
 */
void gptStartContinuous(GPTDriver *gptp, gptcnt_t interval) {
 800d580:	b508      	push	{r3, lr}
 800d582:	2220      	movs	r2, #32
 800d584:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheckClassI();
  osalDbgCheck(gptp != NULL);
  osalDbgAssert(gptp->state == GPT_READY,
                "invalid state");

  gptp->state = GPT_CONTINUOUS;
 800d588:	2203      	movs	r2, #3
 800d58a:	7002      	strb	r2, [r0, #0]
  gpt_lld_start_timer(gptp, interval);
 800d58c:	f002 f9b0 	bl	800f8f0 <gpt_lld_start_timer>
 800d590:	2300      	movs	r3, #0
 800d592:	f383 8811 	msr	BASEPRI, r3
 800d596:	bd08      	pop	{r3, pc}
	...

0800d5a0 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 800d5a0:	f001 bb56 	b.w	800ec50 <i2c_lld_init>
	...

0800d5b0 <i2cObjectInit>:
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800d5b0:	2201      	movs	r2, #1
  i2cp->config = NULL;
 800d5b2:	2300      	movs	r3, #0
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800d5b4:	7002      	strb	r2, [r0, #0]
  i2cp->config = NULL;
 800d5b6:	6043      	str	r3, [r0, #4]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800d5b8:	300c      	adds	r0, #12
 800d5ba:	f7ff bd99 	b.w	800d0f0 <chMtxObjectInit>
 800d5be:	bf00      	nop

0800d5c0 <icuInit>:
 *
 * @init
 */
void icuInit(void) {

  icu_lld_init();
 800d5c0:	f002 b9fe 	b.w	800f9c0 <icu_lld_init>
	...

0800d5d0 <icuObjectInit>:
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800d5d0:	2201      	movs	r2, #1
  icup->config = NULL;
 800d5d2:	2300      	movs	r3, #0
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800d5d4:	7002      	strb	r2, [r0, #0]
  icup->config = NULL;
 800d5d6:	6043      	str	r3, [r0, #4]
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	0000      	movs	r0, r0
	...

0800d5e0 <onotify>:
/**
 * @brief   Notification of data inserted into the output queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void onotify(io_queue_t *qp) {
 800d5e0:	b510      	push	{r4, lr}
  size_t n;
  SerialUSBDriver *sdup = qGetLink(qp);
 800d5e2:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 800d5e4:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800d5e8:	6813      	ldr	r3, [r2, #0]
 800d5ea:	7819      	ldrb	r1, [r3, #0]
 800d5ec:	2904      	cmp	r1, #4
 800d5ee:	d000      	beq.n	800d5f2 <onotify+0x12>
 800d5f0:	bd10      	pop	{r4, pc}
 800d5f2:	7a21      	ldrb	r1, [r4, #8]
 800d5f4:	2902      	cmp	r1, #2
 800d5f6:	d1fb      	bne.n	800d5f0 <onotify+0x10>
    return;
  }

  /* If there is not an ongoing transaction and the output queue contains
     data then a new transaction is started.*/
  if (!usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 800d5f8:	7910      	ldrb	r0, [r2, #4]
 800d5fa:	8919      	ldrh	r1, [r3, #8]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	fa02 f300 	lsl.w	r3, r2, r0
 800d602:	ea13 0201 	ands.w	r2, r3, r1
 800d606:	d1f3      	bne.n	800d5f0 <onotify+0x10>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 800d608:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d60a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d60c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800d60e:	1acb      	subs	r3, r1, r3
    if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 800d610:	1a1b      	subs	r3, r3, r0
 800d612:	d0ed      	beq.n	800d5f0 <onotify+0x10>
 800d614:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      usbPrepareQueuedTransmit(sdup->config->usbp,
 800d618:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800d61c:	7911      	ldrb	r1, [r2, #4]
 800d61e:	6810      	ldr	r0, [r2, #0]
 800d620:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800d624:	f000 fa04 	bl	800da30 <usbPrepareQueuedTransmit>
 800d628:	2320      	movs	r3, #32
 800d62a:	f383 8811 	msr	BASEPRI, r3
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 800d62e:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
    }
  }
}
 800d632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      usbPrepareQueuedTransmit(sdup->config->usbp,
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 800d636:	7919      	ldrb	r1, [r3, #4]
 800d638:	6818      	ldr	r0, [r3, #0]
 800d63a:	f000 ba19 	b.w	800da70 <usbStartTransmitI>
 800d63e:	bf00      	nop

0800d640 <inotify>:
/**
 * @brief   Notification of data removed from the input queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void inotify(io_queue_t *qp) {
 800d640:	b538      	push	{r3, r4, r5, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = qGetLink(qp);
 800d642:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 800d644:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800d648:	6813      	ldr	r3, [r2, #0]
 800d64a:	7819      	ldrb	r1, [r3, #0]
 800d64c:	2904      	cmp	r1, #4
 800d64e:	d000      	beq.n	800d652 <inotify+0x12>
 800d650:	bd38      	pop	{r3, r4, r5, pc}
 800d652:	7a21      	ldrb	r1, [r4, #8]
 800d654:	2902      	cmp	r1, #2
 800d656:	d1fb      	bne.n	800d650 <inotify+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800d658:	7950      	ldrb	r0, [r2, #5]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 800d65a:	8959      	ldrh	r1, [r3, #10]
 800d65c:	2201      	movs	r2, #1
 800d65e:	4082      	lsls	r2, r0
 800d660:	400a      	ands	r2, r1
 800d662:	d1f5      	bne.n	800d650 <inotify+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 800d664:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 800d668:	69a1      	ldr	r1, [r4, #24]
 800d66a:	69e0      	ldr	r0, [r4, #28]
 800d66c:	68db      	ldr	r3, [r3, #12]
 800d66e:	6965      	ldr	r5, [r4, #20]
 800d670:	8a5b      	ldrh	r3, [r3, #18]
 800d672:	1a40      	subs	r0, r0, r1
 800d674:	1b41      	subs	r1, r0, r5
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
    if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 800d676:	428b      	cmp	r3, r1
 800d678:	d8ea      	bhi.n	800d650 <inotify+0x10>
 800d67a:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      n = (n / maxsize) * maxsize;
      usbPrepareQueuedReceive(sdup->config->usbp,
 800d67e:	fbb1 f1f3 	udiv	r1, r1, r3
 800d682:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 800d686:	fb03 f301 	mul.w	r3, r3, r1
 800d68a:	6810      	ldr	r0, [r2, #0]
 800d68c:	7951      	ldrb	r1, [r2, #5]
 800d68e:	f104 020c 	add.w	r2, r4, #12
 800d692:	f000 f9bd 	bl	800da10 <usbPrepareQueuedReceive>
 800d696:	2320      	movs	r3, #32
 800d698:	f383 8811 	msr	BASEPRI, r3
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 800d69c:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800d6a0:	7959      	ldrb	r1, [r3, #5]
 800d6a2:	6818      	ldr	r0, [r3, #0]
    }
  }
}
 800d6a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      usbPrepareQueuedReceive(sdup->config->usbp,
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 800d6a8:	f000 b9d2 	b.w	800da50 <usbStartReceiveI>
 800d6ac:	0000      	movs	r0, r0
	...

0800d6b0 <readt>:
  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp, n, timeout);
 800d6b0:	300c      	adds	r0, #12
 800d6b2:	f7ff bd9d 	b.w	800d1f0 <chIQReadTimeout>
 800d6b6:	bf00      	nop
	...

0800d6c0 <read>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp,
 800d6c0:	300c      	adds	r0, #12
 800d6c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d6c6:	f7ff bd93 	b.w	800d1f0 <chIQReadTimeout>
 800d6ca:	bf00      	nop
 800d6cc:	0000      	movs	r0, r0
	...

0800d6d0 <writet>:
  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
 800d6d0:	3030      	adds	r0, #48	; 0x30
 800d6d2:	f7ff be1d 	b.w	800d310 <chOQWriteTimeout>
 800d6d6:	bf00      	nop
	...

0800d6e0 <write>:
 * Interface implementation.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp,
 800d6e0:	3030      	adds	r0, #48	; 0x30
 800d6e2:	f04f 33ff 	mov.w	r3, #4294967295
 800d6e6:	f7ff be13 	b.w	800d310 <chOQWriteTimeout>
 800d6ea:	bf00      	nop
 800d6ec:	0000      	movs	r0, r0
	...

0800d6f0 <gett>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
 800d6f0:	300c      	adds	r0, #12
 800d6f2:	f7ff bd55 	b.w	800d1a0 <chIQGetTimeout>
 800d6f6:	bf00      	nop
	...

0800d700 <get>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, TIME_INFINITE);
 800d700:	300c      	adds	r0, #12
 800d702:	f04f 31ff 	mov.w	r1, #4294967295
 800d706:	f7ff bd4b 	b.w	800d1a0 <chIQGetTimeout>
 800d70a:	bf00      	nop
 800d70c:	0000      	movs	r0, r0
	...

0800d710 <putt>:
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
 800d710:	3030      	adds	r0, #48	; 0x30
 800d712:	f7ff bdcd 	b.w	800d2b0 <chOQPutTimeout>
 800d716:	bf00      	nop
	...

0800d720 <put>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
 800d720:	3030      	adds	r0, #48	; 0x30
 800d722:	f04f 32ff 	mov.w	r2, #4294967295
 800d726:	f7ff bdc3 	b.w	800d2b0 <chOQPutTimeout>
 800d72a:	bf00      	nop
 800d72c:	0000      	movs	r0, r0
	...

0800d730 <sduInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sduInit(void) {
 800d730:	4770      	bx	lr
 800d732:	bf00      	nop
	...

0800d740 <sduObjectInit>:
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 800d740:	b510      	push	{r4, lr}

  sdup->vmt = &vmt;
 800d742:	4603      	mov	r3, r0
 800d744:	4a0e      	ldr	r2, [pc, #56]	; (800d780 <sduObjectInit+0x40>)
 800d746:	f843 2b04 	str.w	r2, [r3], #4
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 800d74a:	b082      	sub	sp, #8

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 800d74c:	2201      	movs	r2, #1
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 800d74e:	4604      	mov	r4, r0

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 800d750:	9000      	str	r0, [sp, #0]
 800d752:	f100 0154 	add.w	r1, r0, #84	; 0x54
 800d756:	6043      	str	r3, [r0, #4]
 */
void sduObjectInit(SerialUSBDriver *sdup) {

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 800d758:	7202      	strb	r2, [r0, #8]
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 800d75a:	4b0a      	ldr	r3, [pc, #40]	; (800d784 <sduObjectInit+0x44>)
 800d75c:	300c      	adds	r0, #12
 800d75e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d762:	f7ff fcfd 	bl	800d160 <chIQObjectInit>
  oqObjectInit(&sdup->oqueue, sdup->ob, SERIAL_USB_BUFFERS_SIZE, onotify, sdup);
 800d766:	9400      	str	r4, [sp, #0]
 800d768:	f504 71aa 	add.w	r1, r4, #340	; 0x154
 800d76c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800d770:	4b05      	ldr	r3, [pc, #20]	; (800d788 <sduObjectInit+0x48>)
 800d772:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d776:	f7ff fd7b 	bl	800d270 <chOQObjectInit>
}
 800d77a:	b002      	add	sp, #8
 800d77c:	bd10      	pop	{r4, pc}
 800d77e:	bf00      	nop
 800d780:	080125e0 	.word	0x080125e0
 800d784:	0800d641 	.word	0x0800d641
 800d788:	0800d5e1 	.word	0x0800d5e1
 800d78c:	00000000 	.word	0x00000000

0800d790 <sduStart>:
 * @param[in] config    the serial over USB driver configuration
 *
 * @api
 */
void sduStart(SerialUSBDriver *sdup, const SerialUSBConfig *config) {
  USBDriver *usbp = config->usbp;
 800d790:	680b      	ldr	r3, [r1, #0]
 800d792:	2220      	movs	r2, #32
 800d794:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheck(sdup != NULL);

  osalSysLock();
  osalDbgAssert((sdup->state == SDU_STOP) || (sdup->state == SDU_READY),
                "invalid state");
  usbp->in_params[config->bulk_in - 1U]   = sdup;
 800d798:	790a      	ldrb	r2, [r1, #4]
 800d79a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800d79e:	6190      	str	r0, [r2, #24]
  usbp->out_params[config->bulk_out - 1U] = sdup;
 800d7a0:	794a      	ldrb	r2, [r1, #5]
 800d7a2:	3209      	adds	r2, #9
 800d7a4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  if (config->int_in > 0U) {
 800d7a8:	798a      	ldrb	r2, [r1, #6]
 800d7aa:	b112      	cbz	r2, 800d7b2 <sduStart+0x22>
    usbp->in_params[config->int_in - 1U]  = sdup;
 800d7ac:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800d7b0:	6198      	str	r0, [r3, #24]
  }
  sdup->config = config;
  sdup->state = SDU_READY;
 800d7b2:	2302      	movs	r3, #2
 800d7b4:	7203      	strb	r3, [r0, #8]
  usbp->in_params[config->bulk_in - 1U]   = sdup;
  usbp->out_params[config->bulk_out - 1U] = sdup;
  if (config->int_in > 0U) {
    usbp->in_params[config->int_in - 1U]  = sdup;
  }
  sdup->config = config;
 800d7b6:	f8c0 1254 	str.w	r1, [r0, #596]	; 0x254
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	f383 8811 	msr	BASEPRI, r3
 800d7c0:	4770      	bx	lr
 800d7c2:	bf00      	nop
	...

0800d7d0 <sduConfigureHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 800d7d0:	b570      	push	{r4, r5, r6, lr}
  USBDriver *usbp = sdup->config->usbp;
 800d7d2:	f8d0 3254 	ldr.w	r3, [r0, #596]	; 0x254

  iqResetI(&sdup->iqueue);
 800d7d6:	f100 060c 	add.w	r6, r0, #12
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 800d7da:	4604      	mov	r4, r0
  USBDriver *usbp = sdup->config->usbp;

  iqResetI(&sdup->iqueue);
 800d7dc:	4630      	mov	r0, r6
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
  USBDriver *usbp = sdup->config->usbp;
 800d7de:	681d      	ldr	r5, [r3, #0]

  iqResetI(&sdup->iqueue);
 800d7e0:	f7ff fcce 	bl	800d180 <chIQResetI>
  oqResetI(&sdup->oqueue);
 800d7e4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800d7e8:	f7ff fd52 	bl	800d290 <chOQResetI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800d7ec:	1d20      	adds	r0, r4, #4
 800d7ee:	2101      	movs	r1, #1
 800d7f0:	f7ff fc9e 	bl	800d130 <chEvtBroadcastFlagsI>
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 800d7f4:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800d7f8:	7959      	ldrb	r1, [r3, #5]
 800d7fa:	eb05 0381 	add.w	r3, r5, r1, lsl #2
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 800d7fe:	4628      	mov	r0, r5
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 800d800:	68db      	ldr	r3, [r3, #12]
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 800d802:	4632      	mov	r2, r6
 800d804:	8a5b      	ldrh	r3, [r3, #18]
 800d806:	f000 f903 	bl	800da10 <usbPrepareQueuedReceive>
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 800d80a:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800d80e:	4628      	mov	r0, r5
 800d810:	7959      	ldrb	r1, [r3, #5]
}
 800d812:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 800d816:	f000 b91b 	b.w	800da50 <usbStartReceiveI>
 800d81a:	bf00      	nop
 800d81c:	0000      	movs	r0, r0
	...

0800d820 <sduRequestsHook>:
 * @retval true         Message handled internally.
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
 800d820:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800d824:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d828:	2b20      	cmp	r3, #32
 800d82a:	d001      	beq.n	800d830 <sduRequestsHook+0x10>
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
      return true;
    default:
      return false;
 800d82c:	2000      	movs	r0, #0
    }
  }
  return false;
}
 800d82e:	4770      	bx	lr
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
    switch (usbp->setup[1]) {
 800d830:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800d834:	2b21      	cmp	r3, #33	; 0x21
 800d836:	d003      	beq.n	800d840 <sduRequestsHook+0x20>
 800d838:	2b22      	cmp	r3, #34	; 0x22
 800d83a:	d009      	beq.n	800d850 <sduRequestsHook+0x30>
 800d83c:	2b20      	cmp	r3, #32
 800d83e:	d1f5      	bne.n	800d82c <sduRequestsHook+0xc>
    case CDC_GET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
      return true;
    case CDC_SET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
 800d840:	4b06      	ldr	r3, [pc, #24]	; (800d85c <sduRequestsHook+0x3c>)
 800d842:	6383      	str	r3, [r0, #56]	; 0x38
 800d844:	2207      	movs	r2, #7
 800d846:	2300      	movs	r3, #0
 800d848:	63c2      	str	r2, [r0, #60]	; 0x3c
 800d84a:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 800d84c:	2001      	movs	r0, #1
 800d84e:	4770      	bx	lr
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800d850:	2300      	movs	r3, #0
 800d852:	6383      	str	r3, [r0, #56]	; 0x38
 800d854:	63c3      	str	r3, [r0, #60]	; 0x3c
 800d856:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 800d858:	2001      	movs	r0, #1
 800d85a:	4770      	bx	lr
 800d85c:	20000800 	.word	0x20000800

0800d860 <sduDataTransmitted>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 800d860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n;
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 800d862:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d866:	699c      	ldr	r4, [r3, #24]

  if (sdup == NULL) {
 800d868:	b1bc      	cbz	r4, 800d89a <sduDataTransmitted+0x3a>
 800d86a:	460e      	mov	r6, r1
 800d86c:	4605      	mov	r5, r0
 800d86e:	2720      	movs	r7, #32
 800d870:	f387 8811 	msr	BASEPRI, r7
 800d874:	2108      	movs	r1, #8
 800d876:	1d20      	adds	r0, r4, #4
 800d878:	f7ff fc5a 	bl	800d130 <chEvtBroadcastFlagsI>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 800d87c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800d87e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d880:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d882:	1ad3      	subs	r3, r2, r3

  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_OUTPUT_EMPTY);

  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 800d884:	1a5b      	subs	r3, r3, r1
 800d886:	d110      	bne.n	800d8aa <sduDataTransmitted+0x4a>
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 800d888:	eb05 0386 	add.w	r3, r5, r6, lsl #2
 800d88c:	68db      	ldr	r3, [r3, #12]
 800d88e:	695a      	ldr	r2, [r3, #20]
 800d890:	6852      	ldr	r2, [r2, #4]
 800d892:	b91a      	cbnz	r2, 800d89c <sduDataTransmitted+0x3c>
 800d894:	2300      	movs	r3, #0
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d89c:	8a1b      	ldrh	r3, [r3, #16]
 800d89e:	3b01      	subs	r3, #1
 800d8a0:	4013      	ands	r3, r2
 800d8a2:	d1f7      	bne.n	800d894 <sduDataTransmitted+0x34>
 800d8a4:	f383 8811 	msr	BASEPRI, r3
 800d8a8:	e002      	b.n	800d8b0 <sduDataTransmitted+0x50>
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	f382 8811 	msr	BASEPRI, r2
       size. Otherwise the recipient may expect more data coming soon and
       not return buffered data to app. See section 5.8.3 Bulk Transfer
       Packet Size Constraints of the USB Specification document.*/
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, 0);
 800d8b0:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800d8b4:	4631      	mov	r1, r6
 800d8b6:	4628      	mov	r0, r5
 800d8b8:	f000 f8ba 	bl	800da30 <usbPrepareQueuedTransmit>
 800d8bc:	f387 8811 	msr	BASEPRI, r7

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
 800d8c0:	4631      	mov	r1, r6
 800d8c2:	4628      	mov	r0, r5
 800d8c4:	f000 f8d4 	bl	800da70 <usbStartTransmitI>
 800d8c8:	e7e4      	b.n	800d894 <sduDataTransmitted+0x34>
 800d8ca:	bf00      	nop
 800d8cc:	0000      	movs	r0, r0
	...

0800d8d0 <sduDataReceived>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
 800d8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 800d8d4:	f101 0309 	add.w	r3, r1, #9
 800d8d8:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]

  if (sdup == NULL) {
 800d8dc:	b1be      	cbz	r6, 800d90e <sduDataReceived+0x3e>
 800d8de:	4680      	mov	r8, r0
 800d8e0:	460f      	mov	r7, r1
 800d8e2:	f04f 0920 	mov.w	r9, #32
 800d8e6:	f389 8811 	msr	BASEPRI, r9
 800d8ea:	2104      	movs	r1, #4
 800d8ec:	1870      	adds	r0, r6, r1
 800d8ee:	f7ff fc1f 	bl	800d130 <chEvtBroadcastFlagsI>
  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_INPUT_AVAILABLE);

  /* Writes to the input queue can only happen when there is enough space
     to hold at least one packet.*/
  maxsize = usbp->epc[ep]->out_maxsize;
 800d8f2:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 800d8f6:	69b4      	ldr	r4, [r6, #24]
 800d8f8:	68da      	ldr	r2, [r3, #12]
 800d8fa:	69f5      	ldr	r5, [r6, #28]
 800d8fc:	6973      	ldr	r3, [r6, #20]
 800d8fe:	8a51      	ldrh	r1, [r2, #18]
 800d900:	1b2d      	subs	r5, r5, r4
 800d902:	1aec      	subs	r4, r5, r3
  if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 800d904:	42a1      	cmp	r1, r4
 800d906:	d904      	bls.n	800d912 <sduDataReceived+0x42>
 800d908:	2300      	movs	r3, #0
 800d90a:	f383 8811 	msr	BASEPRI, r3
 800d90e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d912:	2300      	movs	r3, #0
 800d914:	f383 8811 	msr	BASEPRI, r3
    /* The endpoint cannot be busy, we are in the context of the callback,
       so a packet is in the buffer for sure.*/
    osalSysUnlockFromISR();

    n = (n / maxsize) * maxsize;
    usbPrepareQueuedReceive(usbp, ep, &sdup->iqueue, n);
 800d918:	fbb4 f3f1 	udiv	r3, r4, r1
 800d91c:	f106 020c 	add.w	r2, r6, #12
 800d920:	fb01 f303 	mul.w	r3, r1, r3
 800d924:	4640      	mov	r0, r8
 800d926:	4639      	mov	r1, r7
 800d928:	f000 f872 	bl	800da10 <usbPrepareQueuedReceive>
 800d92c:	f389 8811 	msr	BASEPRI, r9

    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, ep);
 800d930:	4639      	mov	r1, r7
 800d932:	4640      	mov	r0, r8
 800d934:	f000 f88c 	bl	800da50 <usbStartReceiveI>
 800d938:	e7e6      	b.n	800d908 <sduDataReceived+0x38>
 800d93a:	bf00      	nop
 800d93c:	0000      	movs	r0, r0
	...

0800d940 <sduInterruptTransmitted>:
 *          interrupt endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduInterruptTransmitted(USBDriver *usbp, usbep_t ep) {
 800d940:	4770      	bx	lr
 800d942:	bf00      	nop
	...

0800d950 <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 800d950:	f002 b856 	b.w	800fa00 <st_lld_init>
	...

0800d960 <uartInit>:
 *
 * @init
 */
void uartInit(void) {

  uart_lld_init();
 800d960:	f002 b8be 	b.w	800fae0 <uart_lld_init>
	...

0800d970 <uartObjectInit>:
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state   = UART_STOP;
  uartp->txstate = UART_TX_IDLE;
 800d970:	2300      	movs	r3, #0
 *
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state   = UART_STOP;
 800d972:	2201      	movs	r2, #1
 800d974:	7002      	strb	r2, [r0, #0]
  uartp->txstate = UART_TX_IDLE;
 800d976:	7043      	strb	r3, [r0, #1]
  uartp->rxstate = UART_RX_IDLE;
 800d978:	7083      	strb	r3, [r0, #2]
  uartp->config  = NULL;
 800d97a:	6043      	str	r3, [r0, #4]
 800d97c:	4770      	bx	lr
 800d97e:	bf00      	nop

0800d980 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 800d980:	f001 bb5e 	b.w	800f040 <usb_lld_init>
	...

0800d990 <usbObjectInit>:
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
 800d990:	2300      	movs	r3, #0
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 800d992:	2201      	movs	r2, #1
 800d994:	7002      	strb	r2, [r0, #0]
  usbp->config       = NULL;
 800d996:	6043      	str	r3, [r0, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d998:	61c3      	str	r3, [r0, #28]
    usbp->out_params[i] = NULL;
 800d99a:	6283      	str	r3, [r0, #40]	; 0x28
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d99c:	6203      	str	r3, [r0, #32]
    usbp->out_params[i] = NULL;
 800d99e:	62c3      	str	r3, [r0, #44]	; 0x2c
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d9a0:	6243      	str	r3, [r0, #36]	; 0x24
    usbp->out_params[i] = NULL;
 800d9a2:	6303      	str	r3, [r0, #48]	; 0x30
  }
  usbp->transmitting = 0;
 800d9a4:	8103      	strh	r3, [r0, #8]
  usbp->receiving    = 0;
 800d9a6:	8143      	strh	r3, [r0, #10]
 800d9a8:	4770      	bx	lr
 800d9aa:	bf00      	nop
 800d9ac:	0000      	movs	r0, r0
	...

0800d9b0 <usbStart>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] config    pointer to the @p USBConfig object
 *
 * @api
 */
void usbStart(USBDriver *usbp, const USBConfig *config) {
 800d9b0:	b538      	push	{r3, r4, r5, lr}
 800d9b2:	4604      	mov	r4, r0
 800d9b4:	2320      	movs	r3, #32
 800d9b6:	f383 8811 	msr	BASEPRI, r3
  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800d9ba:	2500      	movs	r5, #0
  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
 800d9bc:	6041      	str	r1, [r0, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800d9be:	60c5      	str	r5, [r0, #12]
 800d9c0:	6105      	str	r5, [r0, #16]
 800d9c2:	6145      	str	r5, [r0, #20]
 800d9c4:	6185      	str	r5, [r0, #24]
  }
  usb_lld_start(usbp);
 800d9c6:	f001 fb53 	bl	800f070 <usb_lld_start>
  usbp->state = USB_READY;
 800d9ca:	2302      	movs	r3, #2
 800d9cc:	7023      	strb	r3, [r4, #0]
 800d9ce:	f385 8811 	msr	BASEPRI, r5
 800d9d2:	bd38      	pop	{r3, r4, r5, pc}
	...

0800d9e0 <usbInitEndpointI>:
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 800d9e0:	6953      	ldr	r3, [r2, #20]
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 800d9e2:	b410      	push	{r4}
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 800d9e4:	b12b      	cbz	r3, 800d9f2 <usbInitEndpointI+0x12>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 800d9e6:	2400      	movs	r4, #0
 800d9e8:	601c      	str	r4, [r3, #0]
 800d9ea:	605c      	str	r4, [r3, #4]
 800d9ec:	609c      	str	r4, [r3, #8]
 800d9ee:	60dc      	str	r4, [r3, #12]
 800d9f0:	611c      	str	r4, [r3, #16]
  }
  if (epcp->out_state != NULL) {
 800d9f2:	6993      	ldr	r3, [r2, #24]
 800d9f4:	b12b      	cbz	r3, 800da02 <usbInitEndpointI+0x22>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 800d9f6:	2400      	movs	r4, #0
 800d9f8:	601c      	str	r4, [r3, #0]
 800d9fa:	605c      	str	r4, [r3, #4]
 800d9fc:	609c      	str	r4, [r3, #8]
 800d9fe:	60dc      	str	r4, [r3, #12]
 800da00:	611c      	str	r4, [r3, #16]
  }

  usbp->epc[ep] = epcp;
 800da02:	eb00 0381 	add.w	r3, r0, r1, lsl #2

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
}
 800da06:	f85d 4b04 	ldr.w	r4, [sp], #4
  }
  if (epcp->out_state != NULL) {
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
  }

  usbp->epc[ep] = epcp;
 800da0a:	60da      	str	r2, [r3, #12]

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 800da0c:	f001 bc20 	b.w	800f250 <usb_lld_init_endpoint>

0800da10 <usbPrepareQueuedReceive>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
 800da10:	b470      	push	{r4, r5, r6}
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800da12:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  osp->rxqueued           = true;
 800da16:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800da18:	68e4      	ldr	r4, [r4, #12]
 800da1a:	69a4      	ldr	r4, [r4, #24]

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800da1c:	2500      	movs	r5, #0
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
 800da1e:	60e2      	str	r2, [r4, #12]
  osp->rxsize             = n;
 800da20:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 800da22:	7026      	strb	r6, [r4, #0]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800da24:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_receive(usbp, ep);
}
 800da26:	bc70      	pop	{r4, r5, r6}
  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800da28:	f001 bcfa 	b.w	800f420 <usb_lld_prepare_receive>
 800da2c:	0000      	movs	r0, r0
	...

0800da30 <usbPrepareQueuedTransmit>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
 800da30:	b470      	push	{r4, r5, r6}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800da32:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  isp->txqueued           = true;
 800da36:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800da38:	68e4      	ldr	r4, [r4, #12]
 800da3a:	6964      	ldr	r4, [r4, #20]

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800da3c:	2500      	movs	r5, #0
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
 800da3e:	60e2      	str	r2, [r4, #12]
  isp->txsize             = n;
 800da40:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 800da42:	7026      	strb	r6, [r4, #0]
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800da44:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_transmit(usbp, ep);
}
 800da46:	bc70      	pop	{r4, r5, r6}
  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800da48:	f001 bd6a 	b.w	800f520 <usb_lld_prepare_transmit>
 800da4c:	0000      	movs	r0, r0
	...

0800da50 <usbStartReceiveI>:
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {
 800da50:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800da52:	2301      	movs	r3, #1
 800da54:	8944      	ldrh	r4, [r0, #10]
 800da56:	fa03 f201 	lsl.w	r2, r3, r1
 800da5a:	ea14 0602 	ands.w	r6, r4, r2
 800da5e:	d001      	beq.n	800da64 <usbStartReceiveI+0x14>
    return true;
 800da60:	4618      	mov	r0, r3
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_out(usbp, ep);
  return false;
}
 800da62:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetReceiveStatusI(usbp, ep)) {
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800da64:	4322      	orrs	r2, r4
 800da66:	8142      	strh	r2, [r0, #10]
  usb_lld_start_out(usbp, ep);
 800da68:	f001 fe72 	bl	800f750 <usb_lld_start_out>
  return false;
 800da6c:	4630      	mov	r0, r6
 800da6e:	bd70      	pop	{r4, r5, r6, pc}

0800da70 <usbStartTransmitI>:
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {
 800da70:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800da72:	2301      	movs	r3, #1
 800da74:	8904      	ldrh	r4, [r0, #8]
 800da76:	fa03 f201 	lsl.w	r2, r3, r1
 800da7a:	ea14 0602 	ands.w	r6, r4, r2
 800da7e:	d001      	beq.n	800da84 <usbStartTransmitI+0x14>
    return true;
 800da80:	4618      	mov	r0, r3
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_in(usbp, ep);
  return false;
}
 800da82:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetTransmitStatusI(usbp, ep)) {
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800da84:	4322      	orrs	r2, r4
 800da86:	8102      	strh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 800da88:	f001 fe72 	bl	800f770 <usb_lld_start_in>
  return false;
 800da8c:	4630      	mov	r0, r6
 800da8e:	bd70      	pop	{r4, r5, r6, pc}

0800da90 <_usb_reset>:
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 800da90:	2200      	movs	r2, #0
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 800da92:	2102      	movs	r1, #2
 800da94:	7001      	strb	r1, [r0, #0]
  usbp->status        = 0;
 800da96:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
  usbp->address       = 0;
 800da9a:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  usbp->configuration = 0;
 800da9e:	f880 204f 	strb.w	r2, [r0, #79]	; 0x4f
  usbp->transmitting  = 0;
 800daa2:	8102      	strh	r2, [r0, #8]
  usbp->receiving     = 0;
 800daa4:	8142      	strh	r2, [r0, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800daa6:	60c2      	str	r2, [r0, #12]
 800daa8:	6102      	str	r2, [r0, #16]
 800daaa:	6142      	str	r2, [r0, #20]
 800daac:	6182      	str	r2, [r0, #24]
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800daae:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800dab2:	f001 bb55 	b.w	800f160 <usb_lld_reset>
 800dab6:	bf00      	nop
	...

0800dac0 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800dac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800dac2:	2300      	movs	r3, #0
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800dac4:	4604      	mov	r4, r0
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800dac6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  usbReadSetup(usbp, ep, usbp->setup);
 800daca:	f100 0244 	add.w	r2, r0, #68	; 0x44
 800dace:	f001 fc97 	bl	800f400 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800dad2:	6863      	ldr	r3, [r4, #4]
 800dad4:	689b      	ldr	r3, [r3, #8]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d036      	beq.n	800db48 <_usb_ep0setup+0x88>
      !(usbp->config->requests_hook_cb(usbp))) {
 800dada:	4620      	mov	r0, r4
 800dadc:	4798      	blx	r3
  usbReadSetup(usbp, ep, usbp->setup);

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800dade:	2800      	cmp	r0, #0
 800dae0:	d032      	beq.n	800db48 <_usb_ep0setup+0x88>
 800dae2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800dae4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 800dae8:	f894 104b 	ldrb.w	r1, [r4, #75]	; 0x4b
 800daec:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
 800daf0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 800daf4:	4282      	cmp	r2, r0
    usbp->ep0n = max;
 800daf6:	bf3c      	itt	cc
 800daf8:	63e2      	strcc	r2, [r4, #60]	; 0x3c
 800dafa:	4610      	movcc	r0, r2
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800dafc:	061a      	lsls	r2, r3, #24
 800dafe:	f100 80ab 	bmi.w	800dc58 <_usb_ep0setup+0x198>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800db02:	2800      	cmp	r0, #0
 800db04:	f000 808b 	beq.w	800dc1e <_usb_ep0setup+0x15e>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800db08:	68e3      	ldr	r3, [r4, #12]
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
 800db0a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800db0c:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = false;
 800db0e:	2200      	movs	r2, #0
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
 800db10:	2104      	movs	r1, #4
 800db12:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800db16:	4611      	mov	r1, r2
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
 800db18:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 800db1a:	6058      	str	r0, [r3, #4]
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800db1c:	701a      	strb	r2, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800db1e:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 800db20:	4620      	mov	r0, r4
 800db22:	f001 fc7d 	bl	800f420 <usb_lld_prepare_receive>
 800db26:	2320      	movs	r3, #32
 800db28:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800db2c:	8963      	ldrh	r3, [r4, #10]
 800db2e:	f013 0101 	ands.w	r1, r3, #1
 800db32:	d105      	bne.n	800db40 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800db34:	f043 0301 	orr.w	r3, r3, #1
 800db38:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800db3a:	4620      	mov	r0, r4
 800db3c:	f001 fe08 	bl	800f750 <usb_lld_start_out>
 800db40:	2300      	movs	r3, #0
 800db42:	f383 8811 	msr	BASEPRI, r3
 800db46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      !(usbp->config->requests_hook_cb(usbp))) {
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800db48:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800db4c:	f013 0760 	ands.w	r7, r3, #96	; 0x60
 800db50:	461e      	mov	r6, r3
 800db52:	d011      	beq.n	800db78 <_usb_ep0setup+0xb8>
        !default_handler(usbp)) {
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 800db54:	2100      	movs	r1, #0
 800db56:	4620      	mov	r0, r4
 800db58:	f001 fe32 	bl	800f7c0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 800db5c:	2100      	movs	r1, #0
 800db5e:	4620      	mov	r0, r4
 800db60:	f001 fe1e 	bl	800f7a0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800db64:	6863      	ldr	r3, [r4, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	b113      	cbz	r3, 800db70 <_usb_ep0setup+0xb0>
 800db6a:	2105      	movs	r1, #5
 800db6c:	4620      	mov	r0, r4
 800db6e:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 800db70:	2306      	movs	r3, #6
 800db72:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800db76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800db78:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 800db7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db80:	ea42 2500 	orr.w	r5, r2, r0, lsl #8
 800db84:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 800db88:	f000 80eb 	beq.w	800dd62 <_usb_ep0setup+0x2a2>
 800db8c:	d916      	bls.n	800dbbc <_usb_ep0setup+0xfc>
 800db8e:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 800db92:	f000 80ce 	beq.w	800dd32 <_usb_ep0setup+0x272>
 800db96:	d92f      	bls.n	800dbf8 <_usb_ep0setup+0x138>
 800db98:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 800db9c:	d076      	beq.n	800dc8c <_usb_ep0setup+0x1cc>
 800db9e:	f640 4202 	movw	r2, #3074	; 0xc02
 800dba2:	4295      	cmp	r5, r2
 800dba4:	f000 80ef 	beq.w	800dd86 <_usb_ep0setup+0x2c6>
 800dba8:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800dbac:	d1d2      	bne.n	800db54 <_usb_ep0setup+0x94>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800dbae:	f104 024f 	add.w	r2, r4, #79	; 0x4f
 800dbb2:	2001      	movs	r0, #1
 800dbb4:	6427      	str	r7, [r4, #64]	; 0x40
 800dbb6:	63a2      	str	r2, [r4, #56]	; 0x38
 800dbb8:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dbba:	e795      	b.n	800dae8 <_usb_ep0setup+0x28>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800dbbc:	2d02      	cmp	r5, #2
 800dbbe:	f000 80a2 	beq.w	800dd06 <_usb_ep0setup+0x246>
 800dbc2:	f240 8097 	bls.w	800dcf4 <_usb_ep0setup+0x234>
 800dbc6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800dbca:	f000 8084 	beq.w	800dcd6 <_usb_ep0setup+0x216>
 800dbce:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 800dbd2:	d1bf      	bne.n	800db54 <_usb_ep0setup+0x94>
        return false;
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800dbd4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d1bb      	bne.n	800db54 <_usb_ep0setup+0x94>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800dbdc:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800dbe0:	f013 010f 	ands.w	r1, r3, #15
 800dbe4:	d015      	beq.n	800dc12 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800dbe6:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800dbe8:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800dbea:	f100 80f4 	bmi.w	800ddd6 <_usb_ep0setup+0x316>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800dbee:	f001 fdf7 	bl	800f7e0 <usb_lld_clear_out>
 800dbf2:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dbf6:	e00c      	b.n	800dc12 <_usb_ep0setup+0x152>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800dbf8:	f240 3302 	movw	r3, #770	; 0x302
 800dbfc:	429d      	cmp	r5, r3
 800dbfe:	d057      	beq.n	800dcb0 <_usb_ep0setup+0x1f0>
 800dc00:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800dc04:	d1a6      	bne.n	800db54 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800dc06:	f8b4 3044 	ldrh.w	r3, [r4, #68]	; 0x44
 800dc0a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800dc0e:	f000 80d0 	beq.w	800ddb2 <_usb_ep0setup+0x2f2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800dc12:	2300      	movs	r3, #0
 800dc14:	63a3      	str	r3, [r4, #56]	; 0x38
 800dc16:	63e3      	str	r3, [r4, #60]	; 0x3c
 800dc18:	6423      	str	r3, [r4, #64]	; 0x40
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800dc1a:	0633      	lsls	r3, r6, #24
 800dc1c:	d42a      	bmi.n	800dc74 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dc1e:	68e3      	ldr	r3, [r4, #12]
 800dc20:	695a      	ldr	r2, [r3, #20]
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 800dc22:	2105      	movs	r1, #5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dc24:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 800dc26:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800dc2a:	4619      	mov	r1, r3
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dc2c:	7013      	strb	r3, [r2, #0]
  isp->mode.linear.txbuf  = buf;
 800dc2e:	60d3      	str	r3, [r2, #12]
  isp->txsize             = n;
 800dc30:	6053      	str	r3, [r2, #4]
  isp->txcnt              = 0;
 800dc32:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800dc34:	4620      	mov	r0, r4
 800dc36:	f001 fc73 	bl	800f520 <usb_lld_prepare_transmit>
 800dc3a:	2320      	movs	r3, #32
 800dc3c:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800dc40:	8923      	ldrh	r3, [r4, #8]
 800dc42:	f013 0101 	ands.w	r1, r3, #1
 800dc46:	f47f af7b 	bne.w	800db40 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800dc4a:	f043 0301 	orr.w	r3, r3, #1
 800dc4e:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800dc50:	4620      	mov	r0, r4
 800dc52:	f001 fd8d 	bl	800f770 <usb_lld_start_in>
 800dc56:	e773      	b.n	800db40 <_usb_ep0setup+0x80>
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 800dc58:	b160      	cbz	r0, 800dc74 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dc5a:	68e3      	ldr	r3, [r4, #12]
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
 800dc5c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dc5e:	695b      	ldr	r3, [r3, #20]

  isp->txqueued           = false;
 800dc60:	2200      	movs	r2, #0
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
 800dc62:	2101      	movs	r1, #1
 800dc64:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800dc68:	4611      	mov	r1, r2
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
 800dc6a:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800dc6c:	6058      	str	r0, [r3, #4]
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dc6e:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800dc70:	609a      	str	r2, [r3, #8]
 800dc72:	e7df      	b.n	800dc34 <_usb_ep0setup+0x174>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800dc74:	68e3      	ldr	r3, [r4, #12]
 800dc76:	699a      	ldr	r2, [r3, #24]
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800dc78:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800dc7a:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800dc7c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800dc80:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800dc82:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 800dc84:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 800dc86:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 800dc88:	6093      	str	r3, [r2, #8]
 800dc8a:	e749      	b.n	800db20 <_usb_ep0setup+0x60>
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_CONFIGURATION << 8):
    /* Handling configuration selection from the host.*/
    usbp->configuration = usbp->setup[2];
 800dc8c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dc90:	f884 304f 	strb.w	r3, [r4, #79]	; 0x4f
    if (usbp->configuration == 0U) {
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d17d      	bne.n	800dd94 <_usb_ep0setup+0x2d4>
      usbp->state = USB_SELECTED;
 800dc98:	2303      	movs	r3, #3
 800dc9a:	7023      	strb	r3, [r4, #0]
    }
    else {
      usbp->state = USB_ACTIVE;
    }
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800dc9c:	6863      	ldr	r3, [r4, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d0b6      	beq.n	800dc12 <_usb_ep0setup+0x152>
 800dca4:	2102      	movs	r1, #2
 800dca6:	4620      	mov	r0, r4
 800dca8:	4798      	blx	r3
 800dcaa:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dcae:	e7b0      	b.n	800dc12 <_usb_ep0setup+0x152>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800dcb0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	f47f af4d 	bne.w	800db54 <_usb_ep0setup+0x94>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800dcba:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800dcbe:	f013 010f 	ands.w	r1, r3, #15
 800dcc2:	d0a6      	beq.n	800dc12 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800dcc4:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800dcc6:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800dcc8:	f100 808a 	bmi.w	800dde0 <_usb_ep0setup+0x320>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800dccc:	f001 fd68 	bl	800f7a0 <usb_lld_stall_out>
 800dcd0:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dcd4:	e79d      	b.n	800dc12 <_usb_ep0setup+0x152>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800dcd6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dcda:	2b01      	cmp	r3, #1
 800dcdc:	f47f af3a 	bne.w	800db54 <_usb_ep0setup+0x94>
      usbp->status &= ~2U;
 800dce0:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dce4:	63a7      	str	r7, [r4, #56]	; 0x38
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800dce6:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dcea:	63e7      	str	r7, [r4, #60]	; 0x3c
 800dcec:	6427      	str	r7, [r4, #64]	; 0x40
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800dcee:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 800dcf2:	e792      	b.n	800dc1a <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800dcf4:	2d00      	cmp	r5, #0
 800dcf6:	d143      	bne.n	800dd80 <_usb_ep0setup+0x2c0>
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 800dcf8:	f104 024c 	add.w	r2, r4, #76	; 0x4c
 800dcfc:	2002      	movs	r0, #2
 800dcfe:	6425      	str	r5, [r4, #64]	; 0x40
 800dd00:	63a2      	str	r2, [r4, #56]	; 0x38
 800dd02:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dd04:	e6f0      	b.n	800dae8 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800dd06:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800dd0a:	f011 0f80 	tst.w	r1, #128	; 0x80
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800dd0e:	4620      	mov	r0, r4
 800dd10:	f001 010f 	and.w	r1, r1, #15
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800dd14:	d141      	bne.n	800dd9a <_usb_ep0setup+0x2da>
      default:
        return false;
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800dd16:	f001 fb53 	bl	800f3c0 <usb_lld_get_status_out>
 800dd1a:	2801      	cmp	r0, #1
 800dd1c:	d041      	beq.n	800dda2 <_usb_ep0setup+0x2e2>
 800dd1e:	2802      	cmp	r0, #2
 800dd20:	f47f af18 	bne.w	800db54 <_usb_ep0setup+0x94>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
        /*lint -restore*/
        return true;
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800dd24:	4b31      	ldr	r3, [pc, #196]	; (800ddec <_usb_ep0setup+0x32c>)
 800dd26:	63a3      	str	r3, [r4, #56]	; 0x38
 800dd28:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dd2a:	6427      	str	r7, [r4, #64]	; 0x40
 800dd2c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dd30:	e6da      	b.n	800dae8 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800dd32:	f894 0049 	ldrb.w	r0, [r4, #73]	; 0x49
 800dd36:	6861      	ldr	r1, [r4, #4]
 800dd38:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800dd3c:	684d      	ldr	r5, [r1, #4]
 800dd3e:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800dd42:	f894 1047 	ldrb.w	r1, [r4, #71]	; 0x47
 800dd46:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800dd4a:	4620      	mov	r0, r4
 800dd4c:	47a8      	blx	r5
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	f43f af00 	beq.w	800db54 <_usb_ep0setup+0x94>
      return false;
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 800dd54:	c809      	ldmia	r0, {r0, r3}
 800dd56:	6427      	str	r7, [r4, #64]	; 0x40
 800dd58:	63a3      	str	r3, [r4, #56]	; 0x38
 800dd5a:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dd5c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dd60:	e6c2      	b.n	800dae8 <_usb_ep0setup+0x28>
    }
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800dd62:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	f47f aef4 	bne.w	800db54 <_usb_ep0setup+0x94>
      usbp->status |= 2U;
 800dd6c:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dd70:	63a7      	str	r7, [r4, #56]	; 0x38
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800dd72:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dd76:	63e7      	str	r7, [r4, #60]	; 0x3c
 800dd78:	6427      	str	r7, [r4, #64]	; 0x40
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800dd7a:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 800dd7e:	e74c      	b.n	800dc1a <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800dd80:	2d01      	cmp	r5, #1
 800dd82:	f47f aee7 	bne.w	800db54 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800dd86:	4a1a      	ldr	r2, [pc, #104]	; (800ddf0 <_usb_ep0setup+0x330>)
 800dd88:	63a2      	str	r2, [r4, #56]	; 0x38
 800dd8a:	2002      	movs	r0, #2
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dd90:	6422      	str	r2, [r4, #64]	; 0x40
 800dd92:	e6a9      	b.n	800dae8 <_usb_ep0setup+0x28>
    usbp->configuration = usbp->setup[2];
    if (usbp->configuration == 0U) {
      usbp->state = USB_SELECTED;
    }
    else {
      usbp->state = USB_ACTIVE;
 800dd94:	2304      	movs	r3, #4
 800dd96:	7023      	strb	r3, [r4, #0]
 800dd98:	e780      	b.n	800dc9c <_usb_ep0setup+0x1dc>
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800dd9a:	f001 fb21 	bl	800f3e0 <usb_lld_get_status_in>
 800dd9e:	2801      	cmp	r0, #1
 800dda0:	d1bd      	bne.n	800dd1e <_usb_ep0setup+0x25e>
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800dda2:	4b14      	ldr	r3, [pc, #80]	; (800ddf4 <_usb_ep0setup+0x334>)
 800dda4:	63a3      	str	r3, [r4, #56]	; 0x38
 800dda6:	63e5      	str	r5, [r4, #60]	; 0x3c
 800dda8:	6427      	str	r7, [r4, #64]	; 0x40
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ddb0:	e69a      	b.n	800dae8 <_usb_ep0setup+0x28>
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 800ddb2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ddb6:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
  usb_lld_set_address(usbp);
 800ddba:	4620      	mov	r0, r4
 800ddbc:	f001 fa38 	bl	800f230 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 800ddc0:	6863      	ldr	r3, [r4, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	b113      	cbz	r3, 800ddcc <_usb_ep0setup+0x30c>
 800ddc6:	2101      	movs	r1, #1
 800ddc8:	4620      	mov	r0, r4
 800ddca:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 800ddcc:	2303      	movs	r3, #3
 800ddce:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800ddd2:	7023      	strb	r3, [r4, #0]
 800ddd4:	e71d      	b.n	800dc12 <_usb_ep0setup+0x152>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800ddd6:	f001 fd13 	bl	800f800 <usb_lld_clear_in>
 800ddda:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800ddde:	e718      	b.n	800dc12 <_usb_ep0setup+0x152>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800dde0:	f001 fcee 	bl	800f7c0 <usb_lld_stall_in>
 800dde4:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dde8:	e713      	b.n	800dc12 <_usb_ep0setup+0x152>
 800ddea:	bf00      	nop
 800ddec:	08012610 	.word	0x08012610
 800ddf0:	08012600 	.word	0x08012600
 800ddf4:	08012620 	.word	0x08012620
	...

0800de00 <_usb_ep0in>:
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800de00:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800de04:	b510      	push	{r4, lr}
 800de06:	4604      	mov	r4, r0
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800de08:	2b06      	cmp	r3, #6
 800de0a:	d815      	bhi.n	800de38 <_usb_ep0in+0x38>
 800de0c:	e8df f003 	tbb	[pc, r3]
 800de10:	041c3b04 	.word	0x041c3b04
 800de14:	1504      	.short	0x1504
 800de16:	04          	.byte	0x04
 800de17:	00          	.byte	0x00
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800de18:	2100      	movs	r1, #0
 800de1a:	f001 fcd1 	bl	800f7c0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800de1e:	2100      	movs	r1, #0
 800de20:	4620      	mov	r0, r4
 800de22:	f001 fcbd 	bl	800f7a0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800de26:	6863      	ldr	r3, [r4, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	b113      	cbz	r3, 800de32 <_usb_ep0in+0x32>
 800de2c:	2105      	movs	r1, #5
 800de2e:	4620      	mov	r0, r4
 800de30:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800de32:	2306      	movs	r3, #6
 800de34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800de38:	bd10      	pop	{r4, pc}
    usb_lld_end_setup(usbp, ep);
#endif
    return;
  case USB_EP0_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800de3a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800de3c:	b103      	cbz	r3, 800de40 <_usb_ep0in+0x40>
      usbp->ep0endcb(usbp);
 800de3e:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800de40:	2300      	movs	r3, #0
 800de42:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800de46:	bd10      	pop	{r4, pc}
 800de48:	68c3      	ldr	r3, [r0, #12]
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800de4a:	699a      	ldr	r2, [r3, #24]
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 800de4c:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800de4e:	2300      	movs	r3, #0
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 800de50:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800de54:	4620      	mov	r0, r4
 800de56:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800de58:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 800de5a:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 800de5c:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 800de5e:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_receive(usbp, ep);
 800de60:	f001 fade 	bl	800f420 <usb_lld_prepare_receive>
 800de64:	2320      	movs	r3, #32
 800de66:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800de6a:	8963      	ldrh	r3, [r4, #10]
 800de6c:	f013 0101 	ands.w	r1, r3, #1
 800de70:	d105      	bne.n	800de7e <_usb_ep0in+0x7e>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800de72:	f043 0301 	orr.w	r3, r3, #1
 800de76:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800de78:	4620      	mov	r0, r4
 800de7a:	f001 fc69 	bl	800f750 <usb_lld_start_out>
 800de7e:	2300      	movs	r3, #0
 800de80:	f383 8811 	msr	BASEPRI, r3
 800de84:	bd10      	pop	{r4, pc}
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800de86:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 800de8a:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800de8e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800de90:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800de94:	4293      	cmp	r3, r2
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800de96:	68c3      	ldr	r3, [r0, #12]
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800de98:	d9d7      	bls.n	800de4a <_usb_ep0in+0x4a>
 800de9a:	8a18      	ldrh	r0, [r3, #16]
 800de9c:	fbb2 f1f0 	udiv	r1, r2, r0
 800dea0:	fb00 2211 	mls	r2, r0, r1, r2
 800dea4:	2a00      	cmp	r2, #0
 800dea6:	d1d0      	bne.n	800de4a <_usb_ep0in+0x4a>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dea8:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800deaa:	4611      	mov	r1, r2
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800deac:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800deae:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 800deb0:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 800deb2:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800deb4:	4620      	mov	r0, r4
 800deb6:	f001 fb33 	bl	800f520 <usb_lld_prepare_transmit>
 800deba:	2320      	movs	r3, #32
 800debc:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800dec0:	8923      	ldrh	r3, [r4, #8]
 800dec2:	f013 0101 	ands.w	r1, r3, #1
 800dec6:	d105      	bne.n	800ded4 <_usb_ep0in+0xd4>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800dec8:	f043 0301 	orr.w	r3, r3, #1
 800decc:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800dece:	4620      	mov	r0, r4
 800ded0:	f001 fc4e 	bl	800f770 <usb_lld_start_in>
 800ded4:	2300      	movs	r3, #0
 800ded6:	f383 8811 	msr	BASEPRI, r3
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
      osalSysUnlockFromISR();
      usbp->ep0state = USB_EP0_WAITING_TX0;
 800deda:	2302      	movs	r3, #2
 800dedc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800dee0:	bd10      	pop	{r4, pc}
 800dee2:	bf00      	nop
	...

0800def0 <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 800def0:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 800def4:	2a06      	cmp	r2, #6
 800def6:	d80c      	bhi.n	800df12 <_usb_ep0out+0x22>
 800def8:	2301      	movs	r3, #1
 800defa:	4093      	lsls	r3, r2
 800defc:	f013 0f67 	tst.w	r3, #103	; 0x67
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 800df00:	b510      	push	{r4, lr}
 800df02:	4604      	mov	r4, r0
 800df04:	d112      	bne.n	800df2c <_usb_ep0out+0x3c>
 800df06:	f013 0208 	ands.w	r2, r3, #8
 800df0a:	d103      	bne.n	800df14 <_usb_ep0out+0x24>
 800df0c:	06db      	lsls	r3, r3, #27
 800df0e:	d41e      	bmi.n	800df4e <_usb_ep0out+0x5e>
 800df10:	bd10      	pop	{r4, pc}
 800df12:	4770      	bx	lr
    return;
  case USB_EP0_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeI(usbp, 0) != 0U) {
 800df14:	68c3      	ldr	r3, [r0, #12]
 800df16:	699b      	ldr	r3, [r3, #24]
 800df18:	689b      	ldr	r3, [r3, #8]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d1f8      	bne.n	800df10 <_usb_ep0out+0x20>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800df1e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800df20:	b103      	cbz	r3, 800df24 <_usb_ep0out+0x34>
      usbp->ep0endcb(usbp);
 800df22:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800df24:	2300      	movs	r3, #0
 800df26:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800df2a:	bd10      	pop	{r4, pc}
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800df2c:	2100      	movs	r1, #0
 800df2e:	f001 fc47 	bl	800f7c0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800df32:	2100      	movs	r1, #0
 800df34:	4620      	mov	r0, r4
 800df36:	f001 fc33 	bl	800f7a0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800df3a:	6863      	ldr	r3, [r4, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	b113      	cbz	r3, 800df46 <_usb_ep0out+0x56>
 800df40:	2105      	movs	r1, #5
 800df42:	4620      	mov	r0, r4
 800df44:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800df46:	2306      	movs	r3, #6
 800df48:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800df4c:	bd10      	pop	{r4, pc}
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800df4e:	68c3      	ldr	r3, [r0, #12]
 800df50:	695b      	ldr	r3, [r3, #20]

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 800df52:	2105      	movs	r1, #5
 800df54:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800df58:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800df5a:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 800df5c:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 800df5e:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800df60:	4611      	mov	r1, r2
 800df62:	f001 fadd 	bl	800f520 <usb_lld_prepare_transmit>
 800df66:	2320      	movs	r3, #32
 800df68:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800df6c:	8923      	ldrh	r3, [r4, #8]
 800df6e:	f013 0101 	ands.w	r1, r3, #1
 800df72:	d003      	beq.n	800df7c <_usb_ep0out+0x8c>
 800df74:	2300      	movs	r3, #0
 800df76:	f383 8811 	msr	BASEPRI, r3
 800df7a:	bd10      	pop	{r4, pc}
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800df7c:	f043 0301 	orr.w	r3, r3, #1
 800df80:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800df82:	4620      	mov	r0, r4
 800df84:	f001 fbf4 	bl	800f770 <usb_lld_start_in>
 800df88:	e7f4      	b.n	800df74 <_usb_ep0out+0x84>
 800df8a:	bf00      	nop
 800df8c:	0000      	movs	r0, r0
	...

0800df90 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800df90:	0943      	lsrs	r3, r0, #5
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	b410      	push	{r4}
 800df96:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800df9a:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800df9e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 800dfa2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800dfa6:	0109      	lsls	r1, r1, #4
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800dfa8:	f000 001f 	and.w	r0, r0, #31
 800dfac:	2201      	movs	r2, #1
 800dfae:	fa02 f000 	lsl.w	r0, r2, r0
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800dfb2:	b2c9      	uxtb	r1, r1
 800dfb4:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800dfb8:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 800dfbc:	6018      	str	r0, [r3, #0]
}
 800dfbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dfc2:	4770      	bx	lr
	...

0800dfd0 <nvicSetSystemHandlerPriority>:
 */
void nvicSetSystemHandlerPriority(uint32_t handler, uint32_t prio) {

  osalDbgCheck(handler <= 12);

  SCB->SHP[handler] = NVIC_PRIORITY_MASK(prio);
 800dfd0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800dfd4:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
 800dfd8:	0109      	lsls	r1, r1, #4
 800dfda:	b2c9      	uxtb	r1, r1
 800dfdc:	7601      	strb	r1, [r0, #24]
 800dfde:	4770      	bx	lr

0800dfe0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 800dfe0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800dfe2:	4b07      	ldr	r3, [pc, #28]	; (800e000 <Vector6C+0x20>)
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 800dfe4:	4a07      	ldr	r2, [pc, #28]	; (800e004 <Vector6C+0x24>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800dfe6:	6819      	ldr	r1, [r3, #0]
 800dfe8:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0;
 800dfec:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 800dfee:	6813      	ldr	r3, [r2, #0]
 800dff0:	b10b      	cbz	r3, 800dff6 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 800dff2:	6850      	ldr	r0, [r2, #4]
 800dff4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 800dff6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800dffa:	f7ff ba29 	b.w	800d450 <_port_irq_epilogue>
 800dffe:	bf00      	nop
 800e000:	40026000 	.word	0x40026000
 800e004:	20000ec0 	.word	0x20000ec0
	...

0800e010 <Vector70>:
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e010:	4b08      	ldr	r3, [pc, #32]	; (800e034 <Vector70+0x24>)
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800e012:	4809      	ldr	r0, [pc, #36]	; (800e038 <Vector70+0x28>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e014:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800e016:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e018:	0989      	lsrs	r1, r1, #6
 800e01a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 800e01e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
 800e020:	018c      	lsls	r4, r1, #6
 800e022:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 800e024:	b10a      	cbz	r2, 800e02a <Vector70+0x1a>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 800e026:	68c0      	ldr	r0, [r0, #12]
 800e028:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e02a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e02e:	f7ff ba0f 	b.w	800d450 <_port_irq_epilogue>
 800e032:	bf00      	nop
 800e034:	40026000 	.word	0x40026000
 800e038:	20000ec0 	.word	0x20000ec0
 800e03c:	00000000 	.word	0x00000000

0800e040 <Vector74>:
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e040:	4b08      	ldr	r3, [pc, #32]	; (800e064 <Vector74+0x24>)
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800e042:	4809      	ldr	r0, [pc, #36]	; (800e068 <Vector74+0x28>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e044:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800e046:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e048:	0c09      	lsrs	r1, r1, #16
 800e04a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 800e04e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
 800e050:	040c      	lsls	r4, r1, #16
 800e052:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 800e054:	b10a      	cbz	r2, 800e05a <Vector74+0x1a>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 800e056:	6940      	ldr	r0, [r0, #20]
 800e058:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e05a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e05e:	f7ff b9f7 	b.w	800d450 <_port_irq_epilogue>
 800e062:	bf00      	nop
 800e064:	40026000 	.word	0x40026000
 800e068:	20000ec0 	.word	0x20000ec0
 800e06c:	00000000 	.word	0x00000000

0800e070 <Vector78>:
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e070:	4b08      	ldr	r3, [pc, #32]	; (800e094 <Vector78+0x24>)
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800e072:	4809      	ldr	r0, [pc, #36]	; (800e098 <Vector78+0x28>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e074:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800e076:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e078:	0d89      	lsrs	r1, r1, #22
 800e07a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 800e07e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
 800e080:	058c      	lsls	r4, r1, #22
 800e082:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 800e084:	b10a      	cbz	r2, 800e08a <Vector78+0x1a>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 800e086:	69c0      	ldr	r0, [r0, #28]
 800e088:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e08a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e08e:	f7ff b9df 	b.w	800d450 <_port_irq_epilogue>
 800e092:	bf00      	nop
 800e094:	40026000 	.word	0x40026000
 800e098:	20000ec0 	.word	0x20000ec0
 800e09c:	00000000 	.word	0x00000000

0800e0a0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 800e0a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e0a2:	4b07      	ldr	r3, [pc, #28]	; (800e0c0 <Vector7C+0x20>)
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800e0a4:	4807      	ldr	r0, [pc, #28]	; (800e0c4 <Vector7C+0x24>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e0a6:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800e0a8:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e0aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0;
 800e0ae:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 800e0b0:	b10a      	cbz	r2, 800e0b6 <Vector7C+0x16>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 800e0b2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e0b4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e0b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e0ba:	f7ff b9c9 	b.w	800d450 <_port_irq_epilogue>
 800e0be:	bf00      	nop
 800e0c0:	40026000 	.word	0x40026000
 800e0c4:	20000ec0 	.word	0x20000ec0
	...

0800e0d0 <Vector80>:
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0d0:	4b08      	ldr	r3, [pc, #32]	; (800e0f4 <Vector80+0x24>)
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800e0d2:	4809      	ldr	r0, [pc, #36]	; (800e0f8 <Vector80+0x28>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0d4:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800e0d6:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0d8:	0989      	lsrs	r1, r1, #6
 800e0da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 800e0de:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
 800e0e0:	018c      	lsls	r4, r1, #6
 800e0e2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 800e0e4:	b10a      	cbz	r2, 800e0ea <Vector80+0x1a>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 800e0e6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e0e8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e0ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e0ee:	f7ff b9af 	b.w	800d450 <_port_irq_epilogue>
 800e0f2:	bf00      	nop
 800e0f4:	40026000 	.word	0x40026000
 800e0f8:	20000ec0 	.word	0x20000ec0
 800e0fc:	00000000 	.word	0x00000000

0800e100 <Vector84>:
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e100:	4b08      	ldr	r3, [pc, #32]	; (800e124 <Vector84+0x24>)
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800e102:	4809      	ldr	r0, [pc, #36]	; (800e128 <Vector84+0x28>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e104:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800e106:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e108:	0c09      	lsrs	r1, r1, #16
 800e10a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 800e10e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
 800e110:	040c      	lsls	r4, r1, #16
 800e112:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 800e114:	b10a      	cbz	r2, 800e11a <Vector84+0x1a>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 800e116:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e118:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e11a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e11e:	f7ff b997 	b.w	800d450 <_port_irq_epilogue>
 800e122:	bf00      	nop
 800e124:	40026000 	.word	0x40026000
 800e128:	20000ec0 	.word	0x20000ec0
 800e12c:	00000000 	.word	0x00000000

0800e130 <VectorFC>:
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e130:	4b08      	ldr	r3, [pc, #32]	; (800e154 <VectorFC+0x24>)
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800e132:	4809      	ldr	r0, [pc, #36]	; (800e158 <VectorFC+0x28>)
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e134:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800e136:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e138:	0d89      	lsrs	r1, r1, #22
 800e13a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(VectorFC) {
 800e13e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
 800e140:	058c      	lsls	r4, r1, #22
 800e142:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 800e144:	b10a      	cbz	r2, 800e14a <VectorFC+0x1a>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 800e146:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800e148:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e14a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e14e:	f7ff b97f 	b.w	800d450 <_port_irq_epilogue>
 800e152:	bf00      	nop
 800e154:	40026000 	.word	0x40026000
 800e158:	20000ec0 	.word	0x20000ec0
 800e15c:	00000000 	.word	0x00000000

0800e160 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector120) {
 800e160:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e162:	4b07      	ldr	r3, [pc, #28]	; (800e180 <Vector120+0x20>)
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800e164:	4807      	ldr	r0, [pc, #28]	; (800e184 <Vector120+0x24>)
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e166:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800e168:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800e16a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0;
 800e16e:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 800e170:	b10a      	cbz	r2, 800e176 <Vector120+0x16>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 800e172:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800e174:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e176:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e17a:	f7ff b969 	b.w	800d450 <_port_irq_epilogue>
 800e17e:	bf00      	nop
 800e180:	40026400 	.word	0x40026400
 800e184:	20000ec0 	.word	0x20000ec0
	...

0800e190 <Vector124>:
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e190:	4b08      	ldr	r3, [pc, #32]	; (800e1b4 <Vector124+0x24>)
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800e192:	4809      	ldr	r0, [pc, #36]	; (800e1b8 <Vector124+0x28>)
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e194:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800e196:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800e198:	0989      	lsrs	r1, r1, #6
 800e19a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector124) {
 800e19e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
 800e1a0:	018c      	lsls	r4, r1, #6
 800e1a2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 800e1a4:	b10a      	cbz	r2, 800e1aa <Vector124+0x1a>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 800e1a6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800e1a8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e1aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e1ae:	f7ff b94f 	b.w	800d450 <_port_irq_epilogue>
 800e1b2:	bf00      	nop
 800e1b4:	40026400 	.word	0x40026400
 800e1b8:	20000ec0 	.word	0x20000ec0
 800e1bc:	00000000 	.word	0x00000000

0800e1c0 <Vector128>:
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e1c0:	4b08      	ldr	r3, [pc, #32]	; (800e1e4 <Vector128+0x24>)
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e1c2:	4809      	ldr	r0, [pc, #36]	; (800e1e8 <Vector128+0x28>)
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e1c4:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e1c6:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e1c8:	0c09      	lsrs	r1, r1, #16
 800e1ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector128) {
 800e1ce:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
 800e1d0:	040c      	lsls	r4, r1, #16
 800e1d2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 800e1d4:	b10a      	cbz	r2, 800e1da <Vector128+0x1a>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 800e1d6:	6d40      	ldr	r0, [r0, #84]	; 0x54
 800e1d8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e1da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e1de:	f7ff b937 	b.w	800d450 <_port_irq_epilogue>
 800e1e2:	bf00      	nop
 800e1e4:	40026400 	.word	0x40026400
 800e1e8:	20000ec0 	.word	0x20000ec0
 800e1ec:	00000000 	.word	0x00000000

0800e1f0 <Vector12C>:
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e1f0:	4b08      	ldr	r3, [pc, #32]	; (800e214 <Vector12C+0x24>)
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800e1f2:	4809      	ldr	r0, [pc, #36]	; (800e218 <Vector12C+0x28>)
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e1f4:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800e1f6:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e1f8:	0d89      	lsrs	r1, r1, #22
 800e1fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector12C) {
 800e1fe:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
 800e200:	058c      	lsls	r4, r1, #22
 800e202:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 800e204:	b10a      	cbz	r2, 800e20a <Vector12C+0x1a>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 800e206:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800e208:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e20a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e20e:	f7ff b91f 	b.w	800d450 <_port_irq_epilogue>
 800e212:	bf00      	nop
 800e214:	40026400 	.word	0x40026400
 800e218:	20000ec0 	.word	0x20000ec0
 800e21c:	00000000 	.word	0x00000000

0800e220 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector130) {
 800e220:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e222:	4b07      	ldr	r3, [pc, #28]	; (800e240 <Vector130+0x20>)
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800e224:	4807      	ldr	r0, [pc, #28]	; (800e244 <Vector130+0x24>)
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e226:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800e228:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e22a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0;
 800e22e:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 800e230:	b10a      	cbz	r2, 800e236 <Vector130+0x16>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 800e232:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800e234:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e236:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e23a:	f7ff b909 	b.w	800d450 <_port_irq_epilogue>
 800e23e:	bf00      	nop
 800e240:	40026400 	.word	0x40026400
 800e244:	20000ec0 	.word	0x20000ec0
	...

0800e250 <Vector150>:
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e250:	4b08      	ldr	r3, [pc, #32]	; (800e274 <Vector150+0x24>)
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800e252:	4809      	ldr	r0, [pc, #36]	; (800e278 <Vector150+0x28>)
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e254:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800e256:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e258:	0989      	lsrs	r1, r1, #6
 800e25a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector150) {
 800e25e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
 800e260:	018c      	lsls	r4, r1, #6
 800e262:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 800e264:	b10a      	cbz	r2, 800e26a <Vector150+0x1a>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 800e266:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 800e268:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e26a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e26e:	f7ff b8ef 	b.w	800d450 <_port_irq_epilogue>
 800e272:	bf00      	nop
 800e274:	40026400 	.word	0x40026400
 800e278:	20000ec0 	.word	0x20000ec0
 800e27c:	00000000 	.word	0x00000000

0800e280 <Vector154>:
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e280:	4b08      	ldr	r3, [pc, #32]	; (800e2a4 <Vector154+0x24>)
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800e282:	4809      	ldr	r0, [pc, #36]	; (800e2a8 <Vector154+0x28>)
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e284:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800e286:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e288:	0c09      	lsrs	r1, r1, #16
 800e28a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector154) {
 800e28e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
 800e290:	040c      	lsls	r4, r1, #16
 800e292:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 800e294:	b10a      	cbz	r2, 800e29a <Vector154+0x1a>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 800e296:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800e298:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e29a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e29e:	f7ff b8d7 	b.w	800d450 <_port_irq_epilogue>
 800e2a2:	bf00      	nop
 800e2a4:	40026400 	.word	0x40026400
 800e2a8:	20000ec0 	.word	0x20000ec0
 800e2ac:	00000000 	.word	0x00000000

0800e2b0 <Vector158>:
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e2b0:	4b08      	ldr	r3, [pc, #32]	; (800e2d4 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800e2b2:	4809      	ldr	r0, [pc, #36]	; (800e2d8 <Vector158+0x28>)
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e2b4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800e2b6:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e2b8:	0d89      	lsrs	r1, r1, #22
 800e2ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector158) {
 800e2be:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
 800e2c0:	058c      	lsls	r4, r1, #22
 800e2c2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 800e2c4:	b10a      	cbz	r2, 800e2ca <Vector158+0x1a>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 800e2c6:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800e2c8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e2ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e2ce:	f7ff b8bf 	b.w	800d450 <_port_irq_epilogue>
 800e2d2:	bf00      	nop
 800e2d4:	40026400 	.word	0x40026400
 800e2d8:	20000ec0 	.word	0x20000ec0
 800e2dc:	00000000 	.word	0x00000000

0800e2e0 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 800e2e0:	490e      	ldr	r1, [pc, #56]	; (800e31c <dmaInit+0x3c>)
 800e2e2:	4a0f      	ldr	r2, [pc, #60]	; (800e320 <dmaInit+0x40>)
 800e2e4:	480f      	ldr	r0, [pc, #60]	; (800e324 <dmaInit+0x44>)
 800e2e6:	2300      	movs	r3, #0
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 800e2e8:	b410      	push	{r4}
  int i;

  dma_streams_mask = 0;
 800e2ea:	600b      	str	r3, [r1, #0]
 800e2ec:	4c0e      	ldr	r4, [pc, #56]	; (800e328 <dmaInit+0x48>)
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	e001      	b.n	800e2f6 <dmaInit+0x16>
 800e2f2:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800e2f6:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 800e2f8:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	2b10      	cmp	r3, #16
 800e300:	f102 020c 	add.w	r2, r2, #12
 800e304:	d1f5      	bne.n	800e2f2 <dmaInit+0x12>
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800e306:	4909      	ldr	r1, [pc, #36]	; (800e32c <dmaInit+0x4c>)
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
 800e308:	4a09      	ldr	r2, [pc, #36]	; (800e330 <dmaInit+0x50>)
  DMA2->HIFCR = 0xFFFFFFFF;
}
 800e30a:	f85d 4b04 	ldr.w	r4, [sp], #4
  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800e30e:	f04f 33ff 	mov.w	r3, #4294967295
 800e312:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFF;
 800e314:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFF;
 800e316:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFF;
 800e318:	60d3      	str	r3, [r2, #12]
}
 800e31a:	4770      	bx	lr
 800e31c:	20000f40 	.word	0x20000f40
 800e320:	0801263c 	.word	0x0801263c
 800e324:	40026010 	.word	0x40026010
 800e328:	20000ec0 	.word	0x20000ec0
 800e32c:	40026000 	.word	0x40026000
 800e330:	40026400 	.word	0x40026400
	...

0800e340 <dmaStreamAllocate>:
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 800e340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 800e342:	4f1f      	ldr	r7, [pc, #124]	; (800e3c0 <dmaStreamAllocate+0x80>)
 800e344:	7a46      	ldrb	r6, [r0, #9]
 800e346:	683d      	ldr	r5, [r7, #0]
 800e348:	2401      	movs	r4, #1
 800e34a:	fa04 fe06 	lsl.w	lr, r4, r6
 800e34e:	ea1e 0f05 	tst.w	lr, r5
 800e352:	d131      	bne.n	800e3b8 <dmaStreamAllocate+0x78>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800e354:	4c1b      	ldr	r4, [pc, #108]	; (800e3c4 <dmaStreamAllocate+0x84>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800e356:	ea4e 0505 	orr.w	r5, lr, r5
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800e35a:	eb04 0ec6 	add.w	lr, r4, r6, lsl #3
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800e35e:	f015 0fff 	tst.w	r5, #255	; 0xff
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800e362:	603d      	str	r5, [r7, #0]
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800e364:	f844 2036 	str.w	r2, [r4, r6, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800e368:	f8ce 3004 	str.w	r3, [lr, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800e36c:	d004      	beq.n	800e378 <dmaStreamAllocate+0x38>
    rccEnableDMA1(FALSE);
 800e36e:	4c16      	ldr	r4, [pc, #88]	; (800e3c8 <dmaStreamAllocate+0x88>)
 800e370:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e372:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e376:	6323      	str	r3, [r4, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
 800e378:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 800e37c:	d116      	bne.n	800e3ac <dmaStreamAllocate+0x6c>
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800e37e:	6805      	ldr	r5, [r0, #0]
 800e380:	682b      	ldr	r3, [r5, #0]
 800e382:	f023 031f 	bic.w	r3, r3, #31
 800e386:	602b      	str	r3, [r5, #0]
 800e388:	682b      	ldr	r3, [r5, #0]
 800e38a:	f013 0401 	ands.w	r4, r3, #1
 800e38e:	d1fb      	bne.n	800e388 <dmaStreamAllocate+0x48>
 800e390:	7a07      	ldrb	r7, [r0, #8]
 800e392:	6846      	ldr	r6, [r0, #4]
 800e394:	233d      	movs	r3, #61	; 0x3d
 800e396:	40bb      	lsls	r3, r7
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800e398:	2721      	movs	r7, #33	; 0x21
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800e39a:	6033      	str	r3, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 800e39c:	602c      	str	r4, [r5, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800e39e:	616f      	str	r7, [r5, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 800e3a0:	b162      	cbz	r2, 800e3bc <dmaStreamAllocate+0x7c>
    nvicEnableVector(dmastp->vector, priority);
 800e3a2:	7a80      	ldrb	r0, [r0, #10]
 800e3a4:	f7ff fdf4 	bl	800df90 <nvicEnableVector>

  return FALSE;
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
 800e3ac:	4c06      	ldr	r4, [pc, #24]	; (800e3c8 <dmaStreamAllocate+0x88>)
 800e3ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e3b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e3b4:	6323      	str	r3, [r4, #48]	; 0x30
 800e3b6:	e7e2      	b.n	800e37e <dmaStreamAllocate+0x3e>

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 800e3b8:	4620      	mov	r0, r4
 800e3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
 800e3bc:	4610      	mov	r0, r2
}
 800e3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3c0:	20000f40 	.word	0x20000f40
 800e3c4:	20000ec0 	.word	0x20000ec0
 800e3c8:	40023800 	.word	0x40023800
 800e3cc:	00000000 	.word	0x00000000

0800e3d0 <hal_lld_init>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800e3d0:	4b17      	ldr	r3, [pc, #92]	; (800e430 <hal_lld_init+0x60>)
 800e3d2:	f04f 31ff 	mov.w	r1, #4294967295
 800e3d6:	691a      	ldr	r2, [r3, #16]
 800e3d8:	2200      	movs	r2, #0
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 800e3da:	b410      	push	{r4}

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800e3dc:	6119      	str	r1, [r3, #16]
 800e3de:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 800e3e0:	6958      	ldr	r0, [r3, #20]
 800e3e2:	6159      	str	r1, [r3, #20]
 800e3e4:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800e3e6:	6a18      	ldr	r0, [r3, #32]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800e3e8:	4c12      	ldr	r4, [pc, #72]	; (800e434 <hal_lld_init+0x64>)

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
  rccResetAHB2(~0);
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800e3ea:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 800e3ee:	6218      	str	r0, [r3, #32]
 800e3f0:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 800e3f2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800e3f4:	6259      	str	r1, [r3, #36]	; 0x24
 800e3f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 800e3f8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800e3fa:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800e3fe:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800e400:	6821      	ldr	r1, [r4, #0]
 800e402:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800e406:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800e408:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800e40a:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800e40e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e412:	d003      	beq.n	800e41c <hal_lld_init+0x4c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 800e414:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e418:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800e41a:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800e41c:	4a05      	ldr	r2, [pc, #20]	; (800e434 <hal_lld_init+0x64>)

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 800e41e:	f85d 4b04 	ldr.w	r4, [sp], #4

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800e422:	6853      	ldr	r3, [r2, #4]
 800e424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e428:	6053      	str	r3, [r2, #4]

  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800e42a:	f7ff bf59 	b.w	800e2e0 <dmaInit>
 800e42e:	bf00      	nop
 800e430:	40023800 	.word	0x40023800
 800e434:	40007000 	.word	0x40007000
	...

0800e440 <stm32_clock_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e440:	492c      	ldr	r1, [pc, #176]	; (800e4f4 <stm32_clock_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e442:	4b2d      	ldr	r3, [pc, #180]	; (800e4f8 <stm32_clock_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e444:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e448:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e44c:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e44e:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800e450:	680b      	ldr	r3, [r1, #0]
 800e452:	f043 0301 	orr.w	r3, r3, #1
 800e456:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800e458:	680a      	ldr	r2, [r1, #0]
 800e45a:	4b26      	ldr	r3, [pc, #152]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e45c:	0790      	lsls	r0, r2, #30
 800e45e:	d5fb      	bpl.n	800e458 <stm32_clock_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 800e460:	689a      	ldr	r2, [r3, #8]
 800e462:	f022 0203 	bic.w	r2, r2, #3
 800e466:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 800e468:	689a      	ldr	r2, [r3, #8]
 800e46a:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800e46c:	4619      	mov	r1, r3
 800e46e:	688b      	ldr	r3, [r1, #8]
 800e470:	4a20      	ldr	r2, [pc, #128]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e472:	f013 030c 	ands.w	r3, r3, #12
 800e476:	d1fa      	bne.n	800e46e <stm32_clock_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 800e478:	6811      	ldr	r1, [r2, #0]
 800e47a:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800e47e:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800e480:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 800e482:	6813      	ldr	r3, [r2, #0]
 800e484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e488:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800e48a:	6811      	ldr	r1, [r2, #0]
 800e48c:	4b19      	ldr	r3, [pc, #100]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e48e:	0389      	lsls	r1, r1, #14
 800e490:	d5fb      	bpl.n	800e48a <stm32_clock_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 800e492:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800e494:	f042 0201 	orr.w	r2, r2, #1
 800e498:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800e49a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800e49c:	4915      	ldr	r1, [pc, #84]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e49e:	0790      	lsls	r0, r2, #30
 800e4a0:	d5fb      	bpl.n	800e49a <stm32_clock_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 800e4a2:	4b16      	ldr	r3, [pc, #88]	; (800e4fc <stm32_clock_init+0xbc>)
 800e4a4:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800e4a6:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800e4a8:	4a13      	ldr	r2, [pc, #76]	; (800e4f8 <stm32_clock_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800e4aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e4ae:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800e4b0:	6853      	ldr	r3, [r2, #4]
 800e4b2:	0459      	lsls	r1, r3, #17
 800e4b4:	d5fc      	bpl.n	800e4b0 <stm32_clock_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800e4b6:	490f      	ldr	r1, [pc, #60]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e4b8:	680a      	ldr	r2, [r1, #0]
 800e4ba:	4b0e      	ldr	r3, [pc, #56]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e4bc:	0192      	lsls	r2, r2, #6
 800e4be:	d5fb      	bpl.n	800e4b8 <stm32_clock_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800e4c0:	4a0f      	ldr	r2, [pc, #60]	; (800e500 <stm32_clock_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLSAIRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 800e4c2:	4910      	ldr	r1, [pc, #64]	; (800e504 <stm32_clock_init+0xc4>)
 800e4c4:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800e4c6:	f240 7105 	movw	r1, #1797	; 0x705
 800e4ca:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from MSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800e4cc:	689a      	ldr	r2, [r3, #8]
 800e4ce:	f042 0202 	orr.w	r2, r2, #2
 800e4d2:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	6893      	ldr	r3, [r2, #8]
 800e4d8:	4906      	ldr	r1, [pc, #24]	; (800e4f4 <stm32_clock_init+0xb4>)
 800e4da:	f003 030c 	and.w	r3, r3, #12
 800e4de:	2b08      	cmp	r3, #8
 800e4e0:	d1f9      	bne.n	800e4d6 <stm32_clock_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 800e4e2:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e4e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e4e8:	644b      	str	r3, [r1, #68]	; 0x44
 800e4ea:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e4ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e4f0:	664b      	str	r3, [r1, #100]	; 0x64
 800e4f2:	4770      	bx	lr
 800e4f4:	40023800 	.word	0x40023800
 800e4f8:	40007000 	.word	0x40007000
 800e4fc:	07405408 	.word	0x07405408
 800e500:	40023c00 	.word	0x40023c00
 800e504:	38089400 	.word	0x38089400
	...

0800e510 <can_lld_set_filters>:
 *
 * @notapi
 */
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {
 800e510:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800e512:	4c43      	ldr	r4, [pc, #268]	; (800e620 <can_lld_set_filters+0x110>)

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800e514:	4d43      	ldr	r5, [pc, #268]	; (800e624 <can_lld_set_filters+0x114>)
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800e516:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e518:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800e51c:	6423      	str	r3, [r4, #64]	; 0x40

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800e51e:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 800e522:	0c1b      	lsrs	r3, r3, #16
 800e524:	041b      	lsls	r3, r3, #16
 800e526:	f043 0301 	orr.w	r3, r3, #1
 800e52a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800e52e:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
  if (num > 0) {
 800e532:	2900      	cmp	r1, #0
 800e534:	d05a      	beq.n	800e5ec <can_lld_set_filters+0xdc>
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
 800e536:	2300      	movs	r3, #0
 800e538:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e53c:	4618      	mov	r0, r3
  if (num > 0) {
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
 800e53e:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
      CAN1->sFilterRegister[i].FR1 = 0;
 800e542:	461c      	mov	r4, r3
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
 800e544:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FFA1R = 0;
 800e548:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
 800e54c:	00c3      	lsls	r3, r0, #3
 800e54e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e552:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e556:	3001      	adds	r0, #1
 800e558:	281c      	cmp	r0, #28
      CAN1->sFilterRegister[i].FR1 = 0;
 800e55a:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[i].FR2 = 0;
 800e55e:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e562:	d1f3      	bne.n	800e54c <can_lld_set_filters+0x3c>

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
      if (cfp->mode)
        CAN1->FM1R |= fmask;
 800e564:	4d2f      	ldr	r5, [pc, #188]	; (800e624 <can_lld_set_filters+0x114>)
 800e566:	2600      	movs	r6, #0
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
 800e568:	2701      	movs	r7, #1
 800e56a:	6810      	ldr	r0, [r2, #0]
      if (cfp->mode)
 800e56c:	7914      	ldrb	r4, [r2, #4]
 800e56e:	00c3      	lsls	r3, r0, #3
 800e570:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e574:	f014 0f01 	tst.w	r4, #1
 800e578:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e57c:	f106 0601 	add.w	r6, r6, #1
      fmask = 1 << cfp->filter;
 800e580:	fa07 f000 	lsl.w	r0, r7, r0
      if (cfp->mode)
 800e584:	d005      	beq.n	800e592 <can_lld_set_filters+0x82>
        CAN1->FM1R |= fmask;
 800e586:	f8d5 e204 	ldr.w	lr, [r5, #516]	; 0x204
 800e58a:	ea40 0e0e 	orr.w	lr, r0, lr
 800e58e:	f8c5 e204 	str.w	lr, [r5, #516]	; 0x204
      if (cfp->scale)
 800e592:	f014 0f02 	tst.w	r4, #2
 800e596:	d005      	beq.n	800e5a4 <can_lld_set_filters+0x94>
        CAN1->FS1R |= fmask;
 800e598:	f8d5 e20c 	ldr.w	lr, [r5, #524]	; 0x20c
 800e59c:	ea40 0e0e 	orr.w	lr, r0, lr
 800e5a0:	f8c5 e20c 	str.w	lr, [r5, #524]	; 0x20c
      if (cfp->assignment)
 800e5a4:	0764      	lsls	r4, r4, #29
 800e5a6:	d504      	bpl.n	800e5b2 <can_lld_set_filters+0xa2>
        CAN1->FFA1R |= fmask;
 800e5a8:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800e5ac:	4304      	orrs	r4, r0
 800e5ae:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
 800e5b2:	6894      	ldr	r4, [r2, #8]
 800e5b4:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
 800e5b8:	68d4      	ldr	r4, [r2, #12]
 800e5ba:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
      CAN1->FA1R |= fmask;
 800e5be:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e5c2:	42b1      	cmp	r1, r6
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800e5c4:	ea40 0003 	orr.w	r0, r0, r3
      cfp++;
 800e5c8:	f102 0210 	add.w	r2, r2, #16
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800e5cc:	f8c5 021c 	str.w	r0, [r5, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e5d0:	d1cb      	bne.n	800e56a <can_lld_set_filters+0x5a>
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800e5d2:	4914      	ldr	r1, [pc, #80]	; (800e624 <can_lld_set_filters+0x114>)

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800e5d4:	4a12      	ldr	r2, [pc, #72]	; (800e620 <can_lld_set_filters+0x110>)
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800e5d6:	f8d1 3200 	ldr.w	r3, [r1, #512]	; 0x200
 800e5da:	f023 0301 	bic.w	r3, r3, #1
 800e5de:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800e5e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800e5e4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800e5e8:	6413      	str	r3, [r2, #64]	; 0x40
 800e5ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5ec:	00c2      	lsls	r2, r0, #3
 800e5ee:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    CAN1->sFilterRegister[can2sb].FR2 = 0;
#endif
    CAN1->FM1R = 0;
    CAN1->FFA1R = 0;
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
 800e5f8:	4083      	lsls	r3, r0
 800e5fa:	f043 0301 	orr.w	r3, r3, #1
    }
  }
  else {
    /* Setting up a single default filter that enables everything for both
       CANs.*/
    CAN1->sFilterRegister[0].FR1 = 0;
 800e5fe:	f8c5 1240 	str.w	r1, [r5, #576]	; 0x240
    CAN1->sFilterRegister[0].FR2 = 0;
 800e602:	f8c5 1244 	str.w	r1, [r5, #580]	; 0x244
#if STM32_HAS_CAN2
    CAN1->sFilterRegister[can2sb].FR1 = 0;
 800e606:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
    CAN1->sFilterRegister[can2sb].FR2 = 0;
 800e60a:	f8c2 1244 	str.w	r1, [r2, #580]	; 0x244
#endif
    CAN1->FM1R = 0;
 800e60e:	f8c5 1204 	str.w	r1, [r5, #516]	; 0x204
    CAN1->FFA1R = 0;
 800e612:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800e616:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FA1R = 1 | (1 << can2sb);
 800e61a:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
 800e61e:	e7d8      	b.n	800e5d2 <can_lld_set_filters+0xc2>
 800e620:	40023800 	.word	0x40023800
 800e624:	40006400 	.word	0x40006400
	...

0800e630 <Vector8C>:
/**
 * @brief   CAN1 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_TX_HANDLER) {
 800e630:	b510      	push	{r4, lr}
 * @notapi
 */
static void can_lld_tx_handler(CANDriver *canp) {

  /* No more events until a message is transmitted.*/
  canp->can->TSR = CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2;
 800e632:	4c0c      	ldr	r4, [pc, #48]	; (800e664 <Vector8C+0x34>)
 800e634:	490c      	ldr	r1, [pc, #48]	; (800e668 <Vector8C+0x38>)
 800e636:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e638:	2320      	movs	r3, #32
 800e63a:	6091      	str	r1, [r2, #8]
 800e63c:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e640:	2100      	movs	r1, #0
 800e642:	f104 0008 	add.w	r0, r4, #8
 800e646:	f7fe fceb 	bl	800d020 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e64a:	f104 001c 	add.w	r0, r4, #28
 800e64e:	2101      	movs	r1, #1
 800e650:	f7fe fd6e 	bl	800d130 <chEvtBroadcastFlagsI>
 800e654:	2300      	movs	r3, #0
 800e656:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e65a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e65e:	f7fe bef7 	b.w	800d450 <_port_irq_epilogue>
 800e662:	bf00      	nop
 800e664:	20000f44 	.word	0x20000f44
 800e668:	00010101 	.word	0x00010101
 800e66c:	00000000 	.word	0x00000000

0800e670 <Vector90>:
/*
 * @brief   CAN1 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX0_HANDLER) {
 800e670:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx0_handler(CANDriver *canp) {
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
 800e672:	4d16      	ldr	r5, [pc, #88]	; (800e6cc <Vector90+0x5c>)
 800e674:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e676:	68dc      	ldr	r4, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 800e678:	07a2      	lsls	r2, r4, #30
 800e67a:	d111      	bne.n	800e6a0 <Vector90+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(1));
    osalSysUnlockFromISR();
  }
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 800e67c:	06e3      	lsls	r3, r4, #27
 800e67e:	d50b      	bpl.n	800e698 <Vector90+0x28>
    /* Overflow events handling.*/
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800e680:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e682:	2110      	movs	r1, #16
 800e684:	60d9      	str	r1, [r3, #12]
 800e686:	2320      	movs	r3, #32
 800e688:	f383 8811 	msr	BASEPRI, r3
 800e68c:	4810      	ldr	r0, [pc, #64]	; (800e6d0 <Vector90+0x60>)
 800e68e:	f7fe fd4f 	bl	800d130 <chEvtBroadcastFlagsI>
 800e692:	2300      	movs	r3, #0
 800e694:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e698:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e69c:	f7fe bed8 	b.w	800d450 <_port_irq_epilogue>
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE0;
 800e6a0:	695a      	ldr	r2, [r3, #20]
 800e6a2:	f022 0202 	bic.w	r2, r2, #2
 800e6a6:	615a      	str	r2, [r3, #20]
 800e6a8:	2320      	movs	r3, #32
 800e6aa:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e6ae:	2100      	movs	r1, #0
 800e6b0:	f105 0010 	add.w	r0, r5, #16
 800e6b4:	f7fe fcb4 	bl	800d020 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e6b8:	f105 0018 	add.w	r0, r5, #24
 800e6bc:	2101      	movs	r1, #1
 800e6be:	f7fe fd37 	bl	800d130 <chEvtBroadcastFlagsI>
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	f383 8811 	msr	BASEPRI, r3
 800e6c8:	e7d8      	b.n	800e67c <Vector90+0xc>
 800e6ca:	bf00      	nop
 800e6cc:	20000f44 	.word	0x20000f44
 800e6d0:	20000f64 	.word	0x20000f64
	...

0800e6e0 <Vector94>:
/**
 * @brief   CAN1 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX1_HANDLER) {
 800e6e0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx1_handler(CANDriver *canp) {
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
 800e6e2:	4d16      	ldr	r5, [pc, #88]	; (800e73c <Vector94+0x5c>)
 800e6e4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e6e6:	691c      	ldr	r4, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 800e6e8:	07a2      	lsls	r2, r4, #30
 800e6ea:	d111      	bne.n	800e710 <Vector94+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(2));
    osalSysUnlockFromISR();
  }
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 800e6ec:	06e3      	lsls	r3, r4, #27
 800e6ee:	d50b      	bpl.n	800e708 <Vector94+0x28>
    /* Overflow events handling.*/
    canp->can->RF1R = CAN_RF1R_FOVR1;
 800e6f0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e6f2:	2110      	movs	r1, #16
 800e6f4:	6119      	str	r1, [r3, #16]
 800e6f6:	2320      	movs	r3, #32
 800e6f8:	f383 8811 	msr	BASEPRI, r3
 800e6fc:	4810      	ldr	r0, [pc, #64]	; (800e740 <Vector94+0x60>)
 800e6fe:	f7fe fd17 	bl	800d130 <chEvtBroadcastFlagsI>
 800e702:	2300      	movs	r3, #0
 800e704:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e70c:	f7fe bea0 	b.w	800d450 <_port_irq_epilogue>
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE1;
 800e710:	695a      	ldr	r2, [r3, #20]
 800e712:	f022 0210 	bic.w	r2, r2, #16
 800e716:	615a      	str	r2, [r3, #20]
 800e718:	2320      	movs	r3, #32
 800e71a:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e71e:	2100      	movs	r1, #0
 800e720:	f105 0010 	add.w	r0, r5, #16
 800e724:	f7fe fc7c 	bl	800d020 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e728:	f105 0018 	add.w	r0, r5, #24
 800e72c:	2102      	movs	r1, #2
 800e72e:	f7fe fcff 	bl	800d130 <chEvtBroadcastFlagsI>
 800e732:	2300      	movs	r3, #0
 800e734:	f383 8811 	msr	BASEPRI, r3
 800e738:	e7d8      	b.n	800e6ec <Vector94+0xc>
 800e73a:	bf00      	nop
 800e73c:	20000f44 	.word	0x20000f44
 800e740:	20000f64 	.word	0x20000f64
	...

0800e750 <Vector98>:
/**
 * @brief   CAN1 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_SCE_HANDLER) {
 800e750:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_sce_handler(CANDriver *canp) {
  uint32_t msr;

  msr = canp->can->MSR;
 800e752:	4d1b      	ldr	r5, [pc, #108]	; (800e7c0 <Vector98+0x70>)
 800e754:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e756:	685c      	ldr	r4, [r3, #4]
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
 800e758:	221c      	movs	r2, #28
 800e75a:	605a      	str	r2, [r3, #4]
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
 800e75c:	0722      	lsls	r2, r4, #28
 800e75e:	d41d      	bmi.n	800e79c <Vector98+0x4c>
    osalEventBroadcastFlagsI(&canp->wakeup_event, 0);
    osalSysUnlockFromISR();
  }
#endif /* CAN_USE_SLEEP_MODE */
  /* Error event.*/
  if (msr & CAN_MSR_ERRI) {
 800e760:	0763      	lsls	r3, r4, #29
 800e762:	d517      	bpl.n	800e794 <Vector98+0x44>
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;
 800e764:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800e766:	6993      	ldr	r3, [r2, #24]

    canp->can->ESR &= ~CAN_ESR_LEC;
 800e768:	6991      	ldr	r1, [r2, #24]
 800e76a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800e76e:	6191      	str	r1, [r2, #24]
    flags = (eventflags_t)(esr & 7);
    if ((esr & CAN_ESR_LEC) > 0)
 800e770:	f013 0f70 	tst.w	r3, #112	; 0x70
  if (msr & CAN_MSR_ERRI) {
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;

    canp->can->ESR &= ~CAN_ESR_LEC;
    flags = (eventflags_t)(esr & 7);
 800e774:	f003 0107 	and.w	r1, r3, #7
    if ((esr & CAN_ESR_LEC) > 0)
      flags |= CAN_FRAMING_ERROR;
 800e778:	bf18      	it	ne
 800e77a:	f041 0108 	orrne.w	r1, r1, #8
 800e77e:	2220      	movs	r2, #32
 800e780:	f382 8811 	msr	BASEPRI, r2
 800e784:	480f      	ldr	r0, [pc, #60]	; (800e7c4 <Vector98+0x74>)
 800e786:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e78a:	f7fe fcd1 	bl	800d130 <chEvtBroadcastFlagsI>
 800e78e:	2300      	movs	r3, #0
 800e790:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e798:	f7fe be5a 	b.w	800d450 <_port_irq_epilogue>
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e79c:	681a      	ldr	r2, [r3, #0]
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800e79e:	4628      	mov	r0, r5
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e7a0:	f022 0202 	bic.w	r2, r2, #2
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800e7a4:	2103      	movs	r1, #3
 800e7a6:	f800 1b28 	strb.w	r1, [r0], #40
 800e7aa:	2120      	movs	r1, #32
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e7ac:	601a      	str	r2, [r3, #0]
 800e7ae:	f381 8811 	msr	BASEPRI, r1
 800e7b2:	2100      	movs	r1, #0
 800e7b4:	f7fe fcbc 	bl	800d130 <chEvtBroadcastFlagsI>
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	f383 8811 	msr	BASEPRI, r3
 800e7be:	e7cf      	b.n	800e760 <Vector98+0x10>
 800e7c0:	20000f44 	.word	0x20000f44
 800e7c4:	20000f64 	.word	0x20000f64
	...

0800e7d0 <can_lld_init>:
/**
 * @brief   Low level CAN driver initialization.
 *
 * @notapi
 */
void can_lld_init(void) {
 800e7d0:	b510      	push	{r4, lr}

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
 800e7d2:	4c06      	ldr	r4, [pc, #24]	; (800e7ec <can_lld_init+0x1c>)
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	f7fe fe93 	bl	800d500 <canObjectInit>
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e7da:	2200      	movs	r2, #0
void can_lld_init(void) {

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
  CAND1.can = CAN1;
 800e7dc:	4b04      	ldr	r3, [pc, #16]	; (800e7f0 <can_lld_init+0x20>)
 800e7de:	62e3      	str	r3, [r4, #44]	; 0x2c
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e7e0:	4611      	mov	r1, r2
 800e7e2:	200e      	movs	r0, #14
#else
  can_lld_set_filters(STM32_CAN_MAX_FILTERS, 0, NULL);
#endif
}
 800e7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e7e8:	f7ff be92 	b.w	800e510 <can_lld_set_filters>
 800e7ec:	20000f44 	.word	0x20000f44
 800e7f0:	40006400 	.word	0x40006400
	...

0800e800 <_pal_lld_init>:
 *
 * @param[in] config    the STM32 ports configuration
 *
 * @notapi
 */
void _pal_lld_init(const PALConfig *config) {
 800e800:	b4f0      	push	{r4, r5, r6, r7}
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e802:	4d65      	ldr	r5, [pc, #404]	; (800e998 <_pal_lld_init+0x198>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e804:	4c65      	ldr	r4, [pc, #404]	; (800e99c <_pal_lld_init+0x19c>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e806:	6b2f      	ldr	r7, [r5, #48]	; 0x30
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e808:	4965      	ldr	r1, [pc, #404]	; (800e9a0 <_pal_lld_init+0x1a0>)
 800e80a:	4a66      	ldr	r2, [pc, #408]	; (800e9a4 <_pal_lld_init+0x1a4>)
 800e80c:	4b66      	ldr	r3, [pc, #408]	; (800e9a8 <_pal_lld_init+0x1a8>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e80e:	f240 16ff 	movw	r6, #511	; 0x1ff
 800e812:	4337      	orrs	r7, r6
 800e814:	632f      	str	r7, [r5, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 800e816:	6d2f      	ldr	r7, [r5, #80]	; 0x50
 800e818:	433e      	orrs	r6, r7
 800e81a:	652e      	str	r6, [r5, #80]	; 0x50
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e81c:	6845      	ldr	r5, [r0, #4]
 800e81e:	6065      	str	r5, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e820:	6885      	ldr	r5, [r0, #8]
 800e822:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 800e824:	68c5      	ldr	r5, [r0, #12]
 800e826:	60e5      	str	r5, [r4, #12]
  gpiop->ODR     = config->odr;
 800e828:	6905      	ldr	r5, [r0, #16]
 800e82a:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 800e82c:	6945      	ldr	r5, [r0, #20]
 800e82e:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 800e830:	6985      	ldr	r5, [r0, #24]
 800e832:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e834:	6805      	ldr	r5, [r0, #0]
 800e836:	6025      	str	r5, [r4, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e838:	6a04      	ldr	r4, [r0, #32]
 800e83a:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e83c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e83e:	608c      	str	r4, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800e840:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800e842:	60cc      	str	r4, [r1, #12]
  gpiop->ODR     = config->odr;
 800e844:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800e846:	614c      	str	r4, [r1, #20]
  gpiop->AFRL    = config->afrl;
 800e848:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800e84a:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800e84c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800e84e:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e850:	69c4      	ldr	r4, [r0, #28]
 800e852:	600c      	str	r4, [r1, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e854:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800e856:	6051      	str	r1, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e858:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800e85a:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 800e85c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800e85e:	60d1      	str	r1, [r2, #12]
  gpiop->ODR     = config->odr;
 800e860:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800e862:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800e864:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800e866:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 800e868:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800e86a:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e86c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800e86e:	6011      	str	r1, [r2, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e870:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800e872:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e874:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800e876:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800e878:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800e87a:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800e87c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800e87e:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800e880:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800e882:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800e884:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800e886:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e888:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800e88a:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e88c:	6f42      	ldr	r2, [r0, #116]	; 0x74
 800e88e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 800e892:	6f82      	ldr	r2, [r0, #120]	; 0x78
 800e894:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 800e898:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800e89a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 800e89e:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 800e8a2:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 800e8a6:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800e8aa:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 800e8ae:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800e8b2:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 800e8b6:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800e8b8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e8bc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e8c0:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800e8c4:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 800e8c8:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800e8cc:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
 800e8d0:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 800e8d4:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 800e8d8:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800e8dc:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 800e8e0:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 800e8e4:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 800e8e8:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800e8ec:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800e8f0:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e8f4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800e8f8:	f8d0 20ac 	ldr.w	r2, [r0, #172]	; 0xac
 800e8fc:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e8fe:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 800e902:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800e904:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 800e908:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800e90a:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 800e90e:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800e910:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 800e914:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800e916:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 800e91a:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e91c:	f8d0 20a8 	ldr.w	r2, [r0, #168]	; 0xa8
 800e920:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e922:	f8d0 20c8 	ldr.w	r2, [r0, #200]	; 0xc8
 800e926:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 800e92a:	f8d0 20cc 	ldr.w	r2, [r0, #204]	; 0xcc
 800e92e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 800e932:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
 800e936:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 800e93a:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
 800e93e:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 800e942:	f8d0 20d8 	ldr.w	r2, [r0, #216]	; 0xd8
 800e946:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 800e94a:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
 800e94e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 800e952:	f8d0 20c4 	ldr.w	r2, [r0, #196]	; 0xc4
 800e956:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e95a:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 800e95e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800e962:	f8d0 20e8 	ldr.w	r2, [r0, #232]	; 0xe8
 800e966:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800e96a:	f8d0 20ec 	ldr.w	r2, [r0, #236]	; 0xec
 800e96e:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 800e972:	f8d0 20f0 	ldr.w	r2, [r0, #240]	; 0xf0
 800e976:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800e97a:	f8d0 20f4 	ldr.w	r2, [r0, #244]	; 0xf4
 800e97e:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 800e982:	f8d0 20f8 	ldr.w	r2, [r0, #248]	; 0xf8
 800e986:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800e98a:	f8d0 20e0 	ldr.w	r2, [r0, #224]	; 0xe0
 800e98e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  initgpio(GPIOH, &config->PHData);
#endif
#if STM32_HAS_GPIOI
  initgpio(GPIOI, &config->PIData);
#endif
}
 800e992:	bcf0      	pop	{r4, r5, r6, r7}
 800e994:	4770      	bx	lr
 800e996:	bf00      	nop
 800e998:	40023800 	.word	0x40023800
 800e99c:	40020000 	.word	0x40020000
 800e9a0:	40020400 	.word	0x40020400
 800e9a4:	40020800 	.word	0x40020800
 800e9a8:	40020c00 	.word	0x40020c00
 800e9ac:	00000000 	.word	0x00000000

0800e9b0 <_pal_lld_setgroupmode>:
 * @notapi
 */
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 800e9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
 800e9b4:	f04f 0c0f 	mov.w	ip, #15
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 800e9b8:	f002 0e03 	and.w	lr, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 800e9bc:	f3c2 0780 	ubfx	r7, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800e9c0:	f3c2 06c1 	ubfx	r6, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
 800e9c4:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
 800e9c8:	2400      	movs	r4, #0

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800e9ca:	f3c2 12c3 	ubfx	r2, r2, #7, #4
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800e9ce:	f04f 0901 	mov.w	r9, #1
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800e9d2:	f04f 0803 	mov.w	r8, #3
 800e9d6:	e030      	b.n	800ea3a <_pal_lld_setgroupmode+0x8a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
 800e9d8:	f8d0 b020 	ldr.w	fp, [r0, #32]
 800e9dc:	ea2b 0303 	bic.w	r3, fp, r3
 800e9e0:	ea43 030a 	orr.w	r3, r3, sl
 800e9e4:	6203      	str	r3, [r0, #32]
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800e9e6:	6843      	ldr	r3, [r0, #4]
 800e9e8:	fa09 fa04 	lsl.w	sl, r9, r4
 800e9ec:	ea23 030a 	bic.w	r3, r3, sl
 800e9f0:	433b      	orrs	r3, r7
 800e9f2:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800e9f4:	0063      	lsls	r3, r4, #1
 800e9f6:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800e9fa:	fa08 f303 	lsl.w	r3, r8, r3
 800e9fe:	43db      	mvns	r3, r3
 800ea00:	ea0a 0a03 	and.w	sl, sl, r3
 800ea04:	ea4a 0a06 	orr.w	sl, sl, r6
 800ea08:	f8c0 a008 	str.w	sl, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800ea0c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800ea10:	ea03 0a0a 	and.w	sl, r3, sl
 800ea14:	ea4a 0a05 	orr.w	sl, sl, r5
 800ea18:	f8c0 a00c 	str.w	sl, [r0, #12]
      port->MODER   = (port->MODER & ~m2) | moder;
 800ea1c:	f8d0 a000 	ldr.w	sl, [r0]
 800ea20:	ea03 030a 	and.w	r3, r3, sl
 800ea24:	ea43 030e 	orr.w	r3, r3, lr
 800ea28:	6003      	str	r3, [r0, #0]
    }
    mask >>= 1;
    if (!mask)
 800ea2a:	0849      	lsrs	r1, r1, #1
 800ea2c:	d019      	beq.n	800ea62 <_pal_lld_setgroupmode+0xb2>
      return;
    otyper <<= 1;
 800ea2e:	007f      	lsls	r7, r7, #1
    ospeedr <<= 2;
 800ea30:	00b6      	lsls	r6, r6, #2
    pupdr <<= 2;
 800ea32:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
 800ea34:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 800ea38:	3401      	adds	r4, #1
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800ea3a:	f004 0307 	and.w	r3, r4, #7
 800ea3e:	009b      	lsls	r3, r3, #2
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800ea40:	f011 0f01 	tst.w	r1, #1
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800ea44:	fa02 fa03 	lsl.w	sl, r2, r3
      m4 = 15 << ((bit & 7) * 4);
 800ea48:	fa0c f303 	lsl.w	r3, ip, r3
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800ea4c:	d0ed      	beq.n	800ea2a <_pal_lld_setgroupmode+0x7a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
 800ea4e:	2c07      	cmp	r4, #7
 800ea50:	d9c2      	bls.n	800e9d8 <_pal_lld_setgroupmode+0x28>
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
 800ea52:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 800ea56:	ea2b 0303 	bic.w	r3, fp, r3
 800ea5a:	ea43 030a 	orr.w	r3, r3, sl
 800ea5e:	6243      	str	r3, [r0, #36]	; 0x24
 800ea60:	e7c1      	b.n	800e9e6 <_pal_lld_setgroupmode+0x36>
 800ea62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea66:	bf00      	nop
	...

0800ea70 <VectorC4>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800ea70:	483a      	ldr	r0, [pc, #232]	; (800eb5c <VectorC4+0xec>)
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800ea72:	4a3b      	ldr	r2, [pc, #236]	; (800eb60 <VectorC4+0xf0>)
/**
 * @brief   I2C2 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 800ea74:	b570      	push	{r4, r5, r6, lr}
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800ea76:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t regSR2 = dp->SR2;
 800ea78:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 800ea7a:	6965      	ldr	r5, [r4, #20]

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800ea7c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800ea80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d04c      	beq.n	800eb22 <VectorC4+0xb2>
 800ea88:	d81e      	bhi.n	800eac8 <VectorC4+0x58>
 800ea8a:	3a07      	subs	r2, #7
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d03c      	beq.n	800eb0a <VectorC4+0x9a>
 800ea90:	3201      	adds	r2, #1
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d110      	bne.n	800eab8 <VectorC4+0x48>
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800ea96:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800ea98:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800ea9a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 800ea9e:	681b      	ldr	r3, [r3, #0]
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eaa0:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800eaa2:	681a      	ldr	r2, [r3, #0]
 800eaa4:	f042 0201 	orr.w	r2, r2, #1
 800eaa8:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 800eaaa:	6862      	ldr	r2, [r4, #4]
 800eaac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800eab0:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	2b01      	cmp	r3, #1
 800eab6:	d94b      	bls.n	800eb50 <VectorC4+0xe0>
    break;
  default:
    break;
  }
  /* Clear ADDR flag. */
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 800eab8:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 800eabc:	bf18      	it	ne
 800eabe:	69a3      	ldrne	r3, [r4, #24]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800eac0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800eac4:	f7fe bcc4 	b.w	800d450 <_port_irq_epilogue>
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800eac8:	4a26      	ldr	r2, [pc, #152]	; (800eb64 <VectorC4+0xf4>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d012      	beq.n	800eaf4 <VectorC4+0x84>
 800eace:	3202      	adds	r2, #2
 800ead0:	4293      	cmp	r3, r2
 800ead2:	d1f1      	bne.n	800eab8 <VectorC4+0x48>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmatx);
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800ead4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	685e      	ldr	r6, [r3, #4]
 800eada:	b33e      	cbz	r6, 800eb2c <VectorC4+0xbc>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800eadc:	6823      	ldr	r3, [r4, #0]
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800eade:	8c02      	ldrh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800eae0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800eae4:	f042 0201 	orr.w	r2, r2, #1
 800eae8:	8402      	strh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800eaea:	6023      	str	r3, [r4, #0]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800eaec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800eaf0:	f7fe bcae 	b.w	800d450 <_port_irq_epilogue>
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eaf4:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800eaf6:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eaf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 800eafc:	6812      	ldr	r2, [r2, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eafe:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800eb00:	6813      	ldr	r3, [r2, #0]
 800eb02:	f043 0301 	orr.w	r3, r3, #1
 800eb06:	6013      	str	r3, [r2, #0]
 800eb08:	e7d6      	b.n	800eab8 <VectorC4+0x48>
  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
  case I2C_EV5_MASTER_MODE_SELECT:
    if ((i2cp->addr >> 8) > 0) { 
 800eb0a:	8c03      	ldrh	r3, [r0, #32]
 800eb0c:	0a1a      	lsrs	r2, r3, #8
 800eb0e:	d00b      	beq.n	800eb28 <VectorC4+0xb8>
      /* 10-bit address: 1 1 1 1 0 X X R/W */
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 800eb10:	f003 0301 	and.w	r3, r3, #1
 800eb14:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800eb18:	f002 0206 	and.w	r2, r2, #6
 800eb1c:	4313      	orrs	r3, r2
 800eb1e:	6123      	str	r3, [r4, #16]
 800eb20:	e7ca      	b.n	800eab8 <VectorC4+0x48>
      dp->DR = i2cp->addr;
    }
    break;
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
 800eb22:	8c03      	ldrh	r3, [r0, #32]
 800eb24:	f3c3 0347 	ubfx	r3, r3, #1, #8
 800eb28:	6123      	str	r3, [r4, #16]
 800eb2a:	e7c5      	b.n	800eab8 <VectorC4+0x48>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
      return;
    }
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eb2c:	6863      	ldr	r3, [r4, #4]
 800eb2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800eb32:	6063      	str	r3, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 800eb34:	6823      	ldr	r3, [r4, #0]
 800eb36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eb3a:	6023      	str	r3, [r4, #0]
 800eb3c:	2320      	movs	r3, #32
 800eb3e:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800eb42:	301c      	adds	r0, #28
 800eb44:	4631      	mov	r1, r6
 800eb46:	f7fe fa43 	bl	800cfd0 <chThdResumeI>
 800eb4a:	f386 8811 	msr	BASEPRI, r6
 800eb4e:	e7b3      	b.n	800eab8 <VectorC4+0x48>
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmarx);
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
 800eb50:	6823      	ldr	r3, [r4, #0]
 800eb52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800eb56:	6023      	str	r3, [r4, #0]
 800eb58:	e7ae      	b.n	800eab8 <VectorC4+0x48>
 800eb5a:	bf00      	nop
 800eb5c:	20000f74 	.word	0x20000f74
 800eb60:	00030008 	.word	0x00030008
 800eb64:	00070082 	.word	0x00070082
	...

0800eb70 <VectorC8>:
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb70:	4833      	ldr	r0, [pc, #204]	; (800ec40 <VectorC8+0xd0>)
/**
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 800eb72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD2.i2c->SR1;
 800eb74:	6b44      	ldr	r4, [r0, #52]	; 0x34
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb76:	6b07      	ldr	r7, [r0, #48]	; 0x30
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb78:	6966      	ldr	r6, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb7a:	683a      	ldr	r2, [r7, #0]
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb7c:	b2b1      	uxth	r1, r6

  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 800eb7e:	f401 435f 	and.w	r3, r1, #57088	; 0xdf00
 800eb82:	43db      	mvns	r3, r3
 800eb84:	6163      	str	r3, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb86:	6813      	ldr	r3, [r2, #0]
 800eb88:	f023 031f 	bic.w	r3, r3, #31
 800eb8c:	6013      	str	r3, [r2, #0]
 800eb8e:	6813      	ldr	r3, [r2, #0]
 800eb90:	07db      	lsls	r3, r3, #31
 800eb92:	d4fc      	bmi.n	800eb8e <VectorC8+0x1e>
 800eb94:	7a3a      	ldrb	r2, [r7, #8]
  dmaStreamDisable(i2cp->dmarx);
 800eb96:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb98:	687f      	ldr	r7, [r7, #4]
 800eb9a:	233d      	movs	r3, #61	; 0x3d
 800eb9c:	4093      	lsls	r3, r2
  dmaStreamDisable(i2cp->dmarx);
 800eb9e:	682a      	ldr	r2, [r5, #0]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eba0:	603b      	str	r3, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 800eba2:	6813      	ldr	r3, [r2, #0]
 800eba4:	f023 031f 	bic.w	r3, r3, #31
 800eba8:	6013      	str	r3, [r2, #0]
 800ebaa:	6813      	ldr	r3, [r2, #0]
 800ebac:	f013 0301 	ands.w	r3, r3, #1
 800ebb0:	d1fb      	bne.n	800ebaa <VectorC8+0x3a>
 800ebb2:	7a2f      	ldrb	r7, [r5, #8]
 800ebb4:	686d      	ldr	r5, [r5, #4]
 800ebb6:	223d      	movs	r2, #61	; 0x3d
 800ebb8:	40ba      	lsls	r2, r7

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
 800ebba:	05cf      	lsls	r7, r1, #23
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
  dmaStreamDisable(i2cp->dmarx);
 800ebbc:	602a      	str	r2, [r5, #0]

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800ebbe:	bf48      	it	mi
 800ebc0:	2301      	movmi	r3, #1

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 800ebc2:	058d      	lsls	r5, r1, #22
  dmaStreamDisable(i2cp->dmarx);

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800ebc4:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;
 800ebc6:	bf44      	itt	mi
 800ebc8:	f043 0302 	orrmi.w	r3, r3, #2
 800ebcc:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 800ebce:	054a      	lsls	r2, r1, #21
 800ebd0:	d50a      	bpl.n	800ebe8 <VectorC8+0x78>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 800ebd2:	6862      	ldr	r2, [r4, #4]
 800ebd4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ebd8:	6062      	str	r2, [r4, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800ebda:	6822      	ldr	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800ebdc:	f043 0304 	orr.w	r3, r3, #4
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800ebe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ebe4:	6022      	str	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800ebe6:	6083      	str	r3, [r0, #8]
  }

  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 800ebe8:	050f      	lsls	r7, r1, #20
    i2cp->errors |= I2C_OVERRUN;
 800ebea:	bf44      	itt	mi
 800ebec:	f043 0308 	orrmi.w	r3, r3, #8
 800ebf0:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 800ebf2:	044d      	lsls	r5, r1, #17
    i2cp->errors |= I2C_TIMEOUT;
 800ebf4:	bf44      	itt	mi
 800ebf6:	f043 0320 	orrmi.w	r3, r3, #32
 800ebfa:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 800ebfc:	04cc      	lsls	r4, r1, #19
 800ebfe:	d513      	bpl.n	800ec28 <VectorC8+0xb8>
    i2cp->errors |= I2C_PEC_ERROR;
 800ec00:	f043 0310 	orr.w	r3, r3, #16

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ec04:	0431      	lsls	r1, r6, #16

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;
 800ec06:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ec08:	d416      	bmi.n	800ec38 <VectorC8+0xc8>
 800ec0a:	2320      	movs	r3, #32
 800ec0c:	f383 8811 	msr	BASEPRI, r3
 800ec10:	f06f 0101 	mvn.w	r1, #1
 800ec14:	480b      	ldr	r0, [pc, #44]	; (800ec44 <VectorC8+0xd4>)
 800ec16:	f7fe f9db 	bl	800cfd0 <chThdResumeI>
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	f383 8811 	msr	BASEPRI, r3

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800ec20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800ec24:	f7fe bc14 	b.w	800d450 <_port_irq_epilogue>
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ec28:	0432      	lsls	r2, r6, #16
 800ec2a:	d405      	bmi.n	800ec38 <VectorC8+0xc8>
    i2cp->errors |= I2C_SMB_ALERT;

  /* If some error has been identified then sends wakes the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d1ec      	bne.n	800ec0a <VectorC8+0x9a>

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800ec30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800ec34:	f7fe bc0c 	b.w	800d450 <_port_irq_epilogue>

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
    i2cp->errors |= I2C_SMB_ALERT;
 800ec38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec3c:	6083      	str	r3, [r0, #8]
 800ec3e:	e7e4      	b.n	800ec0a <VectorC8+0x9a>
 800ec40:	20000f74 	.word	0x20000f74
 800ec44:	20000f90 	.word	0x20000f90
	...

0800ec50 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 800ec50:	b510      	push	{r4, lr}
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 800ec52:	4c07      	ldr	r4, [pc, #28]	; (800ec70 <i2c_lld_init+0x20>)
 800ec54:	4620      	mov	r0, r4
 800ec56:	f7fe fcab 	bl	800d5b0 <i2cObjectInit>
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800ec5a:	4b06      	ldr	r3, [pc, #24]	; (800ec74 <i2c_lld_init+0x24>)
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
 800ec5c:	4a06      	ldr	r2, [pc, #24]	; (800ec78 <i2c_lld_init+0x28>)
 800ec5e:	6362      	str	r2, [r4, #52]	; 0x34
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800ec60:	2100      	movs	r1, #0
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800ec62:	f103 023c 	add.w	r2, r3, #60	; 0x3c
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800ec66:	61e1      	str	r1, [r4, #28]
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800ec68:	62e3      	str	r3, [r4, #44]	; 0x2c
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800ec6a:	6322      	str	r2, [r4, #48]	; 0x30
 800ec6c:	bd10      	pop	{r4, pc}
 800ec6e:	bf00      	nop
 800ec70:	20000f74 	.word	0x20000f74
 800ec74:	08012648 	.word	0x08012648
 800ec78:	40005800 	.word	0x40005800
 800ec7c:	00000000 	.word	0x00000000

0800ec80 <usb_lld_pump>:
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 800ec80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800ec84:	4bb4      	ldr	r3, [pc, #720]	; (800ef58 <usb_lld_pump+0x2d8>)
 800ec86:	49b5      	ldr	r1, [pc, #724]	; (800ef5c <usb_lld_pump+0x2dc>)
 800ec88:	699a      	ldr	r2, [r3, #24]
  USBDriver *usbp = (USBDriver *)p;
  stm32_otg_t *otgp = usbp->otg;
 800ec8a:	f8d0 9050 	ldr.w	r9, [r0, #80]	; 0x50
 800ec8e:	6191      	str	r1, [r2, #24]
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 800ec90:	b087      	sub	sp, #28
 800ec92:	2320      	movs	r3, #32
 800ec94:	f383 8811 	msr	BASEPRI, r3
 800ec98:	9301      	str	r3, [sp, #4]
 800ec9a:	f100 0360 	add.w	r3, r0, #96	; 0x60
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800ec9e:	46ca      	mov	sl, r9
 800eca0:	9305      	str	r3, [sp, #20]
 800eca2:	4681      	mov	r9, r0
  while (true) {
    usbep_t ep;
    uint32_t epmask;

    /* Nothing to do, going to sleep.*/
    if ((usbp->state == USB_STOP) ||
 800eca4:	f899 3000 	ldrb.w	r3, [r9]
 800eca8:	2b01      	cmp	r3, #1
 800ecaa:	d006      	beq.n	800ecba <usb_lld_pump+0x3a>
 800ecac:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 800ecb0:	b963      	cbnz	r3, 800eccc <usb_lld_pump+0x4c>
        ((usbp->txpending == 0) && !(otgp->GINTSTS & GINTSTS_RXFLVL))) {
 800ecb2:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ecb6:	06db      	lsls	r3, r3, #27
 800ecb8:	d408      	bmi.n	800eccc <usb_lld_pump+0x4c>
      otgp->GINTMSK |= GINTMSK_RXFLVLM;
 800ecba:	f8da 3018 	ldr.w	r3, [sl, #24]
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 800ecbe:	9805      	ldr	r0, [sp, #20]
 800ecc0:	f043 0310 	orr.w	r3, r3, #16
 800ecc4:	f8ca 3018 	str.w	r3, [sl, #24]
 800ecc8:	f7fe f972 	bl	800cfb0 <chThdSuspendS>
 800eccc:	2300      	movs	r3, #0
 800ecce:	f383 8811 	msr	BASEPRI, r3
 800ecd2:	469b      	mov	fp, r3

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 800ecd4:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ecd8:	f013 0310 	ands.w	r3, r3, #16
 800ecdc:	d024      	beq.n	800ed28 <usb_lld_pump+0xa8>
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
  uint32_t sts, cnt, ep;

  sts = usbp->otg->GRXSTSP;
 800ecde:	f8d9 6050 	ldr.w	r6, [r9, #80]	; 0x50
 800ece2:	6a33      	ldr	r3, [r6, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 800ece4:	f403 12f0 	and.w	r2, r3, #1966080	; 0x1e0000
 800ece8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800ecec:	d032      	beq.n	800ed54 <usb_lld_pump+0xd4>
 800ecee:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 800ecf2:	d1ef      	bne.n	800ecd4 <usb_lld_pump+0x54>
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800ecf4:	f003 020f 	and.w	r2, r3, #15
 800ecf8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800ecfc:	f3c3 130a 	ubfx	r3, r3, #4, #11
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800ed00:	68d2      	ldr	r2, [r2, #12]
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800ed02:	3303      	adds	r3, #3
  max = (max + 3) / 4;
  while (n) {
 800ed04:	089b      	lsrs	r3, r3, #2
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800ed06:	6a10      	ldr	r0, [r2, #32]
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800ed08:	d0e4      	beq.n	800ecd4 <usb_lld_pump+0x54>
 800ed0a:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 800ed0e:	2202      	movs	r2, #2
    uint32_t w = *fifop;
 800ed10:	6831      	ldr	r1, [r6, #0]
    if (max) {
 800ed12:	b112      	cbz	r2, 800ed1a <usb_lld_pump+0x9a>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 800ed14:	f840 1b04 	str.w	r1, [r0], #4
      buf += 4;
      max--;
 800ed18:	3a01      	subs	r2, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800ed1a:	3b01      	subs	r3, #1
 800ed1c:	d1f8      	bne.n	800ed10 <usb_lld_pump+0x90>

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 800ed1e:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ed22:	f013 0310 	ands.w	r3, r3, #16
 800ed26:	d1da      	bne.n	800ecde <usb_lld_pump+0x5e>
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
      if (usbp->txpending & epmask) {
 800ed28:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800ed2c:	2101      	movs	r1, #1
 800ed2e:	fa01 f10b 	lsl.w	r1, r1, fp
      if (usbp->txpending & epmask) {
 800ed32:	4211      	tst	r1, r2
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800ed34:	9103      	str	r1, [sp, #12]
      if (usbp->txpending & epmask) {
 800ed36:	d169      	bne.n	800ee0c <usb_lld_pump+0x18c>
 800ed38:	f10b 0301 	add.w	r3, fp, #1
 800ed3c:	9302      	str	r3, [sp, #8]
      osalThreadSuspendS(&usbp->wait);
    }
    osalSysUnlock();

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800ed3e:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 800ed42:	f89d b008 	ldrb.w	fp, [sp, #8]
 800ed46:	689b      	ldr	r3, [r3, #8]
 800ed48:	459b      	cmp	fp, r3
 800ed4a:	d9c3      	bls.n	800ecd4 <usb_lld_pump+0x54>
 800ed4c:	9b01      	ldr	r3, [sp, #4]
 800ed4e:	f383 8811 	msr	BASEPRI, r3
 800ed52:	e7a7      	b.n	800eca4 <usb_lld_pump+0x24>
 800ed54:	f003 050f 	and.w	r5, r3, #15
 800ed58:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
                            cnt, 8);
    break;
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 800ed5c:	f3c3 140a 	ubfx	r4, r3, #4, #11
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
 800ed60:	68eb      	ldr	r3, [r5, #12]
 800ed62:	6999      	ldr	r1, [r3, #24]
 800ed64:	780b      	ldrb	r3, [r1, #0]
 800ed66:	b9db      	cbnz	r3, 800eda0 <usb_lld_pump+0x120>
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800ed68:	684b      	ldr	r3, [r1, #4]
 800ed6a:	688a      	ldr	r2, [r1, #8]
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
                             usbp->epc[ep]->out_state->mode.queue.rxqueue,
                             cnt);
    }
    else {
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800ed6c:	68c8      	ldr	r0, [r1, #12]
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800ed6e:	3303      	adds	r3, #3
 800ed70:	1a9a      	subs	r2, r3, r2
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800ed72:	1ce3      	adds	r3, r4, #3
  max = (max + 3) / 4;
  while (n) {
 800ed74:	089b      	lsrs	r3, r3, #2
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800ed76:	ea4f 0292 	mov.w	r2, r2, lsr #2
  while (n) {
 800ed7a:	d009      	beq.n	800ed90 <usb_lld_pump+0x110>
 800ed7c:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 800ed80:	4686      	mov	lr, r0
    uint32_t w = *fifop;
 800ed82:	6837      	ldr	r7, [r6, #0]
    if (max) {
 800ed84:	b112      	cbz	r2, 800ed8c <usb_lld_pump+0x10c>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 800ed86:	f84e 7b04 	str.w	r7, [lr], #4
      buf += 4;
      max--;
 800ed8a:	3a01      	subs	r2, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800ed8c:	3b01      	subs	r3, #1
 800ed8e:	d1f8      	bne.n	800ed82 <usb_lld_pump+0x102>
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
                              usbp->epc[ep]->out_state->mode.linear.rxbuf,
                              cnt,
                              usbp->epc[ep]->out_state->rxsize -
                              usbp->epc[ep]->out_state->rxcnt);
      usbp->epc[ep]->out_state->mode.linear.rxbuf += cnt;
 800ed90:	4420      	add	r0, r4
 800ed92:	60c8      	str	r0, [r1, #12]
    }
    usbp->epc[ep]->out_state->rxcnt += cnt;
 800ed94:	68eb      	ldr	r3, [r5, #12]
 800ed96:	699a      	ldr	r2, [r3, #24]
 800ed98:	6893      	ldr	r3, [r2, #8]
 800ed9a:	4423      	add	r3, r4
 800ed9c:	6093      	str	r3, [r2, #8]
 800ed9e:	e799      	b.n	800ecd4 <usb_lld_pump+0x54>
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
      /* Queue associated.*/
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
 800eda0:	68c8      	ldr	r0, [r1, #12]
                                   input_queue_t *iqp,
                                   size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800eda2:	b324      	cbz	r4, 800edee <usb_lld_pump+0x16e>
 800eda4:	6942      	ldr	r2, [r0, #20]
 800eda6:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 800edaa:	4627      	mov	r7, r4
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800edac:	2f03      	cmp	r7, #3
 800edae:	d906      	bls.n	800edbe <usb_lld_pump+0x13e>
      size_t streak;
      uint32_t nw2end = (iqp->q_wrptr - iqp->q_wrptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      iqp->q_wrptr = otg_do_pop(fifop, iqp->q_wrptr, streak);
      if (iqp->q_wrptr >= iqp->q_top) {
 800edb0:	6903      	ldr	r3, [r0, #16]
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d303      	bcc.n	800edbe <usb_lld_pump+0x13e>
        iqp->q_wrptr = iqp->q_buffer;
 800edb6:	68c2      	ldr	r2, [r0, #12]
 800edb8:	6142      	str	r2, [r0, #20]
  ntogo = n;
  while (ntogo > 0) {
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800edba:	2f03      	cmp	r7, #3
 800edbc:	d8f8      	bhi.n	800edb0 <usb_lld_pump+0x130>
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
      break;

    /* One byte at time.*/
    w = *fifop;
 800edbe:	f8d6 e000 	ldr.w	lr, [r6]
 800edc2:	2300      	movs	r3, #0
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      *iqp->q_wrptr++ = (uint8_t)(w >> (i * 8));
 800edc4:	fa2e f103 	lsr.w	r1, lr, r3
 800edc8:	f102 0c01 	add.w	ip, r2, #1
 800edcc:	f8c0 c014 	str.w	ip, [r0, #20]
 800edd0:	7011      	strb	r1, [r2, #0]
      if (iqp->q_wrptr >= iqp->q_top)
 800edd2:	6902      	ldr	r2, [r0, #16]
 800edd4:	6941      	ldr	r1, [r0, #20]
 800edd6:	4291      	cmp	r1, r2
        iqp->q_wrptr = iqp->q_buffer;
 800edd8:	bf24      	itt	cs
 800edda:	68c2      	ldrcs	r2, [r0, #12]
 800eddc:	6142      	strcs	r2, [r0, #20]
      break;

    /* One byte at time.*/
    w = *fifop;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 800edde:	3f01      	subs	r7, #1
 800ede0:	f103 0308 	add.w	r3, r3, #8
 800ede4:	d003      	beq.n	800edee <usb_lld_pump+0x16e>
 800ede6:	2b20      	cmp	r3, #32
 800ede8:	6942      	ldr	r2, [r0, #20]
 800edea:	d1eb      	bne.n	800edc4 <usb_lld_pump+0x144>
 800edec:	e7de      	b.n	800edac <usb_lld_pump+0x12c>
 800edee:	9b01      	ldr	r3, [sp, #4]
 800edf0:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Updating queue.*/
  osalSysLock();
  iqp->q_counter += n;
 800edf4:	6883      	ldr	r3, [r0, #8]
 800edf6:	4423      	add	r3, r4
 800edf8:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800edfa:	2100      	movs	r1, #0
 800edfc:	f7fe f910 	bl	800d020 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 800ee00:	f7fd ffee 	bl	800cde0 <chSchRescheduleS>
 800ee04:	2300      	movs	r3, #0
 800ee06:	f383 8811 	msr	BASEPRI, r3
 800ee0a:	e7c3      	b.n	800ed94 <usb_lld_pump+0x114>
 800ee0c:	9a01      	ldr	r2, [sp, #4]
 800ee0e:	f382 8811 	msr	BASEPRI, r2
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800ee12:	f8da 1008 	ldr.w	r1, [sl, #8]
        usbp->txpending &= ~epmask;
 800ee16:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
 800ee1a:	9803      	ldr	r0, [sp, #12]
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800ee1c:	f021 0101 	bic.w	r1, r1, #1
        usbp->txpending &= ~epmask;
 800ee20:	ea22 0200 	bic.w	r2, r2, r0
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800ee24:	f8ca 1008 	str.w	r1, [sl, #8]
        usbp->txpending &= ~epmask;
 800ee28:	f8c9 205c 	str.w	r2, [r9, #92]	; 0x5c
 800ee2c:	f383 8811 	msr	BASEPRI, r3
 800ee30:	eb09 078b 	add.w	r7, r9, fp, lsl #2
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800ee34:	68fc      	ldr	r4, [r7, #12]
 800ee36:	6962      	ldr	r2, [r4, #20]
 800ee38:	6891      	ldr	r1, [r2, #8]
 800ee3a:	6853      	ldr	r3, [r2, #4]
 800ee3c:	4299      	cmp	r1, r3
 800ee3e:	f080 80b5 	bcs.w	800efac <usb_lld_pump+0x32c>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800ee42:	f8d9 0050 	ldr.w	r0, [r9, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 800ee46:	8a26      	ldrh	r6, [r4, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800ee48:	ea4f 184b 	mov.w	r8, fp, lsl #5
 800ee4c:	eb00 0408 	add.w	r4, r0, r8
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800ee50:	1a5b      	subs	r3, r3, r1
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800ee52:	f8d4 1918 	ldr.w	r1, [r4, #2328]	; 0x918
 800ee56:	429e      	cmp	r6, r3
 800ee58:	bf28      	it	cs
 800ee5a:	461e      	movcs	r6, r3
 800ee5c:	b28b      	uxth	r3, r1
 800ee5e:	ebb6 0f83 	cmp.w	r6, r3, lsl #2
 800ee62:	f10b 0301 	add.w	r3, fp, #1
 800ee66:	9302      	str	r3, [sp, #8]
 800ee68:	d82f      	bhi.n	800eeca <usb_lld_pump+0x24a>
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800ee6a:	031b      	lsls	r3, r3, #12
 800ee6c:	f8cd a010 	str.w	sl, [sp, #16]
 800ee70:	469a      	mov	sl, r3

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
 800ee72:	7813      	ldrb	r3, [r2, #0]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d13d      	bne.n	800eef4 <usb_lld_pump+0x274>
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {

  otg_do_push(fifop, (uint8_t *)buf, (n + 3) / 4);
 800ee78:	1cf3      	adds	r3, r6, #3
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800ee7a:	68d4      	ldr	r4, [r2, #12]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800ee7c:	089b      	lsrs	r3, r3, #2
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800ee7e:	eb00 0e0a 	add.w	lr, r0, sl
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800ee82:	bf18      	it	ne
 800ee84:	4621      	movne	r1, r4
 800ee86:	d005      	beq.n	800ee94 <usb_lld_pump+0x214>
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 800ee88:	f851 0b04 	ldr.w	r0, [r1], #4
 800ee8c:	f8ce 0000 	str.w	r0, [lr]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800ee90:	3b01      	subs	r3, #1
 800ee92:	d1f9      	bne.n	800ee88 <usb_lld_pump+0x208>
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
                                 usbp->epc[ep]->in_state->mode.linear.txbuf,
                                 n);
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
 800ee94:	4434      	add	r4, r6
 800ee96:	60d4      	str	r4, [r2, #12]
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800ee98:	68fc      	ldr	r4, [r7, #12]
 800ee9a:	6962      	ldr	r2, [r4, #20]
 800ee9c:	6893      	ldr	r3, [r2, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800ee9e:	6851      	ldr	r1, [r2, #4]
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800eea0:	4433      	add	r3, r6
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800eea2:	4299      	cmp	r1, r3
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 800eea4:	6093      	str	r3, [r2, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 800eea6:	d97d      	bls.n	800efa4 <usb_lld_pump+0x324>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800eea8:	f8d9 0050 	ldr.w	r0, [r9, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 800eeac:	8a24      	ldrh	r4, [r4, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800eeae:	eb00 0508 	add.w	r5, r0, r8
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800eeb2:	1ace      	subs	r6, r1, r3
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800eeb4:	f8d5 3918 	ldr.w	r3, [r5, #2328]	; 0x918
 800eeb8:	42a6      	cmp	r6, r4
 800eeba:	bf28      	it	cs
 800eebc:	4626      	movcs	r6, r4
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	ebb6 0f83 	cmp.w	r6, r3, lsl #2
 800eec4:	d9d5      	bls.n	800ee72 <usb_lld_pump+0x1f2>
 800eec6:	f8dd a010 	ldr.w	sl, [sp, #16]
      return FALSE;
 800eeca:	2200      	movs	r2, #0
 800eecc:	9b01      	ldr	r3, [sp, #4]
 800eece:	f383 8811 	msr	BASEPRI, r3
        osalSysUnlock();

        done = otg_txfifo_handler(usbp, ep);

        osalSysLock();
        otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 800eed2:	f8da 3008 	ldr.w	r3, [sl, #8]
 800eed6:	f043 0301 	orr.w	r3, r3, #1
 800eeda:	f8ca 3008 	str.w	r3, [sl, #8]
        if (!done)
 800eede:	b92a      	cbnz	r2, 800eeec <usb_lld_pump+0x26c>
          otgp->DIEPEMPMSK |= epmask;
 800eee0:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 800eee4:	9a03      	ldr	r2, [sp, #12]
 800eee6:	431a      	orrs	r2, r3
 800eee8:	f8ca 2834 	str.w	r2, [sl, #2100]	; 0x834
 800eeec:	2300      	movs	r3, #0
 800eeee:	f383 8811 	msr	BASEPRI, r3
 800eef2:	e724      	b.n	800ed3e <usb_lld_pump+0xbe>
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
      /* Queue associated.*/
      otg_fifo_write_from_queue(usbp->otg->FIFO[ep],
 800eef4:	eb00 0e0a 	add.w	lr, r0, sl
 800eef8:	68d0      	ldr	r0, [r2, #12]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800eefa:	b1f6      	cbz	r6, 800ef3a <usb_lld_pump+0x2ba>
 800eefc:	f8d0 c010 	ldr.w	ip, [r0, #16]
 800ef00:	4632      	mov	r2, r6
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 800ef02:	0891      	lsrs	r1, r2, #2
 800ef04:	d12c      	bne.n	800ef60 <usb_lld_pump+0x2e0>
 800ef06:	6983      	ldr	r3, [r0, #24]
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 800ef08:	2100      	movs	r1, #0
 800ef0a:	460c      	mov	r4, r1

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800ef0c:	1c5d      	adds	r5, r3, #1
 800ef0e:	6185      	str	r5, [r0, #24]
 800ef10:	781b      	ldrb	r3, [r3, #0]
      if (oqp->q_rdptr >= oqp->q_top)
 800ef12:	4565      	cmp	r5, ip

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800ef14:	fa03 f301 	lsl.w	r3, r3, r1
 800ef18:	ea44 0403 	orr.w	r4, r4, r3
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
 800ef1c:	bf24      	itt	cs
 800ef1e:	68c3      	ldrcs	r3, [r0, #12]
 800ef20:	6183      	strcs	r3, [r0, #24]
      break;

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 800ef22:	3a01      	subs	r2, #1
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800ef24:	f101 0108 	add.w	r1, r1, #8
      break;

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 800ef28:	d003      	beq.n	800ef32 <usb_lld_pump+0x2b2>
 800ef2a:	2920      	cmp	r1, #32
 800ef2c:	d001      	beq.n	800ef32 <usb_lld_pump+0x2b2>
 800ef2e:	6983      	ldr	r3, [r0, #24]
 800ef30:	e7ec      	b.n	800ef0c <usb_lld_pump+0x28c>
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
      ntogo--;
      i++;
    }
    *fifop = w;
 800ef32:	f8ce 4000 	str.w	r4, [lr]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800ef36:	2a00      	cmp	r2, #0
 800ef38:	d1e3      	bne.n	800ef02 <usb_lld_pump+0x282>
 800ef3a:	9b01      	ldr	r3, [sp, #4]
 800ef3c:	f383 8811 	msr	BASEPRI, r3
    *fifop = w;
  }

  /* Updating queue.*/
  osalSysLock();
  oqp->q_counter += n;
 800ef40:	6883      	ldr	r3, [r0, #8]
 800ef42:	4433      	add	r3, r6
 800ef44:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800ef46:	2100      	movs	r1, #0
 800ef48:	f7fe f86a 	bl	800d020 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 800ef4c:	f7fd ff48 	bl	800cde0 <chSchRescheduleS>
 800ef50:	2300      	movs	r3, #0
 800ef52:	f383 8811 	msr	BASEPRI, r3
 800ef56:	e79f      	b.n	800ee98 <usb_lld_pump+0x218>
 800ef58:	20000c40 	.word	0x20000c40
 800ef5c:	08012700 	.word	0x08012700
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;
 800ef60:	6984      	ldr	r4, [r0, #24]

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
 800ef62:	ebbc 0304 	subs.w	r3, ip, r4
 800ef66:	bf48      	it	mi
 800ef68:	3303      	addmi	r3, #3
 800ef6a:	109b      	asrs	r3, r3, #2
 800ef6c:	428b      	cmp	r3, r1
 800ef6e:	bf28      	it	cs
 800ef70:	460b      	movcs	r3, r1
 800ef72:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800ef76:	ebcb 0202 	rsb	r2, fp, r2
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800ef7a:	b13b      	cbz	r3, 800ef8c <usb_lld_pump+0x30c>
 800ef7c:	4621      	mov	r1, r4
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 800ef7e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ef82:	f8ce 5000 	str.w	r5, [lr]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800ef86:	3b01      	subs	r3, #1
 800ef88:	d1f9      	bne.n	800ef7e <usb_lld_pump+0x2fe>
 800ef8a:	445c      	add	r4, fp
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
      if (oqp->q_rdptr >= oqp->q_top) {
 800ef8c:	45a4      	cmp	ip, r4
    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
 800ef8e:	6184      	str	r4, [r0, #24]
      if (oqp->q_rdptr >= oqp->q_top) {
 800ef90:	d804      	bhi.n	800ef9c <usb_lld_pump+0x31c>
        oqp->q_rdptr = oqp->q_buffer;
 800ef92:	68c3      	ldr	r3, [r0, #12]
 800ef94:	6183      	str	r3, [r0, #24]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800ef96:	2a00      	cmp	r2, #0
 800ef98:	d1b3      	bne.n	800ef02 <usb_lld_pump+0x282>
 800ef9a:	e7ce      	b.n	800ef3a <usb_lld_pump+0x2ba>
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 800ef9c:	2a00      	cmp	r2, #0
 800ef9e:	d0cc      	beq.n	800ef3a <usb_lld_pump+0x2ba>
 800efa0:	4623      	mov	r3, r4
 800efa2:	e7b1      	b.n	800ef08 <usb_lld_pump+0x288>
 800efa4:	f8dd a010 	ldr.w	sl, [sp, #16]
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;
 800efa8:	2201      	movs	r2, #1
 800efaa:	e78f      	b.n	800eecc <usb_lld_pump+0x24c>
 800efac:	f10b 0301 	add.w	r3, fp, #1
 800efb0:	9302      	str	r3, [sp, #8]
 800efb2:	e7f9      	b.n	800efa8 <usb_lld_pump+0x328>
	...

0800efc0 <otg_disable_ep.isra.0>:
  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 800efc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800efc2:	2400      	movs	r4, #0
 800efc4:	f8d1 e008 	ldr.w	lr, [r1, #8]
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 800efc8:	4625      	mov	r5, r4
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 800efca:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
    otgp->ie[i].DIEPTSIZ = 0;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800efce:	f04f 37ff 	mov.w	r7, #4294967295
 800efd2:	e014      	b.n	800effe <otg_disable_ep.isra.0+0x3e>
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 800efd4:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPTSIZ = 0;
 800efd8:	18c2      	adds	r2, r0, r3
 800efda:	f8c2 5910 	str.w	r5, [r2, #2320]	; 0x910
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800efde:	f8c2 7908 	str.w	r7, [r2, #2312]	; 0x908
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
 800efe2:	f8d1 6b00 	ldr.w	r6, [r1, #2816]	; 0xb00
 800efe6:	2e00      	cmp	r6, #0
 800efe8:	db17      	blt.n	800f01a <otg_disable_ep.isra.0+0x5a>
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
 800efea:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
    otgp->oe[i].DOEPTSIZ = 0;
 800efee:	4403      	add	r3, r0

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800eff0:	3401      	adds	r4, #1
 800eff2:	4574      	cmp	r4, lr
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
 800eff4:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800eff8:	f8c3 7b08 	str.w	r7, [r3, #2824]	; 0xb08

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800effc:	d814      	bhi.n	800f028 <otg_disable_ep.isra.0+0x68>
 800effe:	0163      	lsls	r3, r4, #5
 800f000:	18c1      	adds	r1, r0, r3
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
 800f002:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 800f006:	2a00      	cmp	r2, #0
 800f008:	dae4      	bge.n	800efd4 <otg_disable_ep.isra.0+0x14>
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 800f00a:	f8c1 c900 	str.w	ip, [r1, #2304]	; 0x900
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
 800f00e:	460e      	mov	r6, r1
 800f010:	f8d6 2908 	ldr.w	r2, [r6, #2312]	; 0x908
 800f014:	0792      	lsls	r2, r2, #30
 800f016:	d5fb      	bpl.n	800f010 <otg_disable_ep.isra.0+0x50>
 800f018:	e7de      	b.n	800efd8 <otg_disable_ep.isra.0+0x18>
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
      otgp->oe[i].DOEPCTL = DOEPCTL_EPDIS;
 800f01a:	f8c1 cb00 	str.w	ip, [r1, #2816]	; 0xb00
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
 800f01e:	f8d2 1b08 	ldr.w	r1, [r2, #2824]	; 0xb08
 800f022:	06c9      	lsls	r1, r1, #27
 800f024:	d5fb      	bpl.n	800f01e <otg_disable_ep.isra.0+0x5e>
 800f026:	e7e2      	b.n	800efee <otg_disable_ep.isra.0+0x2e>
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800f028:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800f02c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 800f030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f032:	bf00      	nop
	...

0800f040 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 800f040:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 800f042:	4c06      	ldr	r4, [pc, #24]	; (800f05c <usb_lld_init+0x1c>)
 800f044:	4620      	mov	r0, r4
 800f046:	f7fe fca3 	bl	800d990 <usbObjectInit>
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800f04a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  USBD1.otgparams = &fsparams;
 800f04e:	4a04      	ldr	r2, [pc, #16]	; (800f060 <usb_lld_init+0x20>)

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800f050:	6523      	str	r3, [r4, #80]	; 0x50
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800f052:	2300      	movs	r3, #0
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;
 800f054:	6562      	str	r2, [r4, #84]	; 0x54
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800f056:	6623      	str	r3, [r4, #96]	; 0x60
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;

#if defined(_CHIBIOS_RT_)
  USBD1.tr = NULL;
 800f058:	6663      	str	r3, [r4, #100]	; 0x64
 800f05a:	bd10      	pop	{r4, pc}
 800f05c:	20000fb0 	.word	0x20000fb0
 800f060:	080126f0 	.word	0x080126f0
	...

0800f070 <usb_lld_start>:
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
 800f070:	7803      	ldrb	r3, [r0, #0]
 800f072:	2b01      	cmp	r3, #1
 800f074:	d000      	beq.n	800f078 <usb_lld_start+0x8>
 800f076:	4770      	bx	lr
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 800f078:	b570      	push	{r4, r5, r6, lr}
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800f07a:	4b31      	ldr	r3, [pc, #196]	; (800f140 <usb_lld_start+0xd0>)
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800f07c:	6d06      	ldr	r6, [r0, #80]	; 0x50

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800f07e:	4298      	cmp	r0, r3
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 800f080:	b082      	sub	sp, #8
 800f082:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
 800f084:	bf18      	it	ne
 800f086:	4634      	movne	r4, r6

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800f088:	d03a      	beq.n	800f100 <usb_lld_start+0x90>
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 800f08a:	2300      	movs	r3, #0

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 800f08c:	482d      	ldr	r0, [pc, #180]	; (800f144 <usb_lld_start+0xd4>)

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800f08e:	492e      	ldr	r1, [pc, #184]	; (800f148 <usb_lld_start+0xd8>)
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 800f090:	65eb      	str	r3, [r5, #92]	; 0x5c
    /* PHY enabled.*/
    otgp->PCGCCTL = 0;

    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
 800f092:	f44f 1234 	mov.w	r2, #2949120	; 0x2d0000
    usbp->txpending = 0;

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 800f096:	60f0      	str	r0, [r6, #12]

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800f098:	f8c6 1800 	str.w	r1, [r6, #2048]	; 0x800
 * @xclass
 */
#if PORT_SUPPORTS_RT || defined(__DOXYGEN__)
static inline void osalSysPolledDelayX(rtcnt_t cycles) {

  chSysPolledDelayX(cycles);
 800f09c:	2020      	movs	r0, #32

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;
 800f09e:	f8c6 3e00 	str.w	r3, [r6, #3584]	; 0xe00

    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
 800f0a2:	63b2      	str	r2, [r6, #56]	; 0x38
 800f0a4:	f7fd fd1c 	bl	800cae0 <chSysPolledDelayX>
  stm32_otg_t *otgp = usbp->otg;

  osalSysPolledDelayX(32);

  /* Core reset and delay of at least 3 PHY cycles.*/
  otgp->GRSTCTL = GRSTCTL_CSRST;
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 800f0ac:	6923      	ldr	r3, [r4, #16]
 800f0ae:	07db      	lsls	r3, r3, #31
 800f0b0:	d4fc      	bmi.n	800f0ac <usb_lld_start+0x3c>
 800f0b2:	200c      	movs	r0, #12
 800f0b4:	f7fd fd14 	bl	800cae0 <chSysPolledDelayX>
    ;

  osalSysPolledDelayX(12);

  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 800f0b8:	6923      	ldr	r3, [r4, #16]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	dafc      	bge.n	800f0b8 <usb_lld_start+0x48>

    /* Soft core reset.*/
    otg_core_reset(usbp);

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 800f0be:	2400      	movs	r4, #0
 800f0c0:	60b4      	str	r4, [r6, #8]

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 800f0c2:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800f0c4:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800f0c6:	f7ff ff7b 	bl	800efc0 <otg_disable_ep.isra.0>
    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 800f0ca:	686b      	ldr	r3, [r5, #4]
    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
 800f0cc:	f8c6 4810 	str.w	r4, [r6, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 800f0d0:	68db      	ldr	r3, [r3, #12]
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
 800f0d2:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 800f0d6:	f8c6 481c 	str.w	r4, [r6, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 800f0da:	b16b      	cbz	r3, 800f0f8 <usb_lld_start+0x88>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 800f0dc:	f243 0308 	movw	r3, #12296	; 0x3008
 800f0e0:	61b3      	str	r3, [r6, #24]
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 800f0e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */
 800f0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f0e8:	6172      	str	r2, [r6, #20]

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 800f0ea:	b1d3      	cbz	r3, 800f122 <usb_lld_start+0xb2>
      chSchRescheduleS();
  }
#endif

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 800f0ec:	68b3      	ldr	r3, [r6, #8]
 800f0ee:	f043 0301 	orr.w	r3, r3, #1
 800f0f2:	60b3      	str	r3, [r6, #8]
  }
}
 800f0f4:	b002      	add	sp, #8
 800f0f6:	bd70      	pop	{r4, r5, r6, pc}
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 800f0f8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800f0fc:	61b3      	str	r3, [r6, #24]
 800f0fe:	e7f0      	b.n	800f0e2 <usb_lld_start+0x72>
  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
 800f100:	4b12      	ldr	r3, [pc, #72]	; (800f14c <usb_lld_start+0xdc>)
 800f102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f104:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f108:	635a      	str	r2, [r3, #52]	; 0x34
      rccResetOTG_FS();
 800f10a:	695a      	ldr	r2, [r3, #20]
 800f10c:	2000      	movs	r0, #0
 800f10e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f112:	615a      	str	r2, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 800f114:	210e      	movs	r1, #14
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
      rccResetOTG_FS();
 800f116:	6158      	str	r0, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 800f118:	2043      	movs	r0, #67	; 0x43
 800f11a:	f7fe ff39 	bl	800df90 <nvicEnableVector>
 800f11e:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 800f120:	e7b3      	b.n	800f08a <usb_lld_start+0x1a>
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
      usbp->tr = chThdCreateI(usbp->wa_pump, sizeof usbp->wa_pump,
 800f122:	4b0b      	ldr	r3, [pc, #44]	; (800f150 <usb_lld_start+0xe0>)
 800f124:	9500      	str	r5, [sp, #0]
 800f126:	2202      	movs	r2, #2
 800f128:	f44f 7106 	mov.w	r1, #536	; 0x218
 800f12c:	f105 0068 	add.w	r0, r5, #104	; 0x68
 800f130:	f7fd fe9e 	bl	800ce70 <chThdCreateI>
 800f134:	6668      	str	r0, [r5, #100]	; 0x64
 */
static inline thread_t *chThdStartI(thread_t *tp) {

  chDbgAssert(tp->p_state == CH_STATE_WTSTART, "wrong state");

  return chSchReadyI(tp);
 800f136:	f7fd fd73 	bl	800cc20 <chSchReadyI>
                              STM32_USB_OTG_THREAD_PRIO,
                              usb_lld_pump, usbp);
      chThdStartI(usbp->tr);
      chSchRescheduleS();
 800f13a:	f7fd fe51 	bl	800cde0 <chSchRescheduleS>
 800f13e:	e7d5      	b.n	800f0ec <usb_lld_start+0x7c>
 800f140:	20000fb0 	.word	0x20000fb0
 800f144:	40001440 	.word	0x40001440
 800f148:	02200003 	.word	0x02200003
 800f14c:	40023800 	.word	0x40023800
 800f150:	0800ec81 	.word	0x0800ec81
	...

0800f160 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800f160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 800f162:	6d05      	ldr	r5, [r0, #80]	; 0x50
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f164:	2320      	movs	r3, #32
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800f166:	4607      	mov	r7, r0
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f168:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800f16a:	692b      	ldr	r3, [r5, #16]
 800f16c:	f013 0420 	ands.w	r4, r3, #32
 800f170:	d1fb      	bne.n	800f16a <usb_lld_reset+0xa>
 800f172:	200c      	movs	r0, #12
 800f174:	f7fd fcb4 	bl	800cae0 <chSysPolledDelayX>

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f178:	f8d7 e054 	ldr.w	lr, [r7, #84]	; 0x54
 800f17c:	f8de 6008 	ldr.w	r6, [lr, #8]
 800f180:	4623      	mov	r3, r4
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800f182:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFF;
 800f186:	21ff      	movs	r1, #255	; 0xff
 800f188:	eb05 1243 	add.w	r2, r5, r3, lsl #5

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f18c:	3301      	adds	r3, #1
 800f18e:	42b3      	cmp	r3, r6
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800f190:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800f194:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFF;
 800f198:	f8c2 1908 	str.w	r1, [r2, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFF;
 800f19c:	f8c2 1b08 	str.w	r1, [r2, #2824]	; 0xb08

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800f1a0:	d9f2      	bls.n	800f188 <usb_lld_reset+0x28>
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800f1a2:	f8de 3000 	ldr.w	r3, [lr]
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800f1a6:	f04f 32ff 	mov.w	r2, #4294967295
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800f1aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800f1ae:	f8c5 2818 	str.w	r2, [r5, #2072]	; 0x818
 800f1b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800f1b4:	f8c5 181c 	str.w	r1, [r5, #2076]	; 0x81c
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800f1b8:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 800f1ba:	f8de 3000 	ldr.w	r3, [lr]
 800f1be:	626b      	str	r3, [r5, #36]	; 0x24
}

static void otg_rxfifo_flush(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800f1c0:	2310      	movs	r3, #16
 800f1c2:	6113      	str	r3, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 800f1c4:	6913      	ldr	r3, [r2, #16]
 800f1c6:	f013 0410 	ands.w	r4, r3, #16
 800f1ca:	d1fb      	bne.n	800f1c4 <usb_lld_reset+0x64>
 800f1cc:	200c      	movs	r0, #12
 800f1ce:	f7fd fc87 	bl	800cae0 <chSysPolledDelayX>
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800f1d2:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
  otgp->oe[0].DOEPTSIZ = 0;
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800f1d6:	4a11      	ldr	r2, [pc, #68]	; (800f21c <usb_lld_reset+0xbc>)
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800f1d8:	4811      	ldr	r0, [pc, #68]	; (800f220 <usb_lld_reset+0xc0>)
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800f1da:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f1de:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800f1e2:	69ab      	ldr	r3, [r5, #24]
 800f1e4:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800f1e8:	f043 0310 	orr.w	r3, r3, #16
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800f1ec:	2109      	movs	r1, #9

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800f1ee:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800f1f0:	f8c5 1810 	str.w	r1, [r5, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 800f1f4:	f8c5 1814 	str.w	r1, [r5, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800f1f8:	60f8      	str	r0, [r7, #12]
  otgp->oe[0].DOEPTSIZ = 0;
 800f1fa:	f8c5 4b10 	str.w	r4, [r5, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800f1fe:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
 800f202:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 800f206:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800f20a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  usbp->pmnext += size;
 800f20c:	f103 0210 	add.w	r2, r3, #16
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800f210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800f214:	65ba      	str	r2, [r7, #88]	; 0x58
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800f216:	62ab      	str	r3, [r5, #40]	; 0x28
 800f218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f21a:	bf00      	nop
 800f21c:	10008040 	.word	0x10008040
 800f220:	08012710 	.word	0x08012710
	...

0800f230 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800f230:	6d02      	ldr	r2, [r0, #80]	; 0x50

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 800f232:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
 800f236:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800f23a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f23e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800f242:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
 800f246:	4770      	bx	lr
	...

0800f250 <usb_lld_init_endpoint>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 800f250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f254:	fa0f f881 	sxth.w	r8, r1
 800f258:	eb00 0788 	add.w	r7, r0, r8, lsl #2
 800f25c:	460d      	mov	r5, r1
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	681a      	ldr	r2, [r3, #0]
 800f262:	f002 0203 	and.w	r2, r2, #3
 800f266:	2a02      	cmp	r2, #2
 800f268:	d05e      	beq.n	800f328 <usb_lld_init_endpoint+0xd8>
 800f26a:	2a03      	cmp	r2, #3
 800f26c:	d05e      	beq.n	800f32c <usb_lld_init_endpoint+0xdc>
  case USB_EP_MODE_TYPE_CTRL:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 800f26e:	4e4c      	ldr	r6, [pc, #304]	; (800f3a0 <usb_lld_init_endpoint+0x150>)
 800f270:	494c      	ldr	r1, [pc, #304]	; (800f3a4 <usb_lld_init_endpoint+0x154>)
 800f272:	2a01      	cmp	r2, #1
 800f274:	bf18      	it	ne
 800f276:	460e      	movne	r6, r1
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;
 800f278:	6d04      	ldr	r4, [r0, #80]	; 0x50
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
  if (usbp->epc[ep]->out_cb != NULL) {
 800f27a:	68d9      	ldr	r1, [r3, #12]
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 800f27c:	016a      	lsls	r2, r5, #5
 800f27e:	eb04 0e02 	add.w	lr, r4, r2
 800f282:	f04f 0c00 	mov.w	ip, #0
 800f286:	f8ce cb10 	str.w	ip, [lr, #2832]	; 0xb10
  if (usbp->epc[ep]->out_cb != NULL) {
 800f28a:	2900      	cmp	r1, #0
 800f28c:	d073      	beq.n	800f376 <usb_lld_init_endpoint+0x126>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 800f28e:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 800f292:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800f296:	0149      	lsls	r1, r1, #5
 800f298:	ea4e 0e06 	orr.w	lr, lr, r6
 800f29c:	f844 e001 	str.w	lr, [r4, r1]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 800f2a0:	f105 0c10 	add.w	ip, r5, #16
 800f2a4:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 800f2a8:	f04f 0e01 	mov.w	lr, #1
 800f2ac:	fa0e fe0c 	lsl.w	lr, lr, ip
 800f2b0:	ea4e 0101 	orr.w	r1, lr, r1
 800f2b4:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 800f2b8:	4422      	add	r2, r4
  if (usbp->epc[ep]->in_cb != NULL) {
 800f2ba:	6899      	ldr	r1, [r3, #8]
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 800f2bc:	f04f 0e00 	mov.w	lr, #0
 800f2c0:	f8c2 e910 	str.w	lr, [r2, #2320]	; 0x910
  if (usbp->epc[ep]->in_cb != NULL) {
 800f2c4:	2900      	cmp	r1, #0
 800f2c6:	d033      	beq.n	800f330 <usb_lld_init_endpoint+0xe0>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
 800f2c8:	8b99      	ldrh	r1, [r3, #28]

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 800f2ca:	8a1a      	ldrh	r2, [r3, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 800f2cc:	2901      	cmp	r1, #1

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 800f2ce:	ea4f 0392 	mov.w	r3, r2, lsr #2
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800f2d2:	6d82      	ldr	r2, [r0, #88]	; 0x58
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
 800f2d4:	bf88      	it	hi
 800f2d6:	434b      	mulhi	r3, r1
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800f2d8:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800f2dc:	eb03 0e02 	add.w	lr, r3, r2
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800f2e0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800f2e4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f2e8:	01aa      	lsls	r2, r5, #6
 800f2ea:	f042 0220 	orr.w	r2, r2, #32
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800f2ee:	f8c0 e058 	str.w	lr, [r0, #88]	; 0x58
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800f2f2:	604b      	str	r3, [r1, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f2f4:	6122      	str	r2, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800f2f6:	6923      	ldr	r3, [r4, #16]
 800f2f8:	069a      	lsls	r2, r3, #26
 800f2fa:	d4fc      	bmi.n	800f2f6 <usb_lld_init_endpoint+0xa6>
 800f2fc:	200c      	movs	r0, #12
 800f2fe:	f7fd fbef 	bl	800cae0 <chSysPolledDelayX>
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 800f302:	68fb      	ldr	r3, [r7, #12]
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
 800f304:	8a1a      	ldrh	r2, [r3, #16]
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800f306:	f105 0348 	add.w	r3, r5, #72	; 0x48
                           DIEPCTL_TXFNUM(ep) |
 800f30a:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800f30e:	015b      	lsls	r3, r3, #5
                           DIEPCTL_TXFNUM(ep) |
 800f310:	4332      	orrs	r2, r6
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800f312:	50e2      	str	r2, [r4, r3]
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 800f314:	2101      	movs	r1, #1
 800f316:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 800f31a:	fa01 f505 	lsl.w	r5, r1, r5
 800f31e:	431d      	orrs	r5, r3
 800f320:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
 800f324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    break;
  case USB_EP_MODE_TYPE_ISOC:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_ISO;
    break;
  case USB_EP_MODE_TYPE_BULK:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 800f328:	4e1f      	ldr	r6, [pc, #124]	; (800f3a8 <usb_lld_init_endpoint+0x158>)
    break;
 800f32a:	e7a5      	b.n	800f278 <usb_lld_init_endpoint+0x28>
  case USB_EP_MODE_TYPE_INTR:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 800f32c:	4e1f      	ldr	r6, [pc, #124]	; (800f3ac <usb_lld_init_endpoint+0x15c>)
    break;
 800f32e:	e7a3      	b.n	800f278 <usb_lld_init_endpoint+0x28>
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 800f330:	f105 023f 	add.w	r2, r5, #63	; 0x3f
 800f334:	eb04 0282 	add.w	r2, r4, r2, lsl #2
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f338:	01ab      	lsls	r3, r5, #6
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 800f33a:	491d      	ldr	r1, [pc, #116]	; (800f3b0 <usb_lld_init_endpoint+0x160>)
 800f33c:	6051      	str	r1, [r2, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800f33e:	f043 0320 	orr.w	r3, r3, #32
 800f342:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800f344:	6923      	ldr	r3, [r4, #16]
 800f346:	069b      	lsls	r3, r3, #26
 800f348:	d4fc      	bmi.n	800f344 <usb_lld_init_endpoint+0xf4>
 800f34a:	eb04 1848 	add.w	r8, r4, r8, lsl #5
 800f34e:	200c      	movs	r0, #12
 800f350:	f7fd fbc6 	bl	800cae0 <chSysPolledDelayX>
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
    otg_txfifo_flush(usbp, ep);
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 800f354:	f8d8 3900 	ldr.w	r3, [r8, #2304]	; 0x900
 800f358:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f35c:	f8c8 3900 	str.w	r3, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 800f360:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 800f364:	2201      	movs	r2, #1
 800f366:	fa02 f505 	lsl.w	r5, r2, r5
 800f36a:	ea23 0305 	bic.w	r3, r3, r5
 800f36e:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
 800f372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f376:	eb04 1148 	add.w	r1, r4, r8, lsl #5
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800f37a:	f105 0910 	add.w	r9, r5, #16
  if (usbp->epc[ep]->out_cb != NULL) {
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 800f37e:	f8d1 cb00 	ldr.w	ip, [r1, #2816]	; 0xb00
 800f382:	f42c 4c00 	bic.w	ip, ip, #32768	; 0x8000
 800f386:	f8c1 cb00 	str.w	ip, [r1, #2816]	; 0xb00
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800f38a:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 800f38e:	f04f 0e01 	mov.w	lr, #1
 800f392:	fa0e fe09 	lsl.w	lr, lr, r9
 800f396:	ea21 010e 	bic.w	r1, r1, lr
 800f39a:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
 800f39e:	e78b      	b.n	800f2b8 <usb_lld_init_endpoint+0x68>
 800f3a0:	10048000 	.word	0x10048000
 800f3a4:	10008000 	.word	0x10008000
 800f3a8:	10088000 	.word	0x10088000
 800f3ac:	100c8000 	.word	0x100c8000
 800f3b0:	02000400 	.word	0x02000400
	...

0800f3c0 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 800f3c0:	3158      	adds	r1, #88	; 0x58
 800f3c2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f3c4:	0149      	lsls	r1, r1, #5
 800f3c6:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800f3c8:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800f3cc:	d004      	beq.n	800f3d8 <usb_lld_get_status_out+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
 800f3ce:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800f3d2:	bf14      	ite	ne
 800f3d4:	2001      	movne	r0, #1
 800f3d6:	2002      	moveq	r0, #2
}
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	0000      	movs	r0, r0
	...

0800f3e0 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 800f3e0:	3148      	adds	r1, #72	; 0x48
 800f3e2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f3e4:	0149      	lsls	r1, r1, #5
 800f3e6:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 800f3e8:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800f3ec:	d004      	beq.n	800f3f8 <usb_lld_get_status_in+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
 800f3ee:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800f3f2:	bf14      	ite	ne
 800f3f4:	2001      	movne	r0, #1
 800f3f6:	2002      	moveq	r0, #2
}
 800f3f8:	4770      	bx	lr
 800f3fa:	bf00      	nop
 800f3fc:	0000      	movs	r0, r0
	...

0800f400 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 800f400:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f404:	68cb      	ldr	r3, [r1, #12]
 800f406:	6a1b      	ldr	r3, [r3, #32]
 800f408:	6819      	ldr	r1, [r3, #0]
 800f40a:	685b      	ldr	r3, [r3, #4]
 800f40c:	6053      	str	r3, [r2, #4]
 800f40e:	6011      	str	r1, [r2, #0]
 800f410:	4770      	bx	lr
 800f412:	bf00      	nop
	...

0800f420 <usb_lld_prepare_receive>:
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800f420:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
 800f424:	b430      	push	{r4, r5}
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800f426:	68dd      	ldr	r5, [r3, #12]
 800f428:	69ac      	ldr	r4, [r5, #24]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800f42a:	6863      	ldr	r3, [r4, #4]
 800f42c:	6123      	str	r3, [r4, #16]
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
 800f42e:	b931      	cbnz	r1, 800f43e <usb_lld_prepare_receive+0x1e>
 800f430:	2b40      	cmp	r3, #64	; 0x40
 800f432:	d904      	bls.n	800f43e <usb_lld_prepare_receive+0x1e>
      osp->rxsize = EP0_MAX_OUTSIZE;
 800f434:	2340      	movs	r3, #64	; 0x40
 800f436:	6063      	str	r3, [r4, #4]
 800f438:	4a09      	ldr	r2, [pc, #36]	; (800f460 <usb_lld_prepare_receive+0x40>)
 800f43a:	243f      	movs	r4, #63	; 0x3f
 800f43c:	e002      	b.n	800f444 <usb_lld_prepare_receive+0x24>
 800f43e:	1e5c      	subs	r4, r3, #1
 800f440:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800f444:	6d00      	ldr	r0, [r0, #80]	; 0x50
  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
      osp->rxsize = EP0_MAX_OUTSIZE;

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 800f446:	8a6d      	ldrh	r5, [r5, #18]
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800f448:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800f44c:	192b      	adds	r3, r5, r4
 800f44e:	fbb3 f3f5 	udiv	r3, r3, r5
 800f452:	ea42 43c3 	orr.w	r3, r2, r3, lsl #19
 800f456:	f8c1 3b10 	str.w	r3, [r1, #2832]	; 0xb10
                               DOEPTSIZ_XFRSIZ(osp->rxsize);

}
 800f45a:	bc30      	pop	{r4, r5}
 800f45c:	4770      	bx	lr
 800f45e:	bf00      	nop
 800f460:	60000040 	.word	0x60000040
	...

0800f470 <otg_epout_handler.constprop.7>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800f470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800f474:	4e26      	ldr	r6, [pc, #152]	; (800f510 <otg_epout_handler.constprop.7+0xa0>)
 800f476:	6d37      	ldr	r7, [r6, #80]	; 0x50
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800f478:	eb07 1340 	add.w	r3, r7, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800f47c:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800f47e:	f8d3 4b08 	ldr.w	r4, [r3, #2824]	; 0xb08

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 800f482:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800f486:	0720      	lsls	r0, r4, #28
 800f488:	d503      	bpl.n	800f492 <otg_epout_handler.constprop.7+0x22>
 800f48a:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800f48e:	0719      	lsls	r1, r3, #28
 800f490:	d41d      	bmi.n	800f4ce <otg_epout_handler.constprop.7+0x5e>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);

  }
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800f492:	07e2      	lsls	r2, r4, #31
 800f494:	d519      	bpl.n	800f4ca <otg_epout_handler.constprop.7+0x5a>
 800f496:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800f49a:	07db      	lsls	r3, r3, #31
 800f49c:	d515      	bpl.n	800f4ca <otg_epout_handler.constprop.7+0x5a>
    /* Receive transfer complete.*/
    USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800f49e:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 800f4a2:	4c1b      	ldr	r4, [pc, #108]	; (800f510 <otg_epout_handler.constprop.7+0xa0>)
 800f4a4:	68f1      	ldr	r1, [r6, #12]
 800f4a6:	698b      	ldr	r3, [r1, #24]

    if (osp->rxsize < osp->totsize) {
 800f4a8:	6858      	ldr	r0, [r3, #4]
 800f4aa:	691a      	ldr	r2, [r3, #16]
 800f4ac:	4290      	cmp	r0, r2
 800f4ae:	d316      	bcc.n	800f4de <otg_epout_handler.constprop.7+0x6e>
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800f4b0:	8962      	ldrh	r2, [r4, #10]
 800f4b2:	68ce      	ldr	r6, [r1, #12]
 800f4b4:	2301      	movs	r3, #1
 800f4b6:	40ab      	lsls	r3, r5
 800f4b8:	ea22 0303 	bic.w	r3, r2, r3
 800f4bc:	8163      	strh	r3, [r4, #10]
 800f4be:	4629      	mov	r1, r5
 800f4c0:	4620      	mov	r0, r4
 800f4c2:	4633      	mov	r3, r6
    }
  }
}
 800f4c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800f4c8:	4718      	bx	r3
 800f4ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  otgp->oe[ep].DOEPINT = epint;

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 800f4ce:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800f4d2:	4629      	mov	r1, r5
 800f4d4:	68db      	ldr	r3, [r3, #12]
 800f4d6:	4630      	mov	r0, r6
 800f4d8:	685b      	ldr	r3, [r3, #4]
 800f4da:	4798      	blx	r3
 800f4dc:	e7d9      	b.n	800f492 <otg_epout_handler.constprop.7+0x22>

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800f4de:	1a12      	subs	r2, r2, r0
      osp->rxcnt  = 0;
 800f4e0:	2600      	movs	r6, #0

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800f4e2:	605a      	str	r2, [r3, #4]
      osp->rxcnt  = 0;
 800f4e4:	609e      	str	r6, [r3, #8]
      usb_lld_prepare_receive(usbp, ep);
 800f4e6:	4629      	mov	r1, r5
 800f4e8:	4620      	mov	r0, r4
 800f4ea:	f7ff ff99 	bl	800f420 <usb_lld_prepare_receive>
 800f4ee:	2320      	movs	r3, #32
 800f4f0:	f383 8811 	msr	BASEPRI, r3
 800f4f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f4f6:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800f4fa:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800f4fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f502:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
 800f506:	f386 8811 	msr	BASEPRI, r6
 800f50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f50e:	bf00      	nop
 800f510:	20000fb0 	.word	0x20000fb0
	...

0800f520 <usb_lld_prepare_transmit>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800f520:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 800f524:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800f526:	68dc      	ldr	r4, [r3, #12]
 800f528:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800f52a:	6853      	ldr	r3, [r2, #4]
 800f52c:	6113      	str	r3, [r2, #16]
  if (isp->txsize == 0) {
 800f52e:	b1ab      	cbz	r3, 800f55c <usb_lld_prepare_transmit+0x3c>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800f530:	b171      	cbz	r1, 800f550 <usb_lld_prepare_transmit+0x30>
 800f532:	1e5a      	subs	r2, r3, #1
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800f534:	6d00      	ldr	r0, [r0, #80]	; 0x50
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800f536:	8a24      	ldrh	r4, [r4, #16]
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800f538:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800f53c:	4422      	add	r2, r4
 800f53e:	fbb2 f2f4 	udiv	r2, r2, r4
 800f542:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800f546:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800f54a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f54e:	4770      	bx	lr
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800f550:	2b40      	cmp	r3, #64	; 0x40
 800f552:	d9ee      	bls.n	800f532 <usb_lld_prepare_transmit+0x12>
      isp->txsize = EP0_MAX_INSIZE;
 800f554:	2340      	movs	r3, #64	; 0x40
 800f556:	6053      	str	r3, [r2, #4]
 800f558:	223f      	movs	r2, #63	; 0x3f
 800f55a:	e7eb      	b.n	800f534 <usb_lld_prepare_transmit+0x14>

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800f55c:	6d03      	ldr	r3, [r0, #80]	; 0x50
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800f55e:	f85d 4b04 	ldr.w	r4, [sp], #4

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800f562:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 800f566:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f56a:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800f56e:	4770      	bx	lr

0800f570 <otg_epin_handler.constprop.8>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800f570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800f574:	4f31      	ldr	r7, [pc, #196]	; (800f63c <otg_epin_handler.constprop.8+0xcc>)
 800f576:	6d3d      	ldr	r5, [r7, #80]	; 0x50
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800f578:	eb05 1340 	add.w	r3, r5, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800f57c:	4606      	mov	r6, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800f57e:	f8d3 4908 	ldr.w	r4, [r3, #2312]	; 0x908

  otgp->ie[ep].DIEPINT = epint;
 800f582:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 800f586:	07e1      	lsls	r1, r4, #31
 800f588:	d503      	bpl.n	800f592 <otg_epin_handler.constprop.8+0x22>
 800f58a:	f8d5 3810 	ldr.w	r3, [r5, #2064]	; 0x810
 800f58e:	07da      	lsls	r2, r3, #31
 800f590:	d40a      	bmi.n	800f5a8 <otg_epin_handler.constprop.8+0x38>
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800f592:	0623      	lsls	r3, r4, #24
 800f594:	d506      	bpl.n	800f5a4 <otg_epin_handler.constprop.8+0x34>
 800f596:	2301      	movs	r3, #1
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800f598:	f8d5 2834 	ldr.w	r2, [r5, #2100]	; 0x834
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800f59c:	fa03 f606 	lsl.w	r6, r3, r6
 800f5a0:	4216      	tst	r6, r2
 800f5a2:	d129      	bne.n	800f5f8 <otg_epin_handler.constprop.8+0x88>
 800f5a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800f5a8:	eb07 0380 	add.w	r3, r7, r0, lsl #2
 800f5ac:	68d9      	ldr	r1, [r3, #12]
 800f5ae:	694b      	ldr	r3, [r1, #20]

    if (isp->txsize < isp->totsize) {
 800f5b0:	6858      	ldr	r0, [r3, #4]
 800f5b2:	691a      	ldr	r2, [r3, #16]
 800f5b4:	4290      	cmp	r0, r2
 800f5b6:	d234      	bcs.n	800f622 <otg_epin_handler.constprop.8+0xb2>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800f5b8:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800f5ba:	f04f 0800 	mov.w	r8, #0

    if (isp->txsize < isp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800f5be:	605a      	str	r2, [r3, #4]
      isp->txcnt  = 0;
 800f5c0:	f8c3 8008 	str.w	r8, [r3, #8]
      usb_lld_prepare_transmit(usbp, ep);
 800f5c4:	4631      	mov	r1, r6
 800f5c6:	4638      	mov	r0, r7
 800f5c8:	f7ff ffaa 	bl	800f520 <usb_lld_prepare_transmit>
 800f5cc:	2320      	movs	r3, #32
 800f5ce:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f5d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5d4:	eb03 1046 	add.w	r0, r3, r6, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f5d8:	2201      	movs	r2, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f5da:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800f5de:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 800f5e2:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f5e6:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800f5ea:	40b2      	lsls	r2, r6
 800f5ec:	430a      	orrs	r2, r1
 800f5ee:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800f5f2:	f388 8811 	msr	BASEPRI, r8
 800f5f6:	e7cc      	b.n	800f592 <otg_epin_handler.constprop.8+0x22>
 800f5f8:	2320      	movs	r3, #32
 800f5fa:	f383 8811 	msr	BASEPRI, r3
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800f5fe:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800f602:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800f604:	480e      	ldr	r0, [pc, #56]	; (800f640 <otg_epin_handler.constprop.8+0xd0>)
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800f606:	ea23 0306 	bic.w	r3, r3, r6
 800f60a:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800f60e:	4316      	orrs	r6, r2
 800f610:	2100      	movs	r1, #0
 800f612:	65fe      	str	r6, [r7, #92]	; 0x5c
 800f614:	f7fd fcdc 	bl	800cfd0 <chThdResumeI>
 800f618:	2300      	movs	r3, #0
 800f61a:	f383 8811 	msr	BASEPRI, r3
 800f61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      usb_lld_start_in(usbp, ep);
      osalSysUnlockFromISR();
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800f622:	893a      	ldrh	r2, [r7, #8]
 800f624:	f8d1 8008 	ldr.w	r8, [r1, #8]
 800f628:	2301      	movs	r3, #1
 800f62a:	40b3      	lsls	r3, r6
 800f62c:	ea22 0303 	bic.w	r3, r2, r3
 800f630:	813b      	strh	r3, [r7, #8]
 800f632:	4631      	mov	r1, r6
 800f634:	4638      	mov	r0, r7
 800f636:	47c0      	blx	r8
 800f638:	e7ab      	b.n	800f592 <otg_epin_handler.constprop.8+0x22>
 800f63a:	bf00      	nop
 800f63c:	20000fb0 	.word	0x20000fb0
 800f640:	20001010 	.word	0x20001010
	...

0800f650 <Vector14C>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 800f650:	b570      	push	{r4, r5, r6, lr}
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800f652:	4d3a      	ldr	r5, [pc, #232]	; (800f73c <Vector14C+0xec>)
 800f654:	6d2e      	ldr	r6, [r5, #80]	; 0x50
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
 800f656:	6974      	ldr	r4, [r6, #20]
  sts &= otgp->GINTMSK;
 800f658:	69b3      	ldr	r3, [r6, #24]
 800f65a:	401c      	ands	r4, r3
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800f65c:	04e1      	lsls	r1, r4, #19
  stm32_otg_t *otgp = usbp->otg;
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;
 800f65e:	6174      	str	r4, [r6, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800f660:	d42d      	bmi.n	800f6be <Vector14C+0x6e>
    _usb_reset(usbp);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 800f662:	04a2      	lsls	r2, r4, #18
    (void)otgp->DSTS;
 800f664:	bf48      	it	mi
 800f666:	f8d6 3808 	ldrmi.w	r3, [r6, #2056]	; 0x808
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 800f66a:	0723      	lsls	r3, r4, #28
 800f66c:	d504      	bpl.n	800f678 <Vector14C+0x28>
    _usb_isr_invoke_sof_cb(usbp);
 800f66e:	686b      	ldr	r3, [r5, #4]
 800f670:	68db      	ldr	r3, [r3, #12]
 800f672:	b10b      	cbz	r3, 800f678 <Vector14C+0x28>
 800f674:	4831      	ldr	r0, [pc, #196]	; (800f73c <Vector14C+0xec>)
 800f676:	4798      	blx	r3
  }

  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
 800f678:	06e5      	lsls	r5, r4, #27
 800f67a:	d42b      	bmi.n	800f6d4 <Vector14C+0x84>
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
 800f67c:	0360      	lsls	r0, r4, #13
    osalThreadResumeI(&usbp->wait, MSG_OK);
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 800f67e:	f8d6 5818 	ldr.w	r5, [r6, #2072]	; 0x818
  if (sts & GINTSTS_IEPINT) {
 800f682:	d507      	bpl.n	800f694 <Vector14C+0x44>
    if (src & (1 << 0))
 800f684:	07e9      	lsls	r1, r5, #31
 800f686:	d445      	bmi.n	800f714 <Vector14C+0xc4>
      otg_epin_handler(usbp, 0);
    if (src & (1 << 1))
 800f688:	07aa      	lsls	r2, r5, #30
 800f68a:	d448      	bmi.n	800f71e <Vector14C+0xce>
      otg_epin_handler(usbp, 1);
    if (src & (1 << 2))
 800f68c:	076b      	lsls	r3, r5, #29
 800f68e:	d44b      	bmi.n	800f728 <Vector14C+0xd8>
      otg_epin_handler(usbp, 2);
    if (src & (1 << 3))
 800f690:	072e      	lsls	r6, r5, #28
 800f692:	d44e      	bmi.n	800f732 <Vector14C+0xe2>
      otg_epin_handler(usbp, 4);
    if (src & (1 << 5))
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
 800f694:	0324      	lsls	r4, r4, #12
 800f696:	d507      	bpl.n	800f6a8 <Vector14C+0x58>
    if (src & (1 << 16))
 800f698:	03e8      	lsls	r0, r5, #15
 800f69a:	d430      	bmi.n	800f6fe <Vector14C+0xae>
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
 800f69c:	03a9      	lsls	r1, r5, #14
 800f69e:	d433      	bmi.n	800f708 <Vector14C+0xb8>
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
 800f6a0:	036a      	lsls	r2, r5, #13
 800f6a2:	d426      	bmi.n	800f6f2 <Vector14C+0xa2>
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
 800f6a4:	032b      	lsls	r3, r5, #12
 800f6a6:	d403      	bmi.n	800f6b0 <Vector14C+0x60>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800f6a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800f6ac:	f7fd bed0 	b.w	800d450 <_port_irq_epilogue>
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
      otg_epout_handler(usbp, 3);
 800f6b0:	2003      	movs	r0, #3
 800f6b2:	f7ff fedd 	bl	800f470 <otg_epout_handler.constprop.7>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800f6b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800f6ba:	f7fd bec9 	b.w	800d450 <_port_irq_epilogue>
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
    _usb_reset(usbp);
 800f6be:	4628      	mov	r0, r5
 800f6c0:	f7fe f9e6 	bl	800da90 <_usb_reset>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800f6c4:	686b      	ldr	r3, [r5, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d0ca      	beq.n	800f662 <Vector14C+0x12>
 800f6cc:	2100      	movs	r1, #0
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	4798      	blx	r3
 800f6d2:	e7c6      	b.n	800f662 <Vector14C+0x12>
 800f6d4:	2320      	movs	r3, #32
 800f6d6:	f383 8811 	msr	BASEPRI, r3
  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
    /* The interrupt is masked while the thread has control or it would
       be triggered again.*/
    osalSysLockFromISR();
    otgp->GINTMSK &= ~GINTMSK_RXFLVLM;
 800f6da:	69b3      	ldr	r3, [r6, #24]
 800f6dc:	4818      	ldr	r0, [pc, #96]	; (800f740 <Vector14C+0xf0>)
 800f6de:	f023 0310 	bic.w	r3, r3, #16
 800f6e2:	61b3      	str	r3, [r6, #24]
 800f6e4:	2100      	movs	r1, #0
 800f6e6:	f7fd fc73 	bl	800cfd0 <chThdResumeI>
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	f383 8811 	msr	BASEPRI, r3
 800f6f0:	e7c4      	b.n	800f67c <Vector14C+0x2c>
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
 800f6f2:	2002      	movs	r0, #2
 800f6f4:	f7ff febc 	bl	800f470 <otg_epout_handler.constprop.7>
    if (src & (1 << 19))
 800f6f8:	032b      	lsls	r3, r5, #12
 800f6fa:	d5d5      	bpl.n	800f6a8 <Vector14C+0x58>
 800f6fc:	e7d8      	b.n	800f6b0 <Vector14C+0x60>
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
 800f6fe:	2000      	movs	r0, #0
 800f700:	f7ff feb6 	bl	800f470 <otg_epout_handler.constprop.7>
    if (src & (1 << 17))
 800f704:	03a9      	lsls	r1, r5, #14
 800f706:	d5cb      	bpl.n	800f6a0 <Vector14C+0x50>
      otg_epout_handler(usbp, 1);
 800f708:	2001      	movs	r0, #1
 800f70a:	f7ff feb1 	bl	800f470 <otg_epout_handler.constprop.7>
    if (src & (1 << 18))
 800f70e:	036a      	lsls	r2, r5, #13
 800f710:	d5c8      	bpl.n	800f6a4 <Vector14C+0x54>
 800f712:	e7ee      	b.n	800f6f2 <Vector14C+0xa2>

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
    if (src & (1 << 0))
      otg_epin_handler(usbp, 0);
 800f714:	2000      	movs	r0, #0
 800f716:	f7ff ff2b 	bl	800f570 <otg_epin_handler.constprop.8>
    if (src & (1 << 1))
 800f71a:	07aa      	lsls	r2, r5, #30
 800f71c:	d5b6      	bpl.n	800f68c <Vector14C+0x3c>
      otg_epin_handler(usbp, 1);
 800f71e:	2001      	movs	r0, #1
 800f720:	f7ff ff26 	bl	800f570 <otg_epin_handler.constprop.8>
    if (src & (1 << 2))
 800f724:	076b      	lsls	r3, r5, #29
 800f726:	d5b3      	bpl.n	800f690 <Vector14C+0x40>
      otg_epin_handler(usbp, 2);
 800f728:	2002      	movs	r0, #2
 800f72a:	f7ff ff21 	bl	800f570 <otg_epin_handler.constprop.8>
    if (src & (1 << 3))
 800f72e:	072e      	lsls	r6, r5, #28
 800f730:	d5b0      	bpl.n	800f694 <Vector14C+0x44>
      otg_epin_handler(usbp, 3);
 800f732:	2003      	movs	r0, #3
 800f734:	f7ff ff1c 	bl	800f570 <otg_epin_handler.constprop.8>
 800f738:	e7ac      	b.n	800f694 <Vector14C+0x44>
 800f73a:	bf00      	nop
 800f73c:	20000fb0 	.word	0x20000fb0
 800f740:	20001010 	.word	0x20001010
	...

0800f750 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 800f750:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f752:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800f756:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f75a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f75e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f762:	4770      	bx	lr
	...

0800f770 <usb_lld_start_in>:
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f770:	6d03      	ldr	r3, [r0, #80]	; 0x50
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 800f772:	b410      	push	{r4}
 800f774:	eb03 1441 	add.w	r4, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f778:	2001      	movs	r0, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f77a:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
 800f77e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f782:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f786:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
}
 800f78a:	f85d 4b04 	ldr.w	r4, [sp], #4
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f78e:	fa00 f101 	lsl.w	r1, r0, r1
 800f792:	4311      	orrs	r1, r2
 800f794:	f8c3 1834 	str.w	r1, [r3, #2100]	; 0x834
}
 800f798:	4770      	bx	lr
 800f79a:	bf00      	nop
 800f79c:	0000      	movs	r0, r0
	...

0800f7a0 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 800f7a0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f7a2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800f7a6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f7aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f7ae:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f7b2:	4770      	bx	lr
	...

0800f7c0 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 800f7c0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f7c2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 800f7c6:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800f7ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f7ce:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 800f7d2:	4770      	bx	lr
	...

0800f7e0 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 800f7e0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f7e2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 800f7e6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f7ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f7ee:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f7f2:	4770      	bx	lr
	...

0800f800 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 800f800:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f802:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 800f806:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800f80a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f80e:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 800f812:	4770      	bx	lr
	...

0800f820 <Vector108>:
/**
 * @brief   TIM5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
 800f820:	b508      	push	{r3, lr}
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f822:	4b0b      	ldr	r3, [pc, #44]	; (800f850 <Vector108+0x30>)
  if (gptp->state == GPT_ONESHOT) {
 800f824:	7818      	ldrb	r0, [r3, #0]
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f826:	68da      	ldr	r2, [r3, #12]
 800f828:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
 800f82a:	2804      	cmp	r0, #4
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f82c:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
 800f82e:	d107      	bne.n	800f840 <Vector108+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
 800f830:	2002      	movs	r0, #2
 800f832:	7018      	strb	r0, [r3, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1   = 0;                         /* Initially stopped.       */
 800f834:	6011      	str	r1, [r2, #0]
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
 800f836:	6111      	str	r1, [r2, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 800f838:	68d1      	ldr	r1, [r2, #12]
 800f83a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800f83e:	60d1      	str	r1, [r2, #12]
  gptp->tim->SR = 0;
  if (gptp->state == GPT_ONESHOT) {
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
    gpt_lld_stop_timer(gptp);               /* Timer automatically stopped. */
  }
  gptp->config->callback(gptp);
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	4803      	ldr	r0, [pc, #12]	; (800f850 <Vector108+0x30>)
 800f844:	685b      	ldr	r3, [r3, #4]
 800f846:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD5);

  OSAL_IRQ_EPILOGUE();
}
 800f848:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD5);

  OSAL_IRQ_EPILOGUE();
 800f84c:	f7fd be00 	b.w	800d450 <_port_irq_epilogue>
 800f850:	2000124c 	.word	0x2000124c
	...

0800f860 <gpt_lld_init>:
  gptObjectInit(&GPTD4);
#endif

#if STM32_GPT_USE_TIM5
  /* Driver initialization.*/
  GPTD5.tim = STM32_TIM5;
 800f860:	4802      	ldr	r0, [pc, #8]	; (800f86c <gpt_lld_init+0xc>)
 800f862:	4b03      	ldr	r3, [pc, #12]	; (800f870 <gpt_lld_init+0x10>)
 800f864:	60c3      	str	r3, [r0, #12]
  gptObjectInit(&GPTD5);
 800f866:	f7fd be73 	b.w	800d550 <gptObjectInit>
 800f86a:	bf00      	nop
 800f86c:	2000124c 	.word	0x2000124c
 800f870:	40000c00 	.word	0x40000c00
	...

0800f880 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
 800f880:	b538      	push	{r3, r4, r5, lr}
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
 800f882:	7803      	ldrb	r3, [r0, #0]
 800f884:	2b01      	cmp	r3, #1
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
 800f886:	4604      	mov	r4, r0
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
 800f888:	d012      	beq.n	800f8b0 <gpt_lld_start+0x30>
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 800f88a:	6860      	ldr	r0, [r4, #4]
 800f88c:	68a3      	ldr	r3, [r4, #8]
  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 800f88e:	68c1      	ldr	r1, [r0, #12]
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 800f890:	6805      	ldr	r5, [r0, #0]
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 800f892:	68e2      	ldr	r2, [r4, #12]
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 800f894:	fbb3 f3f5 	udiv	r3, r3, r5
 800f898:	3b01      	subs	r3, #1
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  gptp->tim->CR2  = gptp->config->cr2;
 800f89a:	6884      	ldr	r4, [r0, #8]
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 800f89c:	b29b      	uxth	r3, r3
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 800f89e:	2000      	movs	r0, #0
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 800f8a0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 800f8a4:	6010      	str	r0, [r2, #0]
  gptp->tim->CR2  = gptp->config->cr2;
 800f8a6:	6054      	str	r4, [r2, #4]
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
 800f8a8:	6293      	str	r3, [r2, #40]	; 0x28
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
 800f8aa:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 800f8ac:	60d1      	str	r1, [r2, #12]
 800f8ae:	bd38      	pop	{r3, r4, r5, pc}
      gptp->clock = STM32_TIMCLK1;
    }
#endif

#if STM32_GPT_USE_TIM5
    if (&GPTD5 == gptp) {
 800f8b0:	4b0a      	ldr	r3, [pc, #40]	; (800f8dc <gpt_lld_start+0x5c>)
 800f8b2:	4298      	cmp	r0, r3
 800f8b4:	d1e9      	bne.n	800f88a <gpt_lld_start+0xa>
      rccEnableTIM5(FALSE);
 800f8b6:	4b0a      	ldr	r3, [pc, #40]	; (800f8e0 <gpt_lld_start+0x60>)
 800f8b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f8ba:	f042 0208 	orr.w	r2, r2, #8
 800f8be:	641a      	str	r2, [r3, #64]	; 0x40
      rccResetTIM5();
 800f8c0:	6a1a      	ldr	r2, [r3, #32]
 800f8c2:	2000      	movs	r0, #0
 800f8c4:	f042 0208 	orr.w	r2, r2, #8
 800f8c8:	621a      	str	r2, [r3, #32]
      nvicEnableVector(STM32_TIM5_NUMBER, STM32_GPT_TIM5_IRQ_PRIORITY);
 800f8ca:	2107      	movs	r1, #7
#endif

#if STM32_GPT_USE_TIM5
    if (&GPTD5 == gptp) {
      rccEnableTIM5(FALSE);
      rccResetTIM5();
 800f8cc:	6218      	str	r0, [r3, #32]
      nvicEnableVector(STM32_TIM5_NUMBER, STM32_GPT_TIM5_IRQ_PRIORITY);
 800f8ce:	2032      	movs	r0, #50	; 0x32
 800f8d0:	f7fe fb5e 	bl	800df90 <nvicEnableVector>
      gptp->clock = STM32_TIMCLK1;
 800f8d4:	4b03      	ldr	r3, [pc, #12]	; (800f8e4 <gpt_lld_start+0x64>)
 800f8d6:	60a3      	str	r3, [r4, #8]
 800f8d8:	e7d7      	b.n	800f88a <gpt_lld_start+0xa>
 800f8da:	bf00      	nop
 800f8dc:	2000124c 	.word	0x2000124c
 800f8e0:	40023800 	.word	0x40023800
 800f8e4:	0501bd00 	.word	0x0501bd00
	...

0800f8f0 <gpt_lld_start_timer>:

  /* NOTE: After generating the UG event it takes several clock cycles before
     SR bit 0 goes to 1. This is because the clearing of CNT has been inserted
     before the clearing of SR, to give it some time.*/
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
  if (NULL != gptp->config->callback)
 800f8f0:	6842      	ldr	r2, [r0, #4]
 *
 * @notapi
 */
void gpt_lld_start_timer(GPTDriver *gptp, gptcnt_t interval) {

  gptp->tim->ARR   = (uint32_t)(interval - 1);  /* Time constant.           */
 800f8f2:	68c3      	ldr	r3, [r0, #12]

  /* NOTE: After generating the UG event it takes several clock cycles before
     SR bit 0 goes to 1. This is because the clearing of CNT has been inserted
     before the clearing of SR, to give it some time.*/
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
  if (NULL != gptp->config->callback)
 800f8f4:	6850      	ldr	r0, [r2, #4]
 *
 * @notapi
 */
void gpt_lld_start_timer(GPTDriver *gptp, gptcnt_t interval) {

  gptp->tim->ARR   = (uint32_t)(interval - 1);  /* Time constant.           */
 800f8f6:	3901      	subs	r1, #1
 800f8f8:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR   = STM32_TIM_EGR_UG;          /* Update event.            */
  gptp->tim->CNT   = 0;                         /* Reset counter.           */
 800f8fa:	2200      	movs	r2, #0
 * @notapi
 */
void gpt_lld_start_timer(GPTDriver *gptp, gptcnt_t interval) {

  gptp->tim->ARR   = (uint32_t)(interval - 1);  /* Time constant.           */
  gptp->tim->EGR   = STM32_TIM_EGR_UG;          /* Update event.            */
 800f8fc:	2101      	movs	r1, #1
 800f8fe:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT   = 0;                         /* Reset counter.           */
 800f900:	625a      	str	r2, [r3, #36]	; 0x24

  /* NOTE: After generating the UG event it takes several clock cycles before
     SR bit 0 goes to 1. This is because the clearing of CNT has been inserted
     before the clearing of SR, to give it some time.*/
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
 800f902:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
 800f904:	b110      	cbz	r0, 800f90c <gpt_lld_start_timer+0x1c>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
 800f906:	68da      	ldr	r2, [r3, #12]
 800f908:	430a      	orrs	r2, r1
 800f90a:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1   = STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 800f90c:	2205      	movs	r2, #5
 800f90e:	601a      	str	r2, [r3, #0]
 800f910:	4770      	bx	lr
 800f912:	bf00      	nop
	...

0800f920 <VectorB4>:
 *          associated callback pointer is not equal to @p NULL in order to not
 *          perform an extra check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 800f920:	b538      	push	{r3, r4, r5, lr}
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 800f922:	4d25      	ldr	r5, [pc, #148]	; (800f9b8 <VectorB4+0x98>)
 800f924:	68eb      	ldr	r3, [r5, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f926:	6869      	ldr	r1, [r5, #4]
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 800f928:	691c      	ldr	r4, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 800f92a:	68da      	ldr	r2, [r3, #12]
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f92c:	7d08      	ldrb	r0, [r1, #20]
 800f92e:	4014      	ands	r4, r2
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
 800f930:	b2e2      	uxtb	r2, r4
 800f932:	43d2      	mvns	r2, r2
 800f934:	611a      	str	r2, [r3, #16]
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f936:	b990      	cbnz	r0, 800f95e <VectorB4+0x3e>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f938:	0760      	lsls	r0, r4, #29
 800f93a:	d52f      	bpl.n	800f99c <VectorB4+0x7c>
      _icu_isr_invoke_width_cb(icup);
 800f93c:	782b      	ldrb	r3, [r5, #0]
 800f93e:	2b04      	cmp	r3, #4
 800f940:	d028      	beq.n	800f994 <VectorB4+0x74>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f942:	07a1      	lsls	r1, r4, #30
 800f944:	d412      	bmi.n	800f96c <VectorB4+0x4c>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 800f946:	07e4      	lsls	r4, r4, #31
 800f948:	d505      	bpl.n	800f956 <VectorB4+0x36>
    _icu_isr_invoke_overflow_cb(icup);
 800f94a:	686b      	ldr	r3, [r5, #4]
 800f94c:	481a      	ldr	r0, [pc, #104]	; (800f9b8 <VectorB4+0x98>)
 800f94e:	691b      	ldr	r3, [r3, #16]
 800f950:	4798      	blx	r3
 800f952:	2303      	movs	r3, #3
 800f954:	702b      	strb	r3, [r5, #0]
  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD3);

  OSAL_IRQ_EPILOGUE();
}
 800f956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD3);

  OSAL_IRQ_EPILOGUE();
 800f95a:	f7fd bd79 	b.w	800d450 <_port_irq_epilogue>
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f95e:	07a2      	lsls	r2, r4, #30
 800f960:	d50b      	bpl.n	800f97a <VectorB4+0x5a>
      _icu_isr_invoke_width_cb(icup);
 800f962:	782b      	ldrb	r3, [r5, #0]
 800f964:	2b04      	cmp	r3, #4
 800f966:	d004      	beq.n	800f972 <VectorB4+0x52>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f968:	0763      	lsls	r3, r4, #29
 800f96a:	d5ec      	bpl.n	800f946 <VectorB4+0x26>
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
 800f96c:	2304      	movs	r3, #4
 800f96e:	702b      	strb	r3, [r5, #0]
 800f970:	e7e9      	b.n	800f946 <VectorB4+0x26>
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 800f972:	688b      	ldr	r3, [r1, #8]
 800f974:	b1e3      	cbz	r3, 800f9b0 <VectorB4+0x90>
 800f976:	4628      	mov	r0, r5
 800f978:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f97a:	0763      	lsls	r3, r4, #29
 800f97c:	d5e3      	bpl.n	800f946 <VectorB4+0x26>
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
 800f97e:	782b      	ldrb	r3, [r5, #0]
 800f980:	4a0d      	ldr	r2, [pc, #52]	; (800f9b8 <VectorB4+0x98>)
 800f982:	2b04      	cmp	r3, #4
 800f984:	d1f2      	bne.n	800f96c <VectorB4+0x4c>
 800f986:	6851      	ldr	r1, [r2, #4]
 800f988:	68cb      	ldr	r3, [r1, #12]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d0ee      	beq.n	800f96c <VectorB4+0x4c>
 800f98e:	480a      	ldr	r0, [pc, #40]	; (800f9b8 <VectorB4+0x98>)
 800f990:	4798      	blx	r3
 800f992:	e7eb      	b.n	800f96c <VectorB4+0x4c>
  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 800f994:	688b      	ldr	r3, [r1, #8]
 800f996:	b143      	cbz	r3, 800f9aa <VectorB4+0x8a>
 800f998:	4628      	mov	r0, r5
 800f99a:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f99c:	07a1      	lsls	r1, r4, #30
 800f99e:	d5d2      	bpl.n	800f946 <VectorB4+0x26>
      _icu_isr_invoke_period_cb(icup);
 800f9a0:	782b      	ldrb	r3, [r5, #0]
 800f9a2:	4a05      	ldr	r2, [pc, #20]	; (800f9b8 <VectorB4+0x98>)
 800f9a4:	2b04      	cmp	r3, #4
 800f9a6:	d1e1      	bne.n	800f96c <VectorB4+0x4c>
 800f9a8:	e7ed      	b.n	800f986 <VectorB4+0x66>
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f9aa:	07a0      	lsls	r0, r4, #30
 800f9ac:	d4ec      	bmi.n	800f988 <VectorB4+0x68>
 800f9ae:	e7ca      	b.n	800f946 <VectorB4+0x26>
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f9b0:	0762      	lsls	r2, r4, #29
 800f9b2:	d4e9      	bmi.n	800f988 <VectorB4+0x68>
 800f9b4:	e7c7      	b.n	800f946 <VectorB4+0x26>
 800f9b6:	bf00      	nop
 800f9b8:	2000125c 	.word	0x2000125c
 800f9bc:	00000000 	.word	0x00000000

0800f9c0 <icu_lld_init>:
/**
 * @brief   Low level ICU driver initialization.
 *
 * @notapi
 */
void icu_lld_init(void) {
 800f9c0:	b510      	push	{r4, lr}
  ICUD2.tim = STM32_TIM2;
#endif

#if STM32_ICU_USE_TIM3
  /* Driver initialization.*/
  icuObjectInit(&ICUD3);
 800f9c2:	4c03      	ldr	r4, [pc, #12]	; (800f9d0 <icu_lld_init+0x10>)
 800f9c4:	4620      	mov	r0, r4
 800f9c6:	f7fd fe03 	bl	800d5d0 <icuObjectInit>
  ICUD3.tim = STM32_TIM3;
 800f9ca:	4b02      	ldr	r3, [pc, #8]	; (800f9d4 <icu_lld_init+0x14>)
 800f9cc:	60e3      	str	r3, [r4, #12]
 800f9ce:	bd10      	pop	{r4, pc}
 800f9d0:	2000125c 	.word	0x2000125c
 800f9d4:	40000400 	.word	0x40000400
	...

0800f9e0 <SysTick_Handler>:
 * @brief   System Timer vector.
 * @details This interrupt is used for system tick in periodic mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(SysTick_Handler) {
 800f9e0:	b508      	push	{r3, lr}
 800f9e2:	2320      	movs	r3, #32
 800f9e4:	f383 8811 	msr	BASEPRI, r3
 *          service from the HAL.
 */
#if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
static inline void osalOsTimerHandlerI(void) {

  chSysTimerHandlerI();
 800f9e8:	f7fd f84a 	bl	800ca80 <chSysTimerHandlerI>
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	f383 8811 	msr	BASEPRI, r3
  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
}
 800f9f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
 800f9f6:	f7fd bd2b 	b.w	800d450 <_port_irq_epilogue>
 800f9fa:	bf00      	nop
 800f9fc:	0000      	movs	r0, r0
	...

0800fa00 <st_lld_init>:
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800fa00:	4b05      	ldr	r3, [pc, #20]	; (800fa18 <st_lld_init+0x18>)
 800fa02:	f244 119f 	movw	r1, #16799	; 0x419f
  SysTick->VAL = 0;
 800fa06:	2000      	movs	r0, #0
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800fa08:	2207      	movs	r2, #7
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800fa0a:	6059      	str	r1, [r3, #4]
  SysTick->VAL = 0;
 800fa0c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800fa0e:	2108      	movs	r1, #8
 800fa10:	200b      	movs	r0, #11
#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  SysTick->VAL = 0;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800fa12:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800fa14:	f7fe badc 	b.w	800dfd0 <nvicSetSystemHandlerPriority>
 800fa18:	e000e010 	.word	0xe000e010
 800fa1c:	00000000 	.word	0x00000000

0800fa20 <serve_usart_irq>:
/**
 * @brief   USART common service routine.
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 */
static void serve_usart_irq(UARTDriver *uartp) {
 800fa20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint16_t sr;
  USART_TypeDef *u = uartp->usart;
 800fa24:	6884      	ldr	r4, [r0, #8]
  uint32_t cr1 = u->CR1;
 800fa26:	68e7      	ldr	r7, [r4, #12]

  sr = u->SR;   /* SR reset step 1.*/
 800fa28:	6826      	ldr	r6, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 800fa2a:	6862      	ldr	r2, [r4, #4]

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 800fa2c:	f240 130f 	movw	r3, #271	; 0x10f
 800fa30:	4033      	ands	r3, r6
/**
 * @brief   USART common service routine.
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 */
static void serve_usart_irq(UARTDriver *uartp) {
 800fa32:	4605      	mov	r5, r0
  uint32_t cr1 = u->CR1;

  sr = u->SR;   /* SR reset step 1.*/
  (void)u->DR;  /* SR reset step 2.*/

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 800fa34:	b1eb      	cbz	r3, 800fa72 <serve_usart_irq+0x52>
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
    if (uartp->config->rxerr_cb != NULL)
 800fa36:	6843      	ldr	r3, [r0, #4]
 800fa38:	691a      	ldr	r2, [r3, #16]
  sr = u->SR;   /* SR reset step 1.*/
  (void)u->DR;  /* SR reset step 2.*/

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
 800fa3a:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800fa3e:	6023      	str	r3, [r4, #0]
    if (uartp->config->rxerr_cb != NULL)
 800fa40:	b1ba      	cbz	r2, 800fa72 <serve_usart_irq+0x52>
static void serve_usart_irq(UARTDriver *uartp) {
  uint16_t sr;
  USART_TypeDef *u = uartp->usart;
  uint32_t cr1 = u->CR1;

  sr = u->SR;   /* SR reset step 1.*/
 800fa42:	b2b3      	uxth	r3, r6
 */
static uartflags_t translate_errors(uint16_t sr) {
  uartflags_t sts = 0;

  if (sr & USART_SR_ORE)
    sts |= UART_OVERRUN_ERROR;
 800fa44:	f013 0f08 	tst.w	r3, #8
 800fa48:	bf0c      	ite	eq
 800fa4a:	2100      	moveq	r1, #0
 800fa4c:	2110      	movne	r1, #16
  if (sr & USART_SR_PE)
 800fa4e:	07d8      	lsls	r0, r3, #31
    sts |= UART_PARITY_ERROR;
 800fa50:	bf48      	it	mi
 800fa52:	f041 0104 	orrmi.w	r1, r1, #4
  if (sr & USART_SR_FE)
 800fa56:	0798      	lsls	r0, r3, #30
    sts |= UART_FRAMING_ERROR;
 800fa58:	bf48      	it	mi
 800fa5a:	f041 0108 	orrmi.w	r1, r1, #8
  if (sr & USART_SR_NE)
 800fa5e:	0758      	lsls	r0, r3, #29
    sts |= UART_NOISE_ERROR;
 800fa60:	bf48      	it	mi
 800fa62:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_LBD)
 800fa66:	05d8      	lsls	r0, r3, #23
    sts |= UART_BREAK_DETECTED;
 800fa68:	bf48      	it	mi
 800fa6a:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40

  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
            USART_SR_FE  | USART_SR_PE)) {
    u->SR = ~USART_SR_LBD;
    if (uartp->config->rxerr_cb != NULL)
      uartp->config->rxerr_cb(uartp, translate_errors(sr));
 800fa6e:	4628      	mov	r0, r5
 800fa70:	4790      	blx	r2
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 800fa72:	0672      	lsls	r2, r6, #25
 800fa74:	d50e      	bpl.n	800fa94 <serve_usart_irq+0x74>
 800fa76:	067b      	lsls	r3, r7, #25
 800fa78:	d50c      	bpl.n	800fa94 <serve_usart_irq+0x74>
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
 800fa7a:	686b      	ldr	r3, [r5, #4]
 800fa7c:	685b      	ldr	r3, [r3, #4]
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 800fa7e:	f027 0740 	bic.w	r7, r7, #64	; 0x40
      uartp->config->rxerr_cb(uartp, translate_errors(sr));
  }

  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
    /* TC interrupt cleared and disabled.*/
    u->SR = ~USART_SR_TC;
 800fa82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fa86:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 800fa88:	60e7      	str	r7, [r4, #12]

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
 800fa8a:	b11b      	cbz	r3, 800fa94 <serve_usart_irq+0x74>
      uartp->config->txend2_cb(uartp);
 800fa8c:	4628      	mov	r0, r5
  }
}
 800fa8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    u->SR = ~USART_SR_TC;
    u->CR1 = cr1 & ~USART_CR1_TCIE;

    /* End of transmission, a callback is generated.*/
    if (uartp->config->txend2_cb != NULL)
      uartp->config->txend2_cb(uartp);
 800fa92:	4718      	bx	r3
 800fa94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800faa0 <VectorDC>:
/**
 * @brief   USART3 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 800faa0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD3);
 800faa2:	4803      	ldr	r0, [pc, #12]	; (800fab0 <VectorDC+0x10>)
 800faa4:	f7ff ffbc 	bl	800fa20 <serve_usart_irq>

  OSAL_IRQ_EPILOGUE();
}
 800faa8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD3);

  OSAL_IRQ_EPILOGUE();
 800faac:	f7fd bcd0 	b.w	800d450 <_port_irq_epilogue>
 800fab0:	20001274 	.word	0x20001274
	...

0800fac0 <Vector15C>:
/**
 * @brief   USART6 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART6_HANDLER) {
 800fac0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD6);
 800fac2:	4803      	ldr	r0, [pc, #12]	; (800fad0 <Vector15C+0x10>)
 800fac4:	f7ff ffac 	bl	800fa20 <serve_usart_irq>

  OSAL_IRQ_EPILOGUE();
}
 800fac8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD6);

  OSAL_IRQ_EPILOGUE();
 800facc:	f7fd bcc0 	b.w	800d450 <_port_irq_epilogue>
 800fad0:	20001290 	.word	0x20001290
	...

0800fae0 <uart_lld_init>:
/**
 * @brief   Low level UART driver initialization.
 *
 * @notapi
 */
void uart_lld_init(void) {
 800fae0:	b570      	push	{r4, r5, r6, lr}
  UARTD2.dmarx   = STM32_DMA_STREAM(STM32_UART_USART2_RX_DMA_STREAM);
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
 800fae2:	4d0c      	ldr	r5, [pc, #48]	; (800fb14 <uart_lld_init+0x34>)
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
 800fae4:	4c0c      	ldr	r4, [pc, #48]	; (800fb18 <uart_lld_init+0x38>)
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 800fae6:	4e0d      	ldr	r6, [pc, #52]	; (800fb1c <uart_lld_init+0x3c>)
  UARTD2.dmarx   = STM32_DMA_STREAM(STM32_UART_USART2_RX_DMA_STREAM);
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
 800fae8:	4628      	mov	r0, r5
 800faea:	f7fd ff41 	bl	800d970 <uartObjectInit>
  UARTD3.usart   = USART3;
 800faee:	4b0c      	ldr	r3, [pc, #48]	; (800fb20 <uart_lld_init+0x40>)
 800faf0:	60ab      	str	r3, [r5, #8]
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 800faf2:	2206      	movs	r2, #6
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
  UARTD3.dmatx   = STM32_DMA_STREAM(STM32_UART_USART3_TX_DMA_STREAM);
 800faf4:	f104 0318 	add.w	r3, r4, #24
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 800faf8:	4630      	mov	r0, r6

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
  UARTD3.dmarx   = STM32_DMA_STREAM(STM32_UART_USART3_RX_DMA_STREAM);
 800fafa:	612c      	str	r4, [r5, #16]
  UARTD3.dmatx   = STM32_DMA_STREAM(STM32_UART_USART3_TX_DMA_STREAM);
 800fafc:	616b      	str	r3, [r5, #20]
#endif

#if STM32_UART_USE_USART3
  uartObjectInit(&UARTD3);
  UARTD3.usart   = USART3;
  UARTD3.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 800fafe:	60ea      	str	r2, [r5, #12]
  UARTD5.dmarx   = STM32_DMA_STREAM(STM32_UART_UART5_RX_DMA_STREAM);
  UARTD5.dmatx   = STM32_DMA_STREAM(STM32_UART_UART5_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 800fb00:	f7fd ff36 	bl	800d970 <uartObjectInit>
  UARTD6.usart   = USART6;
 800fb04:	4b07      	ldr	r3, [pc, #28]	; (800fb24 <uart_lld_init+0x44>)
 800fb06:	60b3      	str	r3, [r6, #8]
  UARTD6.dmarx   = STM32_DMA_STREAM(STM32_UART_USART6_RX_DMA_STREAM);
 800fb08:	f104 036c 	add.w	r3, r4, #108	; 0x6c
  UARTD6.dmatx   = STM32_DMA_STREAM(STM32_UART_USART6_TX_DMA_STREAM);
 800fb0c:	34a8      	adds	r4, #168	; 0xa8
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
  UARTD6.usart   = USART6;
  UARTD6.dmarx   = STM32_DMA_STREAM(STM32_UART_USART6_RX_DMA_STREAM);
 800fb0e:	6133      	str	r3, [r6, #16]
  UARTD6.dmatx   = STM32_DMA_STREAM(STM32_UART_USART6_TX_DMA_STREAM);
 800fb10:	6174      	str	r4, [r6, #20]
 800fb12:	bd70      	pop	{r4, r5, r6, pc}
 800fb14:	20001274 	.word	0x20001274
 800fb18:	0801263c 	.word	0x0801263c
 800fb1c:	20001290 	.word	0x20001290
 800fb20:	40004800 	.word	0x40004800
 800fb24:	40011400 	.word	0x40011400
	...

0800fb30 <__early_init>:
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
 800fb30:	f7fe bc86 	b.w	800e440 <stm32_clock_init>
	...

0800fb40 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @todo    Add your board-specific code, if any.
 */
void boardInit(void) {
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop
	...

0800fb50 <uart_process_thread>:
 800fb50:	4b02      	ldr	r3, [pc, #8]	; (800fb5c <uart_process_thread+0xc>)
 800fb52:	4a03      	ldr	r2, [pc, #12]	; (800fb60 <uart_process_thread+0x10>)
 800fb54:	699b      	ldr	r3, [r3, #24]
 800fb56:	619a      	str	r2, [r3, #24]
 800fb58:	e7fe      	b.n	800fb58 <uart_process_thread+0x8>
 800fb5a:	bf00      	nop
 800fb5c:	20000c40 	.word	0x20000c40
 800fb60:	08012840 	.word	0x08012840
	...

0800fb70 <periodic_thread>:
 */

static THD_WORKING_AREA(periodic_thread_wa, 1024);
static THD_WORKING_AREA(uart_thread_wa, 128);

static msg_t periodic_thread(void *arg) {
 800fb70:	b508      	push	{r3, lr}
 800fb72:	4b04      	ldr	r3, [pc, #16]	; (800fb84 <periodic_thread+0x14>)
 800fb74:	4a04      	ldr	r2, [pc, #16]	; (800fb88 <periodic_thread+0x18>)
 800fb76:	699b      	ldr	r3, [r3, #24]
 800fb78:	619a      	str	r2, [r3, #24]
	int fault_print = 0;

	for(;;)
	{

		chThdSleepMilliseconds(10);
 800fb7a:	2064      	movs	r0, #100	; 0x64
 800fb7c:	f7fd f9e0 	bl	800cf40 <chThdSleep>
 800fb80:	e7fb      	b.n	800fb7a <periodic_thread+0xa>
 800fb82:	bf00      	nop
 800fb84:	20000c40 	.word	0x20000c40
 800fb88:	08012850 	.word	0x08012850
 800fb8c:	00000000 	.word	0x00000000

0800fb90 <bldc_init>:




int bldc_init(void)
{
 800fb90:	b508      	push	{r3, lr}
	halInit();
 800fb92:	f7fd fc8d 	bl	800d4b0 <halInit>
	chSysInit();
 800fb96:	f7fc ff1b 	bl	800c9d0 <chSysInit>

	chThdSleepMilliseconds(1000);
 800fb9a:	f242 7010 	movw	r0, #10000	; 0x2710
 800fb9e:	f7fd f9cf 	bl	800cf40 <chThdSleep>

	hw_init_gpio();
 800fba2:	f000 ffc5 	bl	8010b30 <hw_init_gpio>

	mcpwm_init();
 800fba6:	f000 f8eb 	bl	800fd80 <mcpwm_init>

	comm_usb_init();
 800fbaa:	f000 ff91 	bl	8010ad0 <comm_usb_init>

	return 0;
}
 800fbae:	2000      	movs	r0, #0
 800fbb0:	bd08      	pop	{r3, pc}
 800fbb2:	bf00      	nop
	...

0800fbc0 <bldc_start>:
float dbg_fTheta;
float dbg_fMea;
uint16_t dbg_AccumTheta;

int bldc_start(void)
{
 800fbc0:	b500      	push	{lr}
 800fbc2:	b083      	sub	sp, #12



	//--  
	//
	chThdCreateStatic(periodic_thread_wa, sizeof(periodic_thread_wa), NORMALPRIO, periodic_thread, NULL);
 800fbc4:	2400      	movs	r4, #0
 800fbc6:	4b0a      	ldr	r3, [pc, #40]	; (800fbf0 <bldc_start+0x30>)
 800fbc8:	9400      	str	r4, [sp, #0]
 800fbca:	2240      	movs	r2, #64	; 0x40
 800fbcc:	f44f 61b3 	mov.w	r1, #1432	; 0x598
 800fbd0:	4808      	ldr	r0, [pc, #32]	; (800fbf4 <bldc_start+0x34>)
 800fbd2:	f7fd f97d 	bl	800ced0 <chThdCreateStatic>
	chThdCreateStatic(uart_thread_wa, sizeof(uart_thread_wa), NORMALPRIO, uart_process_thread, NULL);
 800fbd6:	9400      	str	r4, [sp, #0]
 800fbd8:	4b07      	ldr	r3, [pc, #28]	; (800fbf8 <bldc_start+0x38>)
 800fbda:	4808      	ldr	r0, [pc, #32]	; (800fbfc <bldc_start+0x3c>)
 800fbdc:	2240      	movs	r2, #64	; 0x40
 800fbde:	f44f 7106 	mov.w	r1, #536	; 0x218
 800fbe2:	f7fd f975 	bl	800ced0 <chThdCreateStatic>
	//-- IDLE
	//
	for(;;)
	{
		//palSetPad(GPIOA, 7);
		chThdSleepMilliseconds(1);
 800fbe6:	200a      	movs	r0, #10
 800fbe8:	f7fd f9aa 	bl	800cf40 <chThdSleep>
 800fbec:	e7fb      	b.n	800fbe6 <bldc_start+0x26>
 800fbee:	bf00      	nop
 800fbf0:	0800fb71 	.word	0x0800fb71
 800fbf4:	200014c8 	.word	0x200014c8
 800fbf8:	0800fb51 	.word	0x0800fb51
 800fbfc:	200012b0 	.word	0x200012b0

0800fc00 <mcpwm_adc_int_handler>:
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
	LED_GREEN_ON();
 800fc00:	4b04      	ldr	r3, [pc, #16]	; (800fc14 <mcpwm_adc_int_handler+0x14>)
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 800fc02:	4905      	ldr	r1, [pc, #20]	; (800fc18 <mcpwm_adc_int_handler+0x18>)
 800fc04:	2000      	movs	r0, #0
	LED_GREEN_ON();
 800fc06:	2240      	movs	r2, #64	; 0x40
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) {
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 800fc08:	6248      	str	r0, [r1, #36]	; 0x24
	LED_GREEN_ON();
 800fc0a:	831a      	strh	r2, [r3, #24]
	LED_GREEN_OFF();


	// Reset the watchdog
	WWDG_SetCounter(100);
 800fc0c:	2064      	movs	r0, #100	; 0x64
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
	LED_GREEN_ON();
	LED_GREEN_OFF();
 800fc0e:	835a      	strh	r2, [r3, #26]


	// Reset the watchdog
	WWDG_SetCounter(100);
 800fc10:	f001 bd5e 	b.w	80116d0 <WWDG_SetCounter>
 800fc14:	40020400 	.word	0x40020400
 800fc18:	40001800 	.word	0x40001800
 800fc1c:	00000000 	.word	0x00000000

0800fc20 <ClarkePark>:

	return False;
}

void ClarkePark(void)
{
 800fc20:	b510      	push	{r4, lr}
	ParkParm.qIalpha = ParkParm.qIa;
 800fc22:	4c17      	ldr	r4, [pc, #92]	; (800fc80 <ClarkePark+0x60>)
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 800fc24:	eddf 7a17 	vldr	s15, [pc, #92]	; 800fc84 <ClarkePark+0x64>

	return False;
}

void ClarkePark(void)
{
 800fc28:	ed2d 8b04 	vpush	{d8-d9}
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 800fc2c:	ed94 8a04 	vldr	s16, [r4, #16]
	return False;
}

void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
 800fc30:	edd4 8a03 	vldr	s17, [r4, #12]
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc34:	edd4 9a00 	vldr	s19, [r4]
	return False;
}

void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
 800fc38:	edc4 8a05 	vstr	s17, [r4, #20]
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 800fc3c:	ee38 8a08 	vadd.f32	s16, s16, s16
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc40:	eeb0 0a69 	vmov.f32	s0, s19
}

void ClarkePark(void)
{
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 800fc44:	ee28 8a27 	vmul.f32	s16, s16, s15
 800fc48:	eea8 8aa7 	vfma.f32	s16, s17, s15
 800fc4c:	ed84 8a06 	vstr	s16, [r4, #24]
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc50:	f001 fd56 	bl	8011700 <cosf>
 800fc54:	eeb0 9a40 	vmov.f32	s18, s0
 800fc58:	eeb0 0a69 	vmov.f32	s0, s19
 800fc5c:	f001 fd98 	bl	8011790 <sinf>
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 800fc60:	ee68 7a09 	vmul.f32	s15, s16, s18
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc64:	ee28 8a00 	vmul.f32	s16, s16, s0
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 800fc68:	eee8 7ac0 	vfms.f32	s15, s17, s0
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc6c:	eea8 8a89 	vfma.f32	s16, s17, s18
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 800fc70:	edc4 7a08 	vstr	s15, [r4, #32]
	ParkParm.qIalpha = ParkParm.qIa;
	ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
	// Ialpha and Ibeta have been calculated. Now do rotation.
	// Get qSin, qCos from ParkParm structure

	ParkParm.qId =  ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 800fc74:	ed84 8a07 	vstr	s16, [r4, #28]
	ParkParm.qIq = -ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);

	return;
}
 800fc78:	ecbd 8b04 	vpop	{d8-d9}
 800fc7c:	bd10      	pop	{r4, pc}
 800fc7e:	bf00      	nop
 800fc80:	20001bb0 	.word	0x20001bb0
 800fc84:	3f13cd3a 	.word	0x3f13cd3a
	...

0800fc90 <CalcPI>:

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 800fc90:	ed90 7a06 	vldr	s14, [r0, #24]
 800fc94:	ed90 6a07 	vldr	s12, [r0, #28]
	
	U  = pParm->qdSum + pParm->qKp * Err;
 800fc98:	edd0 7a00 	vldr	s15, [r0]
 800fc9c:	edd0 5a01 	vldr	s11, [r0, #4]

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 800fca0:	edd0 6a04 	vldr	s13, [r0, #16]

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 800fca4:	ee37 6a46 	vsub.f32	s12, s14, s12
	
	U  = pParm->qdSum + pParm->qKp * Err;
 800fca8:	eeb0 7a67 	vmov.f32	s14, s15
 800fcac:	eea6 7a25 	vfma.f32	s14, s12, s11

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 800fcb0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fcb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb8:	dc0b      	bgt.n	800fcd2 <CalcPI+0x42>
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 800fcba:	edd0 6a05 	vldr	s13, [r0, #20]
 800fcbe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fcc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcc6:	d404      	bmi.n	800fcd2 <CalcPI+0x42>
	else                  pParm->qOut = U ;
 800fcc8:	eef0 6a47 	vmov.f32	s13, s14
 800fccc:	ed80 7a08 	vstr	s14, [r0, #32]
 800fcd0:	e001      	b.n	800fcd6 <CalcPI+0x46>
	Err  = pParm->qInRef - pParm->qInMeas;
	
	U  = pParm->qdSum + pParm->qKp * Err;

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 800fcd2:	edc0 6a08 	vstr	s13, [r0, #32]
	else                  pParm->qOut = U ;

	Exc = U - pParm->qOut;

	pParm->qdSum = pParm->qdSum + pParm->qKi * Err - pParm->qKc * Exc ;
 800fcd6:	ed90 5a02 	vldr	s10, [r0, #8]
 800fcda:	edd0 5a03 	vldr	s11, [r0, #12]
 800fcde:	eee6 7a05 	vfma.f32	s15, s12, s10
 800fce2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800fce6:	eee7 7a65 	vfms.f32	s15, s14, s11
 800fcea:	edc0 7a00 	vstr	s15, [r0]
 800fcee:	4770      	bx	lr

0800fcf0 <SetupControlParameters>:
	
	return;
}
void SetupControlParameters(void)
{
 800fcf0:	b5f0      	push	{r4, r5, r6, r7, lr}
	PIParmD.qOutMin = -PIParmD.qOutMax;

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
 800fcf2:	4818      	ldr	r0, [pc, #96]	; (800fd54 <SetupControlParameters+0x64>)
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800fcf4:	4c18      	ldr	r4, [pc, #96]	; (800fd58 <SetupControlParameters+0x68>)
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800fcf6:	4919      	ldr	r1, [pc, #100]	; (800fd5c <SetupControlParameters+0x6c>)
	PIParmW.qOutMin = -PIParmW.qOutMax;

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
 800fcf8:	4a19      	ldr	r2, [pc, #100]	; (800fd60 <SetupControlParameters+0x70>)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
 800fcfa:	4d1a      	ldr	r5, [pc, #104]	; (800fd64 <SetupControlParameters+0x74>)
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
 800fcfc:	4e1a      	ldr	r6, [pc, #104]	; (800fd68 <SetupControlParameters+0x78>)
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800fcfe:	f8df e074 	ldr.w	lr, [pc, #116]	; 800fd74 <SetupControlParameters+0x84>
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
	PIParmD.qOutMax = DOUTMAX;
	PIParmD.qOutMin = -PIParmD.qOutMax;
 800fd02:	4f1a      	ldr	r7, [pc, #104]	; (800fd6c <SetupControlParameters+0x7c>)

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
 800fd04:	f8c0 e004 	str.w	lr, [r0, #4]
		}
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fd08:	2300      	movs	r3, #0
	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
	PIParmQ.qKc = QKC;
	PIParmQ.qOutMax = QOUTMAX;
	PIParmQ.qOutMin = -PIParmQ.qOutMax;
 800fd0a:	6147      	str	r7, [r0, #20]
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800fd0c:	f8c4 e004 	str.w	lr, [r4, #4]

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
 800fd10:	6086      	str	r6, [r0, #8]

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
 800fd12:	f8df e064 	ldr.w	lr, [pc, #100]	; 800fd78 <SetupControlParameters+0x88>
	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
	PIParmQ.qKc = QKC;
 800fd16:	60c5      	str	r5, [r0, #12]
	PIParmQ.qOutMax = QOUTMAX;
 800fd18:	6105      	str	r5, [r0, #16]
	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
	PIParmD.qOutMax = DOUTMAX;
	PIParmD.qOutMin = -PIParmD.qOutMax;
 800fd1a:	6167      	str	r7, [r4, #20]
		}
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fd1c:	6003      	str	r3, [r0, #0]
	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
	PIParmW.qOutMin = -PIParmW.qOutMax;
 800fd1e:	4f14      	ldr	r7, [pc, #80]	; (800fd70 <SetupControlParameters+0x80>)
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
	pParm->qOut=0;
 800fd20:	6203      	str	r3, [r0, #32]
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800fd22:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
 800fd26:	60a6      	str	r6, [r4, #8]
	PIParmD.qKc = DKC;
 800fd28:	60e5      	str	r5, [r4, #12]
	PIParmD.qOutMax = DOUTMAX;
 800fd2a:	6125      	str	r5, [r4, #16]
		}
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fd2c:	6023      	str	r3, [r4, #0]
	pParm->qOut=0;
 800fd2e:	6223      	str	r3, [r4, #32]

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
 800fd30:	608e      	str	r6, [r1, #8]
	PIParmW.qKc = WKC;
 800fd32:	60cd      	str	r5, [r1, #12]
		}
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fd34:	600b      	str	r3, [r1, #0]
	pParm->qOut=0;
 800fd36:	620b      	str	r3, [r1, #32]

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
 800fd38:	6096      	str	r6, [r2, #8]
	PIParmPLL.qKc = WKC;		 
 800fd3a:	60d5      	str	r5, [r2, #12]
		}
	}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fd3c:	6013      	str	r3, [r2, #0]
	pParm->qOut=0;
 800fd3e:	6213      	str	r3, [r2, #32]
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800fd40:	6048      	str	r0, [r1, #4]
	PIParmW.qOutMin = -PIParmW.qOutMax;

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
 800fd42:	6050      	str	r0, [r2, #4]

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
 800fd44:	f8c1 e010 	str.w	lr, [r1, #16]

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
	PIParmPLL.qKc = WKC;		 
	PIParmPLL.qOutMax = WOUTMAX;	 
 800fd48:	f8c2 e010 	str.w	lr, [r2, #16]
	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
	PIParmW.qOutMin = -PIParmW.qOutMax;
 800fd4c:	614f      	str	r7, [r1, #20]
	// ============= PI PLL Term ===============
	PIParmPLL.qKp = WKP;		 
	PIParmPLL.qKi = WKI;		 
	PIParmPLL.qKc = WKC;		 
	PIParmPLL.qOutMax = WOUTMAX;	 
	PIParmPLL.qOutMin = -PIParmPLL.qOutMax;
 800fd4e:	6157      	str	r7, [r2, #20]
 800fd50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd52:	bf00      	nop
 800fd54:	20001ad4 	.word	0x20001ad4
 800fd58:	20001a88 	.word	0x20001a88
 800fd5c:	20001ab0 	.word	0x20001ab0
 800fd60:	20001b10 	.word	0x20001b10
 800fd64:	3f7fff58 	.word	0x3f7fff58
 800fd68:	3c23d70a 	.word	0x3c23d70a
 800fd6c:	bf7fff58 	.word	0xbf7fff58
 800fd70:	bf733333 	.word	0xbf733333
 800fd74:	3d4ccccd 	.word	0x3d4ccccd
 800fd78:	3f733333 	.word	0x3f733333
 800fd7c:	00000000 	.word	0x00000000

0800fd80 <mcpwm_init>:

// Threads
static THD_WORKING_AREA(SEQUENCE_thread_wa, 2048);


void mcpwm_init(void) {
 800fd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;

	TIM_DeInit(TIM1);
 800fd84:	4dd3      	ldr	r5, [pc, #844]	; (80100d4 <mcpwm_init+0x354>)
	TIM_DeInit(TIM8);
 800fd86:	4fd4      	ldr	r7, [pc, #848]	; (80100d8 <mcpwm_init+0x358>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fd88:	f8df b38c 	ldr.w	fp, [pc, #908]	; 8010118 <mcpwm_init+0x398>

// Threads
static THD_WORKING_AREA(SEQUENCE_thread_wa, 2048);


void mcpwm_init(void) {
 800fd8c:	b0a7      	sub	sp, #156	; 0x9c
	utils_sys_lock_cnt();
 800fd8e:	f000 feaf 	bl	8010af0 <utils_sys_lock_cnt>
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;
 800fd92:	4bd2      	ldr	r3, [pc, #840]	; (80100dc <mcpwm_init+0x35c>)
 800fd94:	2400      	movs	r4, #0

	TIM_DeInit(TIM1);
 800fd96:	4628      	mov	r0, r5
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;
 800fd98:	701c      	strb	r4, [r3, #0]

	TIM_DeInit(TIM1);
 800fd9a:	f001 f979 	bl	8011090 <TIM_DeInit>
	TIM_DeInit(TIM8);
 800fd9e:	4638      	mov	r0, r7
 800fda0:	f001 f976 	bl	8011090 <TIM_DeInit>
	TIM1->CNT = 0;
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800fda4:	2101      	movs	r1, #1
 800fda6:	4608      	mov	r0, r1
	// Initialize variables
	dccal_done = false;

	TIM_DeInit(TIM1);
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
 800fda8:	626c      	str	r4, [r5, #36]	; 0x24
	TIM8->CNT = 0;
 800fdaa:	627c      	str	r4, [r7, #36]	; 0x24
	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 800fdac:	2601      	movs	r6, #1
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800fdae:	f001 f93f 	bl	8011030 <RCC_APB2PeriphClockCmd>

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 800fdb2:	f04f 0e20 	mov.w	lr, #32
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800fdb6:	4628      	mov	r0, r5
 800fdb8:	a901      	add	r1, sp, #4
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fdba:	f8db 2000 	ldr.w	r2, [fp]
	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 800fdbe:	f8ad e006 	strh.w	lr, [sp, #6]

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800fdc2:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800fdc6:	f8ad 400c 	strh.w	r4, [sp, #12]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fdca:	4bc5      	ldr	r3, [pc, #788]	; (80100e0 <mcpwm_init+0x360>)
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 800fdcc:	f88d 600e 	strb.w	r6, [sp, #14]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fdd0:	fb93 f3f2 	sdiv	r3, r3, r2
 800fdd4:	9302      	str	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800fdd6:	f001 fa3b 	bl	8011250 <TIM_TimeBaseInit>

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 800fdda:	6aeb      	ldr	r3, [r5, #44]	; 0x2c

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800fddc:	f8ad 6032 	strh.w	r6, [sp, #50]	; 0x32
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 800fde0:	40f3      	lsrs	r3, r6
 800fde2:	930e      	str	r3, [sp, #56]	; 0x38
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800fde4:	f04f 0360 	mov.w	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800fde8:	f04f 0904 	mov.w	r9, #4
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800fdec:	f44f 7880 	mov.w	r8, #256	; 0x100
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 800fdf0:	4628      	mov	r0, r5
 800fdf2:	a90c      	add	r1, sp, #48	; 0x30
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800fdf4:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800fdf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fdfc:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800fe00:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800fe04:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800fe08:	f8ad 9034 	strh.w	r9, [sp, #52]	; 0x34
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800fe0c:	f8ad 8040 	strh.w	r8, [sp, #64]	; 0x40
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 800fe10:	f001 fa8e 	bl	8011330 <TIM_OC1Init>
	TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 800fe14:	a90c      	add	r1, sp, #48	; 0x30
 800fe16:	4628      	mov	r0, r5
 800fe18:	f001 faca 	bl	80113b0 <TIM_OC2Init>
	TIM_OC3Init(TIM1, &TIM_OCInitStructure);
 800fe1c:	a90c      	add	r1, sp, #48	; 0x30
 800fe1e:	4628      	mov	r0, r5
 800fe20:	f001 fb06 	bl	8011430 <TIM_OC3Init>
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 800fe24:	a90c      	add	r1, sp, #48	; 0x30
 800fe26:	4628      	mov	r0, r5
 800fe28:	f001 fb4a 	bl	80114c0 <TIM_OC4Init>

	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fe2c:	4628      	mov	r0, r5
 800fe2e:	2108      	movs	r1, #8
 800fe30:	f001 fb7e 	bl	8011530 <TIM_OC1PreloadConfig>
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fe34:	4628      	mov	r0, r5
 800fe36:	2108      	movs	r1, #8
 800fe38:	f001 fb82 	bl	8011540 <TIM_OC2PreloadConfig>
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fe3c:	4628      	mov	r0, r5
 800fe3e:	2108      	movs	r1, #8
 800fe40:	f001 fb8e 	bl	8011560 <TIM_OC3PreloadConfig>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fe44:	4628      	mov	r0, r5
 800fe46:	2108      	movs	r1, #8
 800fe48:	f001 fb92 	bl	8011570 <TIM_OC4PreloadConfig>

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 800fe4c:	2350      	movs	r3, #80	; 0x50
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 800fe4e:	f44f 6a00 	mov.w	sl, #2048	; 0x800
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 800fe52:	4628      	mov	r0, r5
 800fe54:	a904      	add	r1, sp, #16

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 800fe56:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
 800fe5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fe5e:	f8ad 301a 	strh.w	r3, [sp, #26]
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 800fe62:	f8ad a010 	strh.w	sl, [sp, #16]
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
 800fe66:	f8ad a012 	strh.w	sl, [sp, #18]
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800fe6a:	f8ad 4014 	strh.w	r4, [sp, #20]
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
 800fe6e:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800fe72:	f8ad 401c 	strh.w	r4, [sp, #28]

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 800fe76:	f001 fb8b 	bl	8011590 <TIM_BDTRConfig>
	TIM_CCPreloadControl(TIM1, ENABLE);
 800fe7a:	4631      	mov	r1, r6
 800fe7c:	4628      	mov	r0, r5
 800fe7e:	f001 fbaf 	bl	80115e0 <TIM_CCPreloadControl>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 800fe82:	4631      	mov	r1, r6
 800fe84:	4628      	mov	r0, r5
 800fe86:	f001 fa33 	bl	80112f0 <TIM_ARRPreloadConfig>
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	DMA_InitTypeDef DMA_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;

	// Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 | RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOC, ENABLE);
 800fe8a:	4631      	mov	r1, r6
 800fe8c:	4895      	ldr	r0, [pc, #596]	; (80100e4 <mcpwm_init+0x364>)
 800fe8e:	f001 f8af 	bl	8010ff0 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);
 800fe92:	4631      	mov	r1, r6
 800fe94:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 800fe98:	f001 f8ca 	bl	8011030 <RCC_APB2PeriphClockCmd>

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);
 800fe9c:	4623      	mov	r3, r4
 800fe9e:	4a92      	ldr	r2, [pc, #584]	; (80100e8 <mcpwm_init+0x368>)
 800fea0:	4892      	ldr	r0, [pc, #584]	; (80100ec <mcpwm_init+0x36c>)
 800fea2:	2103      	movs	r1, #3
 800fea4:	f7fe fa4c 	bl	800e340 <dmaStreamAllocate>
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800fea8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 800feac:	f8df c26c 	ldr.w	ip, [pc, #620]	; 801011c <mcpwm_init+0x39c>

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 800feb0:	4b8f      	ldr	r3, [pc, #572]	; (80100f0 <mcpwm_init+0x370>)
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800feb2:	4890      	ldr	r0, [pc, #576]	; (80100f4 <mcpwm_init+0x374>)
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800feb4:	f8cd a078 	str.w	sl, [sp, #120]	; 0x78
	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 800feb8:	f04f 0e0c 	mov.w	lr, #12
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800febc:	f44f 6280 	mov.w	r2, #1024	; 0x400
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800fec0:	f44f 3a00 	mov.w	sl, #131072	; 0x20000
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800fec4:	911f      	str	r1, [sp, #124]	; 0x7c
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800fec6:	a917      	add	r1, sp, #92	; 0x5c
	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 800fec8:	f8cd c060 	str.w	ip, [sp, #96]	; 0x60
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 800fecc:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 800fed0:	9319      	str	r3, [sp, #100]	; 0x64
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800fed2:	921d      	str	r2, [sp, #116]	; 0x74
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800fed4:	f8cd a084 	str.w	sl, [sp, #132]	; 0x84
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 800fed8:	9417      	str	r4, [sp, #92]	; 0x5c
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 800feda:	941a      	str	r4, [sp, #104]	; 0x68
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800fedc:	941c      	str	r4, [sp, #112]	; 0x70
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800fede:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800fee2:	9422      	str	r4, [sp, #136]	; 0x88
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800fee4:	9423      	str	r4, [sp, #140]	; 0x8c
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800fee6:	9424      	str	r4, [sp, #144]	; 0x90
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800fee8:	9425      	str	r4, [sp, #148]	; 0x94
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800feea:	f001 f809 	bl	8010f00 <DMA_Init>

	// DMA2_Stream0 enable
	DMA_Cmd(DMA2_Stream4, ENABLE);
 800feee:	4631      	mov	r1, r6
 800fef0:	4880      	ldr	r0, [pc, #512]	; (80100f4 <mcpwm_init+0x374>)
 800fef2:	f001 f835 	bl	8010f60 <DMA_Cmd>

	// Enable transfer complete interrupt
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);
 800fef6:	2110      	movs	r1, #16
 800fef8:	4632      	mov	r2, r6
 800fefa:	487e      	ldr	r0, [pc, #504]	; (80100f4 <mcpwm_init+0x374>)
 800fefc:	f001 f840 	bl	8010f80 <DMA_ITConfig>

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 800ff00:	2216      	movs	r2, #22
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 800ff02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);
 800ff06:	a808      	add	r0, sp, #32
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 800ff08:	9208      	str	r2, [sp, #32]
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 800ff0a:	930a      	str	r3, [sp, #40]	; 0x28

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 800ff0c:	f04f 5a00 	mov.w	sl, #536870912	; 0x20000000

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 800ff10:	9409      	str	r4, [sp, #36]	; 0x24
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 800ff12:	940b      	str	r4, [sp, #44]	; 0x2c
	ADC_CommonInit(&ADC_CommonInitStructure);
 800ff14:	f000 ff54 	bl	8010dc0 <ADC_CommonInit>
	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
 800ff18:	f04f 6350 	mov.w	r3, #218103808	; 0xd000000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
 800ff1c:	a911      	add	r1, sp, #68	; 0x44
 800ff1e:	4876      	ldr	r0, [pc, #472]	; (80100f8 <mcpwm_init+0x378>)
	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
 800ff20:	9314      	str	r3, [sp, #80]	; 0x50
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800ff22:	9411      	str	r4, [sp, #68]	; 0x44
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 800ff24:	f88d 6048 	strb.w	r6, [sp, #72]	; 0x48
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 800ff28:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800ff2c:	9415      	str	r4, [sp, #84]	; 0x54
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;
 800ff2e:	f88d 9058 	strb.w	r9, [sp, #88]	; 0x58

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 800ff32:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
 800ff36:	f000 ff1b 	bl	8010d70 <ADC_Init>
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = 0;
	ADC_Init(ADC2, &ADC_InitStructure);
 800ff3a:	a911      	add	r1, sp, #68	; 0x44
 800ff3c:	486f      	ldr	r0, [pc, #444]	; (80100fc <mcpwm_init+0x37c>)
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 800ff3e:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
	ADC_InitStructure.ADC_ExternalTrigConv = 0;
 800ff42:	9414      	str	r4, [sp, #80]	; 0x50
	ADC_Init(ADC2, &ADC_InitStructure);
 800ff44:	f000 ff14 	bl	8010d70 <ADC_Init>
	ADC_Init(ADC3, &ADC_InitStructure);
 800ff48:	a911      	add	r1, sp, #68	; 0x44
 800ff4a:	486d      	ldr	r0, [pc, #436]	; (8010100 <mcpwm_init+0x380>)
 800ff4c:	f000 ff10 	bl	8010d70 <ADC_Init>

	hw_setup_adc_channels();
 800ff50:	f000 feb6 	bl	8010cc0 <hw_setup_adc_channels>

	// Enable DMA request after last transfer (Multi-ADC mode)
	ADC_MultiModeDMARequestAfterLastTransferCmd(ENABLE);
 800ff54:	4630      	mov	r0, r6
 800ff56:	f000 ffab 	bl	8010eb0 <ADC_MultiModeDMARequestAfterLastTransferCmd>
//==	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
//==	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//==	NVIC_Init(&NVIC_InitStructure);

	// Enable ADC1
	ADC_Cmd(ADC1, ENABLE);
 800ff5a:	4631      	mov	r1, r6
 800ff5c:	4866      	ldr	r0, [pc, #408]	; (80100f8 <mcpwm_init+0x378>)
 800ff5e:	f000 ff47 	bl	8010df0 <ADC_Cmd>

	// Enable ADC2
	ADC_Cmd(ADC2, ENABLE);
 800ff62:	4631      	mov	r1, r6
 800ff64:	4865      	ldr	r0, [pc, #404]	; (80100fc <mcpwm_init+0x37c>)
 800ff66:	f000 ff43 	bl	8010df0 <ADC_Cmd>

	// Enable ADC3
	ADC_Cmd(ADC3, ENABLE);
 800ff6a:	4631      	mov	r1, r6
 800ff6c:	4864      	ldr	r0, [pc, #400]	; (8010100 <mcpwm_init+0x380>)
 800ff6e:	f000 ff3f 	bl	8010df0 <ADC_Cmd>

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800ff72:	4631      	mov	r1, r6
 800ff74:	2002      	movs	r0, #2
 800ff76:	f001 f85b 	bl	8011030 <RCC_APB2PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 800ff7a:	eb0d 0109 	add.w	r1, sp, r9
 800ff7e:	4638      	mov	r0, r7
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 800ff80:	f8db 2000 	ldr.w	r2, [fp]

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800ff84:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800ff88:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800ff8c:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 800ff90:	f88d 400e 	strb.w	r4, [sp, #14]
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 800ff94:	4b5b      	ldr	r3, [pc, #364]	; (8010104 <mcpwm_init+0x384>)
 800ff96:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff9a:	9302      	str	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 800ff9c:	f001 f958 	bl	8011250 <TIM_TimeBaseInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800ffa0:	f04f 0260 	mov.w	r2, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 800ffa4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800ffa6:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800ffaa:	a90c      	add	r1, sp, #48	; 0x30
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800ffac:	f44f 7200 	mov.w	r2, #512	; 0x200
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800ffb0:	4638      	mov	r0, r7
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800ffb2:	f8ad 2042 	strh.w	r2, [sp, #66]	; 0x42

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 800ffb6:	930e      	str	r3, [sp, #56]	; 0x38
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800ffb8:	f8ad 6032 	strh.w	r6, [sp, #50]	; 0x32
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800ffbc:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800ffc0:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800ffc4:	f8ad 8040 	strh.w	r8, [sp, #64]	; 0x40
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800ffc8:	f001 f9b2 	bl	8011330 <TIM_OC1Init>
 800ffcc:	4638      	mov	r0, r7
 800ffce:	2108      	movs	r1, #8
 800ffd0:	f001 faae 	bl	8011530 <TIM_OC1PreloadConfig>
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);	TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800ffd4:	a90c      	add	r1, sp, #48	; 0x30
 800ffd6:	4638      	mov	r0, r7
 800ffd8:	f001 f9ea 	bl	80113b0 <TIM_OC2Init>
 800ffdc:	4638      	mov	r0, r7
 800ffde:	2108      	movs	r1, #8
 800ffe0:	f001 faae 	bl	8011540 <TIM_OC2PreloadConfig>
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);	TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800ffe4:	a90c      	add	r1, sp, #48	; 0x30
 800ffe6:	4638      	mov	r0, r7
 800ffe8:	f001 fa22 	bl	8011430 <TIM_OC3Init>
 800ffec:	4638      	mov	r0, r7
 800ffee:	2108      	movs	r1, #8
 800fff0:	f001 fab6 	bl	8011560 <TIM_OC3PreloadConfig>

	TIM_ARRPreloadConfig(TIM8, ENABLE);
 800fff4:	4631      	mov	r1, r6
 800fff6:	4638      	mov	r0, r7
 800fff8:	f001 f97a 	bl	80112f0 <TIM_ARRPreloadConfig>
	TIM_CCPreloadControl(TIM8, ENABLE);
 800fffc:	4631      	mov	r1, r6
 800fffe:	4638      	mov	r0, r7
 8010000:	f001 faee 	bl	80115e0 <TIM_CCPreloadControl>

	// PWM outputs have to be enabled in order to trigger ADC on CCx
	TIM_CtrlPWMOutputs(TIM8, ENABLE);
 8010004:	4631      	mov	r1, r6
 8010006:	4638      	mov	r0, r7
 8010008:	f001 fada 	bl	80115c0 <TIM_CtrlPWMOutputs>

	// TIM1 Master and TIM8 slave
	TIM_SelectOutputTrigger(TIM1, TIM_TRGOSource_Update);
 801000c:	2120      	movs	r1, #32
 801000e:	4628      	mov	r0, r5
 8010010:	f001 fb06 	bl	8011620 <TIM_SelectOutputTrigger>
	TIM_SelectMasterSlaveMode(TIM1, TIM_MasterSlaveMode_Enable);
 8010014:	4628      	mov	r0, r5
 8010016:	2180      	movs	r1, #128	; 0x80
 8010018:	f001 fb22 	bl	8011660 <TIM_SelectMasterSlaveMode>
	TIM_SelectInputTrigger(TIM8, TIM_TS_ITR0);
 801001c:	4621      	mov	r1, r4
 801001e:	4638      	mov	r0, r7
 8010020:	f001 faf6 	bl	8011610 <TIM_SelectInputTrigger>
	TIM_SelectSlaveMode(TIM8, TIM_SlaveMode_Reset);
 8010024:	4649      	mov	r1, r9
 8010026:	4638      	mov	r0, r7
 8010028:	f001 fb0a 	bl	8011640 <TIM_SelectSlaveMode>

	// Enable TIM8
	TIM_Cmd(TIM8, ENABLE);
 801002c:	4631      	mov	r1, r6
 801002e:	4638      	mov	r0, r7
 8010030:	f001 f96e 	bl	8011310 <TIM_Cmd>

	// Enable TIM1
	TIM_Cmd(TIM1, ENABLE);
 8010034:	4631      	mov	r1, r6
 8010036:	4628      	mov	r0, r5
 8010038:	f001 f96a 	bl	8011310 <TIM_Cmd>

	// Main Output Enable
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 801003c:	4631      	mov	r1, r6
 801003e:	4628      	mov	r0, r5
 8010040:	f001 fabe 	bl	80115c0 <TIM_CtrlPWMOutputs>

	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8010044:	4631      	mov	r1, r6
 8010046:	4630      	mov	r0, r6
 8010048:	f000 ffe2 	bl	8011010 <RCC_APB1PeriphClockCmd>
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801004c:	f04f 32ff 	mov.w	r2, #4294967295
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8010050:	2353      	movs	r3, #83	; 0x53
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8010052:	eb0d 0109 	add.w	r1, sp, r9
 8010056:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801005a:	9202      	str	r2, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 801005c:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8010060:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8010064:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8010068:	f001 f8f2 	bl	8011250 <TIM_TimeBaseInit>

	// TIM2 enable counter
	TIM_Cmd(TIM2, ENABLE);
 801006c:	4631      	mov	r1, r6
 801006e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8010072:	f001 f94d 	bl	8011310 <TIM_Cmd>


	// ADC sampling locations
	//stop_pwm_hw();
	utils_sys_lock_cnt();
 8010076:	f000 fd3b 	bl	8010af0 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 801007a:	682b      	ldr	r3, [r5, #0]
 801007c:	f043 0302 	orr.w	r3, r3, #2
 8010080:	602b      	str	r3, [r5, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 8010082:	683b      	ldr	r3, [r7, #0]

	TIM8->CCR1 = 500;//for vdc
 8010084:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
	//stop_pwm_hw();
	utils_sys_lock_cnt();

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
	TIM8->CR1 |= TIM_CR1_UDIS;
 8010088:	f043 0302 	orr.w	r3, r3, #2
 801008c:	603b      	str	r3, [r7, #0]

	TIM8->CCR1 = 500;//for vdc
 801008e:	637a      	str	r2, [r7, #52]	; 0x34
	TIM8->CCR2 = TIM1->ARR;//for Ib
 8010090:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8010092:	63bb      	str	r3, [r7, #56]	; 0x38
	TIM8->CCR3 = TIM1->ARR;//for Ia
 8010094:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8010096:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 8010098:	682b      	ldr	r3, [r5, #0]
 801009a:	f023 0302 	bic.w	r3, r3, #2
 801009e:	602b      	str	r3, [r5, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	f023 0302 	bic.w	r3, r3, #2
 80100a6:	603b      	str	r3, [r7, #0]

	utils_sys_unlock_cnt();
 80100a8:	f000 fd32 	bl	8010b10 <utils_sys_unlock_cnt>


	// Calibrate current offset
	ENABLE_GATE();
 80100ac:	4b16      	ldr	r3, [pc, #88]	; (8010108 <mcpwm_init+0x388>)
static volatile int curr0_offset;
static volatile int curr1_offset;
static void do_dc_cal(void)
{
	DCCAL_ON();
	while(IS_DRV_FAULT()){};
 80100ae:	4a17      	ldr	r2, [pc, #92]	; (801010c <mcpwm_init+0x38c>)
	utils_sys_unlock_cnt();


	// Calibrate current offset
	ENABLE_GATE();
	DCCAL_OFF();
 80100b0:	2180      	movs	r1, #128	; 0x80

	utils_sys_unlock_cnt();


	// Calibrate current offset
	ENABLE_GATE();
 80100b2:	2040      	movs	r0, #64	; 0x40
 80100b4:	8318      	strh	r0, [r3, #24]
	DCCAL_OFF();
 80100b6:	8359      	strh	r1, [r3, #26]
	GAIN_FULLDN();
 80100b8:	f8a3 801a 	strh.w	r8, [r3, #26]
static volatile int curr_start_samples;
static volatile int curr0_offset;
static volatile int curr1_offset;
static void do_dc_cal(void)
{
	DCCAL_ON();
 80100bc:	8319      	strh	r1, [r3, #24]
	while(IS_DRV_FAULT()){};
 80100be:	6913      	ldr	r3, [r2, #16]
 80100c0:	04db      	lsls	r3, r3, #19
 80100c2:	d5fc      	bpl.n	80100be <mcpwm_init+0x33e>
	chThdSleepMilliseconds(1000);
 80100c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80100c8:	f7fc ff3a 	bl	800cf40 <chThdSleep>
	curr0_sum = 0;
 80100cc:	4c10      	ldr	r4, [pc, #64]	; (8010110 <mcpwm_init+0x390>)
	curr1_sum = 0;
 80100ce:	4811      	ldr	r0, [pc, #68]	; (8010114 <mcpwm_init+0x394>)
 80100d0:	e026      	b.n	8010120 <mcpwm_init+0x3a0>
 80100d2:	bf00      	nop
 80100d4:	40010000 	.word	0x40010000
 80100d8:	40010400 	.word	0x40010400
 80100dc:	20001afc 	.word	0x20001afc
 80100e0:	0501bd00 	.word	0x0501bd00
 80100e4:	00400005 	.word	0x00400005
 80100e8:	0800fc01 	.word	0x0800fc01
 80100ec:	080126c0 	.word	0x080126c0
 80100f0:	20001a64 	.word	0x20001a64
 80100f4:	40026470 	.word	0x40026470
 80100f8:	40012000 	.word	0x40012000
 80100fc:	40012100 	.word	0x40012100
 8010100:	40012200 	.word	0x40012200
 8010104:	0a037a00 	.word	0x0a037a00
 8010108:	40020800 	.word	0x40020800
 801010c:	40020400 	.word	0x40020400
 8010110:	20001c1c 	.word	0x20001c1c
 8010114:	20001aac 	.word	0x20001aac
 8010118:	20000808 	.word	0x20000808
 801011c:	40012308 	.word	0x40012308
	curr_start_samples = 0;
 8010120:	4936      	ldr	r1, [pc, #216]	; (80101fc <mcpwm_init+0x47c>)
static void do_dc_cal(void)
{
	DCCAL_ON();
	while(IS_DRV_FAULT()){};
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
 8010122:	2300      	movs	r3, #0
 8010124:	6023      	str	r3, [r4, #0]
	curr1_sum = 0;
 8010126:	6003      	str	r3, [r0, #0]
	curr_start_samples = 0;
 8010128:	600b      	str	r3, [r1, #0]
	while(curr_start_samples < 4000) {};
 801012a:	680b      	ldr	r3, [r1, #0]
 801012c:	4a33      	ldr	r2, [pc, #204]	; (80101fc <mcpwm_init+0x47c>)
 801012e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8010132:	dbfa      	blt.n	801012a <mcpwm_init+0x3aa>
	curr0_offset = curr0_sum / curr_start_samples;
 8010134:	4f32      	ldr	r7, [pc, #200]	; (8010200 <mcpwm_init+0x480>)
	curr1_offset = curr1_sum / curr_start_samples;
 8010136:	4e33      	ldr	r6, [pc, #204]	; (8010204 <mcpwm_init+0x484>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 8010138:	6823      	ldr	r3, [r4, #0]
 801013a:	6811      	ldr	r1, [r2, #0]
 801013c:	fb93 f3f1 	sdiv	r3, r3, r1
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
 8010140:	4931      	ldr	r1, [pc, #196]	; (8010208 <mcpwm_init+0x488>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 8010142:	603b      	str	r3, [r7, #0]
	curr1_offset = curr1_sum / curr_start_samples;
 8010144:	6803      	ldr	r3, [r0, #0]
 8010146:	6812      	ldr	r2, [r2, #0]
 8010148:	fb93 f3f2 	sdiv	r3, r3, r2
	DCCAL_OFF();
	dccal_done = true;
 801014c:	2501      	movs	r5, #1
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
 801014e:	6033      	str	r3, [r6, #0]
	DCCAL_OFF();
 8010150:	2280      	movs	r2, #128	; 0x80
	dccal_done = true;
 8010152:	4b2e      	ldr	r3, [pc, #184]	; (801020c <mcpwm_init+0x48c>)
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
 8010154:	834a      	strh	r2, [r1, #26]
	GAIN_FULLDN();
	do_dc_cal();


	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 8010156:	2040      	movs	r0, #64	; 0x40
 8010158:	4629      	mov	r1, r5
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 801015a:	2400      	movs	r4, #0
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
	dccal_done = true;
 801015c:	701d      	strb	r5, [r3, #0]
	GAIN_FULLDN();
	do_dc_cal();


	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 801015e:	f000 ff57 	bl	8011010 <RCC_APB1PeriphClockCmd>
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 8010162:	f04f 32ff 	mov.w	r2, #4294967295
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8010166:	2307      	movs	r3, #7
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 8010168:	a901      	add	r1, sp, #4
 801016a:	4829      	ldr	r0, [pc, #164]	; (8010210 <mcpwm_init+0x490>)
	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 801016c:	9202      	str	r2, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 801016e:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8010172:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8010176:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 801017a:	f001 f869 	bl	8011250 <TIM_TimeBaseInit>

	// TIM3 enable counter
	TIM_Cmd(TIM12, ENABLE);
 801017e:	4629      	mov	r1, r5
 8010180:	4823      	ldr	r0, [pc, #140]	; (8010210 <mcpwm_init+0x490>)
 8010182:	f001 f8c5 	bl	8011310 <TIM_Cmd>

	// Start threads
	////chThdCreateStatic(rpm_thread_wa, sizeof(rpm_thread_wa), NORMALPRIO, rpm_thread, NULL);

	// WWDG configuration
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE);
 8010186:	4629      	mov	r1, r5
 8010188:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801018c:	f000 ff40 	bl	8011010 <RCC_APB1PeriphClockCmd>
	WWDG_SetPrescaler(WWDG_Prescaler_1);
 8010190:	4620      	mov	r0, r4
 8010192:	f001 fa75 	bl	8011680 <WWDG_SetPrescaler>
	WWDG_SetWindowValue(255);
 8010196:	20ff      	movs	r0, #255	; 0xff
 8010198:	f001 fa82 	bl	80116a0 <WWDG_SetWindowValue>
	WWDG_Enable(100);
 801019c:	2064      	movs	r0, #100	; 0x64
 801019e:	f001 fa9f 	bl	80116e0 <WWDG_Enable>

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101a2:	4b1c      	ldr	r3, [pc, #112]	; (8010214 <mcpwm_init+0x494>)

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 80101a4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8010218 <mcpwm_init+0x498>

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101a8:	8a1b      	ldrh	r3, [r3, #16]
 80101aa:	f8df e080 	ldr.w	lr, [pc, #128]	; 801022c <mcpwm_init+0x4ac>

	// ============= SVGen ===============
	// Set PWM period to Loop Time
	SVGenParm.iPWMPeriod = LOOPINTCY;
 80101ae:	4d1b      	ldr	r5, [pc, #108]	; (801021c <mcpwm_init+0x49c>)
 80101b0:	481b      	ldr	r0, [pc, #108]	; (8010220 <mcpwm_init+0x4a0>)

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101b2:	ee07 3a90 	vmov	s15, r3

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 80101b6:	4b1b      	ldr	r3, [pc, #108]	; (8010224 <mcpwm_init+0x4a4>)

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101b8:	eef8 7a67 	vcvt.f32.u32	s15, s15

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 80101bc:	ed83 7a00 	vstr	s14, [r3]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101c0:	ee67 7a87 	vmul.f32	s15, s15, s14
bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
	MeasCurrParm.qKb    = DQKB;
 80101c4:	ed83 7a02 	vstr	s14, [r3, #8]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 
 80101c8:	6839      	ldr	r1, [r7, #0]
 80101ca:	6832      	ldr	r2, [r6, #0]

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101cc:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80101d0:	ee67 7a87 	vmul.f32	s15, s15, s14

	MeasCurrParm.qKa    = DQKA;
	MeasCurrParm.qKb    = DQKB;

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 
 80101d4:	b209      	sxth	r1, r1
 80101d6:	b212      	sxth	r2, r2

	 return;
}
void InitMeasCompCurr( short Offset_a, short Offset_b )
{
	MeasCurrParm.Offseta = Offset_a;
 80101d8:	8099      	strh	r1, [r3, #4]
	MeasCurrParm.Offsetb = Offset_b;
 80101da:	819a      	strh	r2, [r3, #12]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 80101dc:	edce 7a00 	vstr	s15, [lr]

	// ============= SVGen ===============
	// Set PWM period to Loop Time
	SVGenParm.iPWMPeriod = LOOPINTCY;
 80101e0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80101e2:	6003      	str	r3, [r0, #0]
	WWDG_Enable(100);


//---------------------------------------------------------------------------
	SetupParm();
	SetupControlParameters();
 80101e4:	f7ff fd84 	bl	800fcf0 <SetupControlParameters>

	uGF.Word = 0;                   // clear flags
 80101e8:	4b0f      	ldr	r3, [pc, #60]	; (8010228 <mcpwm_init+0x4a8>)

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 80101ea:	2202      	movs	r2, #2

//---------------------------------------------------------------------------
	SetupParm();
	SetupControlParameters();

	uGF.Word = 0;                   // clear flags
 80101ec:	801c      	strh	r4, [r3, #0]

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 80101ee:	701a      	strb	r2, [r3, #0]

	spi_dac_hw_init();
 80101f0:	f000 fbbe 	bl	8010970 <spi_dac_hw_init>

}
 80101f4:	b027      	add	sp, #156	; 0x9c
 80101f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101fa:	bf00      	nop
 80101fc:	20001b00 	.word	0x20001b00
 8010200:	20001a60 	.word	0x20001a60
 8010204:	20001c18 	.word	0x20001c18
 8010208:	40020800 	.word	0x40020800
 801020c:	20001afc 	.word	0x20001afc
 8010210:	40001800 	.word	0x40001800
 8010214:	20001a64 	.word	0x20001a64
 8010218:	3a534067 	.word	0x3a534067
 801021c:	40010000 	.word	0x40010000
 8010220:	20001bf4 	.word	0x20001bf4
 8010224:	20001c2c 	.word	0x20001c2c
 8010228:	20001af8 	.word	0x20001af8
 801022c:	20001b40 	.word	0x20001b40

08010230 <VoltRippleComp>:
	// CompVdq = ------------- * Vdq
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
 8010230:	4a14      	ldr	r2, [pc, #80]	; (8010284 <VoltRippleComp+0x54>)
 8010232:	4b15      	ldr	r3, [pc, #84]	; (8010288 <VoltRippleComp+0x58>)
 8010234:	ed92 7a00 	vldr	s14, [r2]
 8010238:	edd3 7a00 	vldr	s15, [r3]
 801023c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010244:	dc11      	bgt.n	801026a <VoltRippleComp+0x3a>
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
	else if (DCbus > TargetDCbus)
 8010246:	ed93 7a00 	vldr	s14, [r3]
 801024a:	edd2 7a00 	vldr	s15, [r2]
 801024e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010256:	dd07      	ble.n	8010268 <VoltRippleComp+0x38>
		CompVdq = ((TargetDCbus/ DCbus)* Vdq);
 8010258:	edd2 6a00 	vldr	s13, [r2]
 801025c:	ed93 7a00 	vldr	s14, [r3]
 8010260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010264:	ee20 0a27 	vmul.f32	s0, s0, s15
	else
		CompVdq = Vdq;

	return CompVdq;
}
 8010268:	4770      	bx	lr
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
 801026a:	edd2 7a00 	vldr	s15, [r2]
 801026e:	ed93 7a00 	vldr	s14, [r3]
 8010272:	edd3 6a00 	vldr	s13, [r3]
 8010276:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801027a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801027e:	eea7 0a00 	vfma.f32	s0, s14, s0
 8010282:	4770      	bx	lr
 8010284:	20001b40 	.word	0x20001b40
 8010288:	20001b3c 	.word	0x20001b3c
 801028c:	00000000 	.word	0x00000000

08010290 <DoControl.part.1>:
	return;
}
//---------------------------------------------------------------------
// Executes one PI itteration for each of the three loops Id,Iq,Speed,

void DoControl( void )
 8010290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

		}
		else
		// Closed Loop Vector Control
		{
			if(AccumThetaCnt == 0)
 8010292:	4b35      	ldr	r3, [pc, #212]	; (8010368 <DoControl.part.1+0xd8>)
			{
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 8010294:	4f35      	ldr	r7, [pc, #212]	; (801036c <DoControl.part.1+0xdc>)

		}
		else
		// Closed Loop Vector Control
		{
			if(AccumThetaCnt == 0)
 8010296:	881b      	ldrh	r3, [r3, #0]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d054      	beq.n	8010346 <DoControl.part.1+0xb6>
 801029c:	4d34      	ldr	r5, [pc, #208]	; (8010370 <DoControl.part.1+0xe0>)
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
				CalcPI(&PIParmW);
				CtrlParm.qVqRef = PIParmW.qOut;
			}

			if (uGF.bit.EnTorqueMod)
 801029e:	4c35      	ldr	r4, [pc, #212]	; (8010374 <DoControl.part.1+0xe4>)
				CtrlParm.qVqRef = CtrlParm.qVelRef;

			//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 80102a0:	4e35      	ldr	r6, [pc, #212]	; (8010378 <DoControl.part.1+0xe8>)
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
				CalcPI(&PIParmW);
				CtrlParm.qVqRef = PIParmW.qOut;
			}

			if (uGF.bit.EnTorqueMod)
 80102a2:	7823      	ldrb	r3, [r4, #0]
				CtrlParm.qVqRef = CtrlParm.qVelRef;

			//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 80102a4:	69f1      	ldr	r1, [r6, #28]
			PIParmD.qInRef	= CtrlParm.qVdRef;
 80102a6:	686a      	ldr	r2, [r5, #4]
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
				CalcPI(&PIParmW);
				CtrlParm.qVqRef = PIParmW.qOut;
			}

			if (uGF.bit.EnTorqueMod)
 80102a8:	0758      	lsls	r0, r3, #29
				CtrlParm.qVqRef = CtrlParm.qVelRef;
 80102aa:	bf44      	itt	mi
 80102ac:	682b      	ldrmi	r3, [r5, #0]
 80102ae:	60ab      	strmi	r3, [r5, #8]

			//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 80102b0:	4b32      	ldr	r3, [pc, #200]	; (801037c <DoControl.part.1+0xec>)
			PIParmD.qInRef	= CtrlParm.qVdRef;
			CalcPI(&PIParmD);
 80102b2:	4618      	mov	r0, r3
				CtrlParm.qVqRef = CtrlParm.qVelRef;

			//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));
	
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
 80102b4:	61d9      	str	r1, [r3, #28]
			PIParmD.qInRef	= CtrlParm.qVdRef;
 80102b6:	619a      	str	r2, [r3, #24]
			CalcPI(&PIParmD);
 80102b8:	f7ff fcea 	bl	800fc90 <CalcPI>
	
			if(uGF.bit.EnVoltRipCo)
 80102bc:	7822      	ldrb	r2, [r4, #0]
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 80102be:	ed93 0a08 	vldr	s0, [r3, #32]
			// PI control for D
			PIParmD.qInMeas = ParkParm.qId;
			PIParmD.qInRef	= CtrlParm.qVdRef;
			CalcPI(&PIParmD);
	
			if(uGF.bit.EnVoltRipCo)
 80102c2:	0711      	lsls	r1, r2, #28
 80102c4:	d43a      	bmi.n	801033c <DoControl.part.1+0xac>
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
			else
				ParkParm.qVd = PIParmD.qOut;
 80102c6:	ed86 0a09 	vstr	s0, [r6, #36]	; 0x24

			qVdSquared = ParkParm.qVd * ParkParm.qVd;
 80102ca:	ee20 0a00 	vmul.f32	s0, s0, s0
 80102ce:	4b2c      	ldr	r3, [pc, #176]	; (8010380 <DoControl.part.1+0xf0>)
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 80102d0:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8010384 <DoControl.part.1+0xf4>
			if(uGF.bit.EnVoltRipCo)
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
			else
				ParkParm.qVd = PIParmD.qOut;

			qVdSquared = ParkParm.qVd * ParkParm.qVd;
 80102d4:	ed83 0a00 	vstr	s0, [r3]
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 80102d8:	ed93 0a00 	vldr	s0, [r3]
 80102dc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80102e0:	eef1 7ac0 	vsqrt.f32	s15, s0
 80102e4:	eef4 7a67 	vcmp.f32	s15, s15
 80102e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ec:	d137      	bne.n	801035e <DoControl.part.1+0xce>
 80102ee:	4b26      	ldr	r3, [pc, #152]	; (8010388 <DoControl.part.1+0xf8>)
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 80102f0:	6a31      	ldr	r1, [r6, #32]
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 80102f2:	68aa      	ldr	r2, [r5, #8]
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 80102f4:	61d9      	str	r1, [r3, #28]
			else
				ParkParm.qVd = PIParmD.qOut;

			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 80102f6:	eeb1 7a67 	vneg.f32	s14, s15
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 80102fa:	4618      	mov	r0, r3
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
 80102fc:	619a      	str	r2, [r3, #24]
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
			else
				ParkParm.qVd = PIParmD.qOut;

			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 80102fe:	edc3 7a04 	vstr	s15, [r3, #16]
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
 8010302:	ed83 7a05 	vstr	s14, [r3, #20]
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
 8010306:	f7ff fcc3 	bl	800fc90 <CalcPI>
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
 801030a:	7822      	ldrb	r2, [r4, #0]
			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
			PIParmQ.qOutMin = -PIParmQ.qOutMax;
	
			// PI control for Q
			PIParmQ.qInMeas = ParkParm.qIq;
 801030c:	491a      	ldr	r1, [pc, #104]	; (8010378 <DoControl.part.1+0xe8>)
			PIParmQ.qInRef	= CtrlParm.qVqRef;
			CalcPI(&PIParmQ);
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
 801030e:	0712      	lsls	r2, r2, #28
 8010310:	d40d      	bmi.n	801032e <DoControl.part.1+0x9e>
				ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
			else
				ParkParm.qVq = PIParmQ.qOut;
 8010312:	6a1b      	ldr	r3, [r3, #32]
 8010314:	628b      	str	r3, [r1, #40]	; 0x28
	
			// Limit, if motor is stalled, stop motor commutation
			if (smc1.OmegaFltred < 0)
 8010316:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 801031a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801031e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010322:	d503      	bpl.n	801032c <DoControl.part.1+0x9c>
			{
				uGF.bit.RunMotor = 0;
 8010324:	7823      	ldrb	r3, [r4, #0]
 8010326:	f36f 0341 	bfc	r3, #1, #1
 801032a:	7023      	strb	r3, [r4, #0]
 801032c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			CalcPI(&PIParmQ);
	
			// If voltage ripple compensation flag is set, adjust the output
			// of the Q controller depending on measured DC Bus voltage
			if(uGF.bit.EnVoltRipCo)
				ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
 801032e:	ed93 0a08 	vldr	s0, [r3, #32]
 8010332:	f7ff ff7d 	bl	8010230 <VoltRippleComp>
 8010336:	ed81 0a0a 	vstr	s0, [r1, #40]	; 0x28
 801033a:	e7ec      	b.n	8010316 <DoControl.part.1+0x86>
			PIParmD.qInMeas = ParkParm.qId;
			PIParmD.qInRef	= CtrlParm.qVdRef;
			CalcPI(&PIParmD);
	
			if(uGF.bit.EnVoltRipCo)
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 801033c:	f7ff ff78 	bl	8010230 <VoltRippleComp>
 8010340:	ed86 0a09 	vstr	s0, [r6, #36]	; 0x24
 8010344:	e7c1      	b.n	80102ca <DoControl.part.1+0x3a>
		// Closed Loop Vector Control
		{
			if(AccumThetaCnt == 0)
			{
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 8010346:	4b11      	ldr	r3, [pc, #68]	; (801038c <DoControl.part.1+0xfc>)
 8010348:	6df9      	ldr	r1, [r7, #92]	; 0x5c
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
 801034a:	4a11      	ldr	r2, [pc, #68]	; (8010390 <DoControl.part.1+0x100>)
		// Closed Loop Vector Control
		{
			if(AccumThetaCnt == 0)
			{
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
 801034c:	61d9      	str	r1, [r3, #28]
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
				CalcPI(&PIParmW);
 801034e:	4618      	mov	r0, r3
		{
			if(AccumThetaCnt == 0)
			{
				// Execute the velocity control loop
				PIParmW.qInMeas = smc1.Omega;
				PIParmW.qInRef	= 0.01f;//CtrlParm.qVelRef;
 8010350:	619a      	str	r2, [r3, #24]
				CalcPI(&PIParmW);
 8010352:	f7ff fc9d 	bl	800fc90 <CalcPI>
				CtrlParm.qVqRef = PIParmW.qOut;
 8010356:	4d06      	ldr	r5, [pc, #24]	; (8010370 <DoControl.part.1+0xe0>)
 8010358:	6a1b      	ldr	r3, [r3, #32]
 801035a:	60ab      	str	r3, [r5, #8]
 801035c:	e79f      	b.n	801029e <DoControl.part.1+0xe>
				ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
			else
				ParkParm.qVd = PIParmD.qOut;

			qVdSquared = ParkParm.qVd * ParkParm.qVd;
			PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 801035e:	f001 fa67 	bl	8011830 <sqrtf>
 8010362:	eef0 7a40 	vmov.f32	s15, s0
 8010366:	e7c2      	b.n	80102ee <DoControl.part.1+0x5e>
 8010368:	20001b44 	.word	0x20001b44
 801036c:	20001b4c 	.word	0x20001b4c
 8010370:	20001a7c 	.word	0x20001a7c
 8010374:	20001af8 	.word	0x20001af8
 8010378:	20001bb0 	.word	0x20001bb0
 801037c:	20001a88 	.word	0x20001a88
 8010380:	20001b38 	.word	0x20001b38
 8010384:	3f670a3d 	.word	0x3f670a3d
 8010388:	20001ad4 	.word	0x20001ad4
 801038c:	20001ab0 	.word	0x20001ab0
 8010390:	3c23d70a 	.word	0x3c23d70a
	...

080103a0 <InvPark>:
	MeasCurrParm.Offseta = Offset_a;
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
 80103a0:	b510      	push	{r4, lr}
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80103a2:	4c11      	ldr	r4, [pc, #68]	; (80103e8 <InvPark+0x48>)
	MeasCurrParm.Offseta = Offset_a;
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
 80103a4:	ed2d 8b04 	vpush	{d8-d9}
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80103a8:	ed94 9a00 	vldr	s18, [r4]
 80103ac:	ed94 8a09 	vldr	s16, [r4, #36]	; 0x24
 80103b0:	eeb0 0a49 	vmov.f32	s0, s18
 80103b4:	f001 f9a4 	bl	8011700 <cosf>
 80103b8:	eef0 8a40 	vmov.f32	s17, s0
 80103bc:	eeb0 0a49 	vmov.f32	s0, s18
 80103c0:	f001 f9e6 	bl	8011790 <sinf>
 80103c4:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80103c8:	ee20 7a67 	vnmul.f32	s14, s0, s15
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80103cc:	ee68 7aa7 	vmul.f32	s15, s17, s15
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80103d0:	eea8 7a28 	vfma.f32	s14, s16, s17
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80103d4:	eee8 7a00 	vfma.f32	s15, s16, s0
	return;
}
 80103d8:	ecbd 8b04 	vpop	{d8-d9}
	MeasCurrParm.Offsetb = Offset_b;
	return;
}
void InvPark(void)
{
	ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80103dc:	ed84 7a0b 	vstr	s14, [r4, #44]	; 0x2c
	ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80103e0:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
	return;
}
 80103e4:	bd10      	pop	{r4, pc}
 80103e6:	bf00      	nop
 80103e8:	20001bb0 	.word	0x20001bb0
 80103ec:	00000000 	.word	0x00000000

080103f0 <CalcTimes>:

     return;
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 80103f0:	4b18      	ldr	r3, [pc, #96]	; (8010454 <CalcTimes+0x64>)
 80103f2:	4a19      	ldr	r2, [pc, #100]	; (8010458 <CalcTimes+0x68>)
 80103f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 80103f6:	ed92 6a04 	vldr	s12, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 80103fa:	edd2 6a05 	vldr	s13, [r2, #20]

     return;
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 80103fe:	6013      	str	r3, [r2, #0]

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 8010400:	ee07 3a90 	vmov	s15, r3
 8010404:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010408:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 801040c:	ee27 6a86 	vmul.f32	s12, s15, s12
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 8010410:	ee67 6aa6 	vmul.f32	s13, s15, s13
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010414:	ee77 7ac6 	vsub.f32	s15, s15, s12
}
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 8010418:	ed82 6a04 	vstr	s12, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 801041c:	ee77 7ae6 	vsub.f32	s15, s15, s13
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 8010420:	edc2 6a05 	vstr	s13, [r2, #20]
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010424:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 801042c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010430:	edc2 7a08 	vstr	s15, [r2, #32]
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010434:	ee77 7a06 	vadd.f32	s15, s14, s12
 8010438:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 801043c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010440:	edc2 7a07 	vstr	s15, [r2, #28]
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 8010444:	ee77 7a26 	vadd.f32	s15, s14, s13
 8010448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801044c:	edc2 7a06 	vstr	s15, [r2, #24]
 8010450:	4770      	bx	lr
 8010452:	bf00      	nop
 8010454:	40010000 	.word	0x40010000
 8010458:	20001bf4 	.word	0x20001bf4
 801045c:	00000000 	.word	0x00000000

08010460 <update_timer_Duty>:

	return;
}  
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
 8010460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010464:	4616      	mov	r6, r2
 8010466:	4680      	mov	r8, r0
 8010468:	460f      	mov	r7, r1
	utils_sys_lock_cnt();
 801046a:	f000 fb41 	bl	8010af0 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 801046e:	4b0d      	ldr	r3, [pc, #52]	; (80104a4 <update_timer_Duty+0x44>)
	TIM8->CR1 |= TIM_CR1_UDIS;
 8010470:	4c0d      	ldr	r4, [pc, #52]	; (80104a8 <update_timer_Duty+0x48>)
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
	utils_sys_lock_cnt();

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 8010472:	681d      	ldr	r5, [r3, #0]
 8010474:	f045 0502 	orr.w	r5, r5, #2
 8010478:	601d      	str	r5, [r3, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 801047a:	6825      	ldr	r5, [r4, #0]
 801047c:	f045 0502 	orr.w	r5, r5, #2
 8010480:	6025      	str	r5, [r4, #0]

	TIM1->CCR1 = duty_A;
 8010482:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
	TIM1->CCR2 = duty_B;
 8010486:	639f      	str	r7, [r3, #56]	; 0x38
	TIM1->CCR3 = duty_C;
 8010488:	63de      	str	r6, [r3, #60]	; 0x3c
	//TIM8->CCR2 = duty_A;
	//TIM8->CCR3 = duty_C;


	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 801048a:	681a      	ldr	r2, [r3, #0]
 801048c:	f022 0202 	bic.w	r2, r2, #2
 8010490:	601a      	str	r2, [r3, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 8010492:	6823      	ldr	r3, [r4, #0]
 8010494:	f023 0302 	bic.w	r3, r3, #2
 8010498:	6023      	str	r3, [r4, #0]

	utils_sys_unlock_cnt();
}
 801049a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
	TIM8->CR1 &= ~TIM_CR1_UDIS;

	utils_sys_unlock_cnt();
 801049e:	f000 bb37 	b.w	8010b10 <utils_sys_unlock_cnt>
 80104a2:	bf00      	nop
 80104a4:	40010000 	.word	0x40010000
 80104a8:	40010400 	.word	0x40010400
 80104ac:	00000000 	.word	0x00000000

080104b0 <CalcSVGen>:
}
void CalcSVGen( void )
{ 
	if( SVGenParm.qVr1 >= 0 )
 80104b0:	483e      	ldr	r0, [pc, #248]	; (80105ac <CalcSVGen+0xfc>)
 80104b2:	edd0 7a01 	vldr	s15, [r0, #4]
 80104b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80104ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	TIM8->CR1 &= ~TIM_CR1_UDIS;

	utils_sys_unlock_cnt();
}
void CalcSVGen( void )
{ 
 80104be:	b508      	push	{r3, lr}
	if( SVGenParm.qVr1 >= 0 )
 80104c0:	db26      	blt.n	8010510 <CalcSVGen+0x60>
	{       
		// (xx1)
		if( SVGenParm.qVr2 >= 0 )
 80104c2:	ed90 7a02 	vldr	s14, [r0, #8]
 80104c6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80104ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104ce:	da13      	bge.n	80104f8 <CalcSVGen+0x48>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
		}
		else
		{            
			// (x01)
			if( SVGenParm.qVr3 >= 0 )
 80104d0:	edd0 6a03 	vldr	s13, [r0, #12]
 80104d4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80104d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104dc:	db44      	blt.n	8010568 <CalcSVGen+0xb8>
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
 80104de:	edc0 7a05 	vstr	s15, [r0, #20]
				SVGenParm.T1 = SVGenParm.qVr3;
 80104e2:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 80104e6:	f7ff ff83 	bl	80103f0 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 80104ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
				SVGenParm.T1 = SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tc,SVGenParm.Ta,SVGenParm.Tb) ;
 80104ee:	69c2      	ldr	r2, [r0, #28]
 80104f0:	6981      	ldr	r1, [r0, #24]
 80104f2:	6a00      	ldr	r0, [r0, #32]
 80104f4:	f7ff bfb4 	b.w	8010460 <update_timer_Duty>
		if( SVGenParm.qVr2 >= 0 )
		{
			// (x11)
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
 80104f8:	ed80 7a05 	vstr	s14, [r0, #20]
			SVGenParm.T1 = SVGenParm.qVr1;
 80104fc:	edc0 7a04 	vstr	s15, [r0, #16]
			CalcTimes();
 8010500:	f7ff ff76 	bl	80103f0 <CalcTimes>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 8010504:	3018      	adds	r0, #24
 8010506:	c807      	ldmia	r0, {r0, r1, r2}
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010508:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
			SVGenParm.T1 = SVGenParm.qVr1;
			CalcTimes();
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 801050c:	f7ff bfa8 	b.w	8010460 <update_timer_Duty>
		}
	}
	else
	{
		// (xx0)
		if( SVGenParm.qVr2 >= 0 )
 8010510:	edd0 6a02 	vldr	s13, [r0, #8]
 8010514:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8010518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801051c:	db35      	blt.n	801058a <CalcSVGen+0xda>
		{
			// (x10)
			if( SVGenParm.qVr3 >= 0 )
 801051e:	ed90 7a03 	vldr	s14, [r0, #12]
 8010522:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801052a:	db0c      	blt.n	8010546 <CalcSVGen+0x96>
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
 801052c:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = SVGenParm.qVr2;
 8010530:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 8010534:	f7ff ff5c 	bl	80103f0 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010538:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
				SVGenParm.T1 = SVGenParm.qVr2;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
 801053c:	6982      	ldr	r2, [r0, #24]
 801053e:	6a01      	ldr	r1, [r0, #32]
 8010540:	69c0      	ldr	r0, [r0, #28]
 8010542:	f7ff bf8d 	b.w	8010460 <update_timer_Duty>
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 8010546:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr1;
 801054a:	eef1 7a67 	vneg.f32	s15, s15
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 801054e:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = -SVGenParm.qVr1;
 8010552:	edc0 7a04 	vstr	s15, [r0, #16]
				CalcTimes();
 8010556:	f7ff ff4b 	bl	80103f0 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801055a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
				SVGenParm.T1 = -SVGenParm.qVr1;
				CalcTimes();
				update_timer_Duty(SVGenParm.Ta,SVGenParm.Tc,SVGenParm.Tb) ;
 801055e:	69c2      	ldr	r2, [r0, #28]
 8010560:	6a01      	ldr	r1, [r0, #32]
 8010562:	6980      	ldr	r0, [r0, #24]
 8010564:	f7ff bf7c 	b.w	8010460 <update_timer_Duty>

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010568:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr3;
 801056c:	eef1 6a66 	vneg.f32	s13, s13

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010570:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = -SVGenParm.qVr3;
 8010574:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 8010578:	f7ff ff3a 	bl	80103f0 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
				SVGenParm.T1 = -SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Ta,SVGenParm.Tc) ;
 8010580:	6a02      	ldr	r2, [r0, #32]
 8010582:	6981      	ldr	r1, [r0, #24]
 8010584:	69c0      	ldr	r0, [r0, #28]
 8010586:	f7ff bf6b 	b.w	8010460 <update_timer_Duty>
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 801058a:	eef1 7a67 	vneg.f32	s15, s15
			SVGenParm.T1 = -SVGenParm.qVr2;
 801058e:	eef1 6a66 	vneg.f32	s13, s13
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 8010592:	edc0 7a05 	vstr	s15, [r0, #20]
			SVGenParm.T1 = -SVGenParm.qVr2;
 8010596:	edc0 6a04 	vstr	s13, [r0, #16]
			CalcTimes();
 801059a:	f7ff ff29 	bl	80103f0 <CalcTimes>
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801059e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
			SVGenParm.T1 = -SVGenParm.qVr2;
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
 80105a2:	6982      	ldr	r2, [r0, #24]
 80105a4:	69c1      	ldr	r1, [r0, #28]
 80105a6:	6a00      	ldr	r0, [r0, #32]
 80105a8:	f7ff bf5a 	b.w	8010460 <update_timer_Duty>
 80105ac:	20001bf4 	.word	0x20001bf4

080105b0 <SMC_HallSensor_Estimation>:
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105b0:	4b55      	ldr	r3, [pc, #340]	; (8010708 <SMC_HallSensor_Estimation+0x158>)
 80105b2:	ed9f 6a56 	vldr	s12, [pc, #344]	; 801070c <SMC_HallSensor_Estimation+0x15c>
 80105b6:	889a      	ldrh	r2, [r3, #4]
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105b8:	885b      	ldrh	r3, [r3, #2]
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105ba:	eddf 6a55 	vldr	s13, [pc, #340]	; 8010710 <SMC_HallSensor_Estimation+0x160>
 80105be:	ee07 2a10 	vmov	s14, r2
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105c2:	ee07 3a90 	vmov	s15, r3
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 80105c6:	b570      	push	{r4, r5, r6, lr}


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105c8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105d0:	ee37 7a46 	vsub.f32	s14, s14, s12
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105d4:	ee77 7ac6 	vsub.f32	s15, s15, s12
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 80105d8:	ed2d 8b04 	vpush	{d8-d9}


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105dc:	ee87 8a26 	vdiv.f32	s16, s14, s13
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	costh = cosf(Theta);
 80105e0:	4c4c      	ldr	r4, [pc, #304]	; (8010714 <SMC_HallSensor_Estimation+0x164>)
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105e2:	4a4d      	ldr	r2, [pc, #308]	; (8010718 <SMC_HallSensor_Estimation+0x168>)
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105e4:	4b4d      	ldr	r3, [pc, #308]	; (801071c <SMC_HallSensor_Estimation+0x16c>)

	costh = cosf(Theta);
	sinth = sinf(Theta);
	
	Hall_SinCos = HallPLLA * costh;
 80105e6:	4e4e      	ldr	r6, [pc, #312]	; (8010720 <SMC_HallSensor_Estimation+0x170>)
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 80105e8:	4605      	mov	r5, r0


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105ea:	eec7 8aa6 	vdiv.f32	s17, s15, s13

	costh = cosf(Theta);
 80105ee:	ed94 0a00 	vldr	s0, [r4]
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80105f2:	ed82 8a00 	vstr	s16, [r2]
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80105f6:	edc3 8a00 	vstr	s17, [r3]

	costh = cosf(Theta);
 80105fa:	f001 f881 	bl	8011700 <cosf>
 80105fe:	4b49      	ldr	r3, [pc, #292]	; (8010724 <SMC_HallSensor_Estimation+0x174>)
 8010600:	eeb0 9a40 	vmov.f32	s18, s0
	sinth = sinf(Theta);
 8010604:	ed94 0a00 	vldr	s0, [r4]


	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	costh = cosf(Theta);
 8010608:	ed83 9a00 	vstr	s18, [r3]
	sinth = sinf(Theta);
 801060c:	f001 f8c0 	bl	8011790 <sinf>
	
	Hall_SinCos = HallPLLA * costh;
 8010610:	ee28 8a09 	vmul.f32	s16, s16, s18
	Hall_CosSin = HallPLLB * sinth;
 8010614:	ee68 8a80 	vmul.f32	s17, s17, s0

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010618:	4a43      	ldr	r2, [pc, #268]	; (8010728 <SMC_HallSensor_Estimation+0x178>)
 801061a:	ed9f 6a44 	vldr	s12, [pc, #272]	; 801072c <SMC_HallSensor_Estimation+0x17c>
 801061e:	edd2 7a00 	vldr	s15, [r2]
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	costh = cosf(Theta);
	sinth = sinf(Theta);
	
	Hall_SinCos = HallPLLA * costh;
 8010622:	ed86 8a00 	vstr	s16, [r6]
	Hall_CosSin = HallPLLB * sinth;

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
 8010626:	ee38 8a68 	vsub.f32	s16, s16, s17
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 801062a:	4b41      	ldr	r3, [pc, #260]	; (8010730 <SMC_HallSensor_Estimation+0x180>)

	costh = cosf(Theta);
	sinth = sinf(Theta);
	
	Hall_SinCos = HallPLLA * costh;
	Hall_CosSin = HallPLLB * sinth;
 801062c:	4841      	ldr	r0, [pc, #260]	; (8010734 <SMC_HallSensor_Estimation+0x184>)

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 801062e:	edd3 6a00 	vldr	s13, [r3]

	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	costh = cosf(Theta);
	sinth = sinf(Theta);
 8010632:	4941      	ldr	r1, [pc, #260]	; (8010738 <SMC_HallSensor_Estimation+0x188>)
	
	Hall_SinCos = HallPLLA * costh;
	Hall_CosSin = HallPLLB * sinth;
 8010634:	edc0 8a00 	vstr	s17, [r0]

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010638:	eed8 7a06 	vfnms.f32	s15, s16, s12
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
 801063c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010640:	ee77 7aa6 	vadd.f32	s15, s15, s13

	HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	costh = cosf(Theta);
	sinth = sinf(Theta);
 8010644:	ed81 0a00 	vstr	s0, [r1]

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * Tsamp);
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
 8010648:	edc3 7a00 	vstr	s15, [r3]
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
 801064c:	edd3 7a00 	vldr	s15, [r3]
 8010650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010658:	dc0a      	bgt.n	8010670 <SMC_HallSensor_Estimation+0xc0>
 801065a:	edd3 7a00 	vldr	s15, [r3]
 801065e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8010662:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801066a:	bf58      	it	pl
 801066c:	ed93 7a00 	vldrpl	s14, [r3]
 8010670:	ed83 7a00 	vstr	s14, [r3]
	Hall_Err0= err;									
 8010674:	ed82 8a00 	vstr	s16, [r2]
	
	Theta += Hall_PIout ;
 8010678:	edd3 7a00 	vldr	s15, [r3]
 801067c:	edd4 6a00 	vldr	s13, [r4]
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
 8010680:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 801073c <SMC_HallSensor_Estimation+0x18c>
	err = Hall_SinCos - Hall_CosSin; 											
	Hall_PIout += ((tmp_kpi * err) - (tmp_kp * Hall_Err0)); 					
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
	Hall_Err0= err;									
	
	Theta += Hall_PIout ;
 8010684:	4a23      	ldr	r2, [pc, #140]	; (8010714 <SMC_HallSensor_Estimation+0x164>)
 8010686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801068a:	edc4 7a00 	vstr	s15, [r4]
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
 801068e:	edd4 7a00 	vldr	s15, [r4]
 8010692:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801069a:	edd2 7a00 	vldr	s15, [r2]
 801069e:	dd1e      	ble.n	80106de <SMC_HallSensor_Estimation+0x12e>
 80106a0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80106a4:	ed82 7a00 	vstr	s14, [r2]
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;
 80106a8:	ed94 7a00 	vldr	s14, [r4]
 80106ac:	eddf 7a24 	vldr	s15, [pc, #144]	; 8010740 <SMC_HallSensor_Estimation+0x190>

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 80106b0:	eddf 6a22 	vldr	s13, [pc, #136]	; 801073c <SMC_HallSensor_Estimation+0x18c>
	
	Theta += Hall_PIout ;
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;
 80106b4:	ee77 7a27 	vadd.f32	s15, s14, s15

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 80106b8:	eef4 7ae6 	vcmpe.f32	s15, s13
 80106bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c0:	dc19      	bgt.n	80106f6 <SMC_HallSensor_Estimation+0x146>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 80106c2:	ecbd 8b04 	vpop	{d8-d9}
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;
 80106c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ce:	bf48      	it	mi
 80106d0:	ee77 7aa6 	vaddmi.f32	s15, s15, s13

	s->Omega = Hall_PIout;
 80106d4:	681b      	ldr	r3, [r3, #0]
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;
 80106d6:	edc5 7a16 	vstr	s15, [r5, #88]	; 0x58

	s->Omega = Hall_PIout;
 80106da:	65eb      	str	r3, [r5, #92]	; 0x5c

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 80106dc:	bd70      	pop	{r4, r5, r6, pc}
	Hall_PIout = Bound_limit(Hall_PIout, 10.0f);						
	Hall_Err0= err;									
	
	Theta += Hall_PIout ;
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;
 80106de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106e6:	d5df      	bpl.n	80106a8 <SMC_HallSensor_Estimation+0xf8>
 80106e8:	edd2 7a00 	vldr	s15, [r2]
 80106ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80106f0:	ed82 7a00 	vstr	s14, [r2]
 80106f4:	e7d8      	b.n	80106a8 <SMC_HallSensor_Estimation+0xf8>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 80106f6:	ecbd 8b04 	vpop	{d8-d9}
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 80106fa:	ee77 7ae6 	vsub.f32	s15, s15, s13
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;

	s->Omega = Hall_PIout;
 80106fe:	681b      	ldr	r3, [r3, #0]
	if((2.0f * PI) < Theta) Theta = Theta - (2.0f * PI);
	else if(Theta < 0.0f) Theta = (2.0f * PI) + Theta;

	s->Theta= Theta + 0.3f;

	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 8010700:	edc5 7a16 	vstr	s15, [r5, #88]	; 0x58
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;

	s->Omega = Hall_PIout;
 8010704:	65eb      	str	r3, [r5, #92]	; 0x5c

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010706:	bd70      	pop	{r4, r5, r6, pc}
 8010708:	20001a64 	.word	0x20001a64
 801070c:	449b2000 	.word	0x449b2000
 8010710:	457ff000 	.word	0x457ff000
 8010714:	20001b48 	.word	0x20001b48
 8010718:	20001c24 	.word	0x20001c24
 801071c:	20001c28 	.word	0x20001c28
 8010720:	20001b0c 	.word	0x20001b0c
 8010724:	20001bf0 	.word	0x20001bf0
 8010728:	20001b08 	.word	0x20001b08
 801072c:	3f80020c 	.word	0x3f80020c
 8010730:	20001c20 	.word	0x20001c20
 8010734:	20001b04 	.word	0x20001b04
 8010738:	20001b34 	.word	0x20001b34
 801073c:	40c90fdb 	.word	0x40c90fdb
 8010740:	3e99999a 	.word	0x3e99999a
	...

08010750 <mcpwm_adc_inj_int_handler>:
	dccal_done = true;
}


void mcpwm_adc_inj_int_handler(void) 
{
 8010750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TIM12->CNT = 0;
 8010752:	4b48      	ldr	r3, [pc, #288]	; (8010874 <mcpwm_adc_inj_int_handler+0x124>)

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 8010754:	4848      	ldr	r0, [pc, #288]	; (8010878 <mcpwm_adc_inj_int_handler+0x128>)

	//spi_dac_write_A( dacDataA++);
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
 8010756:	4e49      	ldr	r6, [pc, #292]	; (801087c <mcpwm_adc_inj_int_handler+0x12c>)
}


void mcpwm_adc_inj_int_handler(void) 
{
	TIM12->CNT = 0;
 8010758:	2700      	movs	r7, #0
 801075a:	625f      	str	r7, [r3, #36]	; 0x24

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 801075c:	2114      	movs	r1, #20
 801075e:	f000 fbb7 	bl	8010ed0 <ADC_GetInjectedConversionValue>
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);
 8010762:	2114      	movs	r1, #20

void mcpwm_adc_inj_int_handler(void) 
{
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
 8010764:	4605      	mov	r5, r0
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);
 8010766:	4846      	ldr	r0, [pc, #280]	; (8010880 <mcpwm_adc_inj_int_handler+0x130>)
 8010768:	f000 fbb2 	bl	8010ed0 <ADC_GetInjectedConversionValue>
 801076c:	4604      	mov	r4, r0

	curr0_sum += curr0;
 801076e:	4845      	ldr	r0, [pc, #276]	; (8010884 <mcpwm_adc_inj_int_handler+0x134>)
	curr1_sum += curr1;
 8010770:	4945      	ldr	r1, [pc, #276]	; (8010888 <mcpwm_adc_inj_int_handler+0x138>)
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
 8010772:	6803      	ldr	r3, [r0, #0]
	curr1_sum += curr1;
	curr_start_samples++;
 8010774:	4a45      	ldr	r2, [pc, #276]	; (801088c <mcpwm_adc_inj_int_handler+0x13c>)
	TIM12->CNT = 0;

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
 8010776:	442b      	add	r3, r5
 8010778:	6003      	str	r3, [r0, #0]
	curr1_sum += curr1;
 801077a:	680b      	ldr	r3, [r1, #0]
	curr_start_samples++;

	SMC_HallSensor_Estimation (&smc1);
 801077c:	4844      	ldr	r0, [pc, #272]	; (8010890 <mcpwm_adc_inj_int_handler+0x140>)

	int curr0 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
	int curr1 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_1);

	curr0_sum += curr0;
	curr1_sum += curr1;
 801077e:	4423      	add	r3, r4
 8010780:	600b      	str	r3, [r1, #0]
	curr_start_samples++;
 8010782:	6813      	ldr	r3, [r2, #0]
 8010784:	3301      	adds	r3, #1
 8010786:	6013      	str	r3, [r2, #0]

	SMC_HallSensor_Estimation (&smc1);
 8010788:	f7ff ff12 	bl	80105b0 <SMC_HallSensor_Estimation>

	//spi_dac_write_A( dacDataA++);
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
 801078c:	7833      	ldrb	r3, [r6, #0]
 801078e:	079a      	lsls	r2, r3, #30
 8010790:	d568      	bpl.n	8010864 <mcpwm_adc_inj_int_handler+0x114>
	{
		ENABLE_GATE();
 8010792:	4940      	ldr	r1, [pc, #256]	; (8010894 <mcpwm_adc_inj_int_handler+0x144>)
		LED_RED_ON();
 8010794:	4a40      	ldr	r2, [pc, #256]	; (8010898 <mcpwm_adc_inj_int_handler+0x148>)
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 8010796:	4b41      	ldr	r3, [pc, #260]	; (801089c <mcpwm_adc_inj_int_handler+0x14c>)
	//spi_dac_write_B( dacDataB--);

	
	if( uGF.bit.RunMotor )
	{
		ENABLE_GATE();
 8010798:	2040      	movs	r0, #64	; 0x40
 801079a:	8308      	strh	r0, [r1, #24]
		LED_RED_ON();
 801079c:	2180      	movs	r1, #128	; 0x80
 801079e:	8311      	strh	r1, [r2, #24]
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 80107a0:	8898      	ldrh	r0, [r3, #4]
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
 80107a2:	899a      	ldrh	r2, [r3, #12]
//=====   ParkParm.qAngle = smc1.Theta;

		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 80107a4:	493e      	ldr	r1, [pc, #248]	; (80108a0 <mcpwm_adc_inj_int_handler+0x150>)

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80107a6:	ed93 6a00 	vldr	s12, [r3]
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107aa:	edd3 6a02 	vldr	s13, [r3, #8]
//=====   ParkParm.qAngle = smc1.Theta;

		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 80107ae:	880b      	ldrh	r3, [r1, #0]
}
void MeasCompCurr( int curr1, int curr2 )
{
	 int CorrADC1, CorrADC2;

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
 80107b0:	b200      	sxth	r0, r0
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
 80107b2:	b212      	sxth	r2, r2
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107b4:	1aa2      	subs	r2, r4, r2

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80107b6:	1a28      	subs	r0, r5, r0
 80107b8:	ee07 0a10 	vmov	s14, r0
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107bc:	ee07 2a90 	vmov	s15, r2

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80107c0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
//=====   ParkParm.qAngle = smc1.Theta;

		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 80107c8:	3301      	adds	r3, #1
 80107ca:	b29b      	uxth	r3, r3

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80107cc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80107d0:	4c34      	ldr	r4, [pc, #208]	; (80108a4 <mcpwm_adc_inj_int_handler+0x154>)
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107d2:	ee67 7aa6 	vmul.f32	s15, s15, s13

		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
		if (AccumThetaCnt == IRP_PERCALC)
 80107d6:	2b10      	cmp	r3, #16
//=====   ParkParm.qAngle = smc1.Theta;

		//ParkParm.qAngle = (float)IN[2];
		//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;

		AccumThetaCnt++;
 80107d8:	bf14      	ite	ne
 80107da:	800b      	strhne	r3, [r1, #0]
		if (AccumThetaCnt == IRP_PERCALC)
		{
			AccumThetaCnt = 0;
 80107dc:	800f      	strheq	r7, [r1, #0]

	 CorrADC1 = curr1 - MeasCurrParm.Offseta;
	 CorrADC2 = curr2 - MeasCurrParm.Offsetb;
	// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

	 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80107de:	ed84 7a03 	vstr	s14, [r4, #12]
	 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;
 80107e2:	edc4 7a04 	vstr	s15, [r4, #16]
			AccumThetaCnt = 0;
		}


		// Calculate qId,qIq from qSin,qCos,qIa,qIb
		ClarkePark();
 80107e6:	f7ff fa1b 	bl	800fc20 <ClarkePark>
// Executes one PI itteration for each of the three loops Id,Iq,Speed,

void DoControl( void )
	{

		if( uGF.bit.OpenLoop )
 80107ea:	7833      	ldrb	r3, [r6, #0]
 80107ec:	07db      	lsls	r3, r3, #31
 80107ee:	d53d      	bpl.n	801086c <mcpwm_adc_inj_int_handler+0x11c>
		//ParkParm.qAngle = 0.0f;

		//ParkParm.qAngle -= 0.002f;
		//if(  ParkParm.qAngle < 0)ParkParm.qAngle=2*PI;

		ParkParm.qAngle += 0.002f;
 80107f0:	ed94 7a00 	vldr	s14, [r4]
 80107f4:	eddf 7a2c 	vldr	s15, [pc, #176]	; 80108a8 <mcpwm_adc_inj_int_handler+0x158>
		if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
 80107f8:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80108ac <mcpwm_adc_inj_int_handler+0x15c>
		//ParkParm.qAngle = 0.0f;

		//ParkParm.qAngle -= 0.002f;
		//if(  ParkParm.qAngle < 0)ParkParm.qAngle=2*PI;

		ParkParm.qAngle += 0.002f;
 80107fc:	ee77 7a27 	vadd.f32	s15, s14, s15
		// Calculate control values
		DoControl();

//======
		ParkParm.qVd =0.5f;
		ParkParm.qVq = 0.0f;
 8010800:	2300      	movs	r3, #0

		//ParkParm.qAngle -= 0.002f;
		//if(  ParkParm.qAngle < 0)ParkParm.qAngle=2*PI;

		ParkParm.qAngle += 0.002f;
		if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
 8010802:	eef4 7ae6 	vcmpe.f32	s15, s13
 8010806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		// Calculate control values
		DoControl();

//======
		ParkParm.qVd =0.5f;
		ParkParm.qVq = 0.0f;
 801080a:	62a3      	str	r3, [r4, #40]	; 0x28

		// Calculate control values
		DoControl();

//======
		ParkParm.qVd =0.5f;
 801080c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000

		//ParkParm.qAngle -= 0.002f;
		//if(  ParkParm.qAngle < 0)ParkParm.qAngle=2*PI;

		ParkParm.qAngle += 0.002f;
		if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
 8010810:	bfc8      	it	gt
 8010812:	ee76 7ae7 	vsubgt.f32	s15, s13, s15

		// Calculate control values
		DoControl();

//======
		ParkParm.qVd =0.5f;
 8010816:	6263      	str	r3, [r4, #36]	; 0x24
 8010818:	4b22      	ldr	r3, [pc, #136]	; (80108a4 <mcpwm_adc_inj_int_handler+0x154>)

		//ParkParm.qAngle -= 0.002f;
		//if(  ParkParm.qAngle < 0)ParkParm.qAngle=2*PI;

		ParkParm.qAngle += 0.002f;
		if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
 801081a:	edc3 7a00 	vstr	s15, [r3]
//=======

		// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
		InvPark();
 801081e:	f7ff fdbf 	bl	80103a0 <InvPark>
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 8010822:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010826:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 801082a:	ed9f 6a21 	vldr	s12, [pc, #132]	; 80108b0 <mcpwm_adc_inj_int_handler+0x160>
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 801082e:	4b21      	ldr	r3, [pc, #132]	; (80108b4 <mcpwm_adc_inj_int_handler+0x164>)
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010830:	eef1 7a66 	vneg.f32	s15, s13
 8010834:	eeb0 7a67 	vmov.f32	s14, s15
 8010838:	eea5 7a86 	vfma.f32	s14, s11, s12
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 801083c:	eee5 7ac6 	vfms.f32	s15, s11, s12
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010840:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8010844:	ee27 7a06 	vmul.f32	s14, s14, s12
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 8010848:	ee67 7a86 	vmul.f32	s15, s15, s12
{
     //SVGenParm.qVr1 =ParkParm.qValpha;
     //SVGenParm.qVr2 = (-ParkParm.qValpha + SQRT3 * ParkParm.qVbeta)/2;
     //SVGenParm.qVr3 = (-ParkParm.qValpha  - SQRT3 * ParkParm.qVbeta)/2;

    SVGenParm.qVr1 =ParkParm.qVbeta;
 801084c:	edc3 6a01 	vstr	s13, [r3, #4]
    SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 8010850:	ed83 7a02 	vstr	s14, [r3, #8]
    SVGenParm.qVr3 = (-ParkParm.qVbeta  - SQRT3 * ParkParm.qValpha)/2;
 8010854:	edc3 7a03 	vstr	s15, [r3, #12]

		// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
		CalcRefVec();

		// Calculate and set PWM duty cycles from Vr1,Vr2,Vr3
		CalcSVGen();
 8010858:	f7ff fe2a 	bl	80104b0 <CalcSVGen>

		LED_RED_OFF();
 801085c:	4b0e      	ldr	r3, [pc, #56]	; (8010898 <mcpwm_adc_inj_int_handler+0x148>)
 801085e:	2280      	movs	r2, #128	; 0x80
 8010860:	835a      	strh	r2, [r3, #26]
 8010862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

			
	}
	else
	{
		DISABLE_GATE();
 8010864:	4b0b      	ldr	r3, [pc, #44]	; (8010894 <mcpwm_adc_inj_int_handler+0x144>)
 8010866:	2240      	movs	r2, #64	; 0x40
 8010868:	835a      	strh	r2, [r3, #26]
 801086a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801086c:	f7ff fd10 	bl	8010290 <DoControl.part.1>
 8010870:	e7be      	b.n	80107f0 <mcpwm_adc_inj_int_handler+0xa0>
 8010872:	bf00      	nop
 8010874:	40001800 	.word	0x40001800
 8010878:	40012000 	.word	0x40012000
 801087c:	20001af8 	.word	0x20001af8
 8010880:	40012100 	.word	0x40012100
 8010884:	20001c1c 	.word	0x20001c1c
 8010888:	20001aac 	.word	0x20001aac
 801088c:	20001b00 	.word	0x20001b00
 8010890:	20001b4c 	.word	0x20001b4c
 8010894:	40020800 	.word	0x40020800
 8010898:	40020400 	.word	0x40020400
 801089c:	20001c2c 	.word	0x20001c2c
 80108a0:	20001b44 	.word	0x20001b44
 80108a4:	20001bb0 	.word	0x20001bb0
 80108a8:	3b03126f 	.word	0x3b03126f
 80108ac:	40c90fdb 	.word	0x40c90fdb
 80108b0:	3fddb3d7 	.word	0x3fddb3d7
 80108b4:	20001bf4 	.word	0x20001bf4
	...

080108c0 <gpt_cb>:





static void gpt_cb(GPTDriver *gptp) {
 80108c0:	4770      	bx	lr
 80108c2:	bf00      	nop
	...

080108d0 <initGPT>:
  0
};


void initGPT( void)
{
 80108d0:	b510      	push	{r4, lr}
	//gptStart(&GPTD7, &gpt_cfg);
	gptStart(&GPTD5, &gpt_cfg);
 80108d2:	4c06      	ldr	r4, [pc, #24]	; (80108ec <initGPT+0x1c>)
 80108d4:	4906      	ldr	r1, [pc, #24]	; (80108f0 <initGPT+0x20>)
 80108d6:	4620      	mov	r0, r4
 80108d8:	f7fc fe42 	bl	800d560 <gptStart>
	gptStartContinuous(&GPTD5, 0xFFFFFFFF);
 80108dc:	4620      	mov	r0, r4
 80108de:	f04f 31ff 	mov.w	r1, #4294967295
}
 80108e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void initGPT( void)
{
	//gptStart(&GPTD7, &gpt_cfg);
	gptStart(&GPTD5, &gpt_cfg);
	gptStartContinuous(&GPTD5, 0xFFFFFFFF);
 80108e6:	f7fc be4b 	b.w	800d580 <gptStartContinuous>
 80108ea:	bf00      	nop
 80108ec:	2000124c 	.word	0x2000124c
 80108f0:	08012860 	.word	0x08012860
	...

08010900 <spi_hw_init_gpio>:
}




void spi_hw_init_gpio(void) {
 8010900:	b538      	push	{r3, r4, r5, lr}
	// SPI clock enable

	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8010902:	2101      	movs	r1, #1
 8010904:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010908:	f000 fb92 	bl	8011030 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
	RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);

	

	palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 801090c:	4d14      	ldr	r5, [pc, #80]	; (8010960 <spi_hw_init_gpio+0x60>)
	palSetPadMode(GPIOB, GPIOB_PIN4_LOADDACS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 801090e:	4c15      	ldr	r4, [pc, #84]	; (8010964 <spi_hw_init_gpio+0x64>)
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);


	RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8010910:	2101      	movs	r1, #1
 8010912:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010916:	f000 fbab 	bl	8011070 <RCC_APB2PeriphResetCmd>
	RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 801091a:	2100      	movs	r1, #0
 801091c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010920:	f000 fba6 	bl	8011070 <RCC_APB2PeriphResetCmd>

	

	palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010924:	4628      	mov	r0, r5
 8010926:	2219      	movs	r2, #25
 8010928:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801092c:	f7fe f840 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, GPIOB_PIN4_LOADDACS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010930:	4620      	mov	r0, r4
 8010932:	2219      	movs	r2, #25
 8010934:	2110      	movs	r1, #16
 8010936:	f7fe f83b 	bl	800e9b0 <_pal_lld_setgroupmode>
	
	//palClearPad(GPIOA, GPIOA_PIN15_SPI_NSS);
	palSetPad( GPIOA, GPIOA_PIN15_SPI_NSS);

	palSetPad(GPIOB, GPIOB_PIN4_LOADDACS);
 801093a:	2310      	movs	r3, #16

	palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, GPIOB_PIN4_LOADDACS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	//palClearPad(GPIOA, GPIOA_PIN15_SPI_NSS);
	palSetPad( GPIOA, GPIOA_PIN15_SPI_NSS);
 801093c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8010940:	832a      	strh	r2, [r5, #24]

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	//palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
	//palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_PULLUP);

	palSetPadMode(GPIOB, GPIOB_PIN3_SCK, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8010942:	4620      	mov	r0, r4
	palSetPadMode(GPIOB, GPIOB_PIN4_LOADDACS,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	//palClearPad(GPIOA, GPIOA_PIN15_SPI_NSS);
	palSetPad( GPIOA, GPIOA_PIN15_SPI_NSS);

	palSetPad(GPIOB, GPIOB_PIN4_LOADDACS);
 8010944:	8323      	strh	r3, [r4, #24]

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	//palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
	//palSetPadMode(GPIOA, GPIOA_PIN15_SPI_NSS, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_PULLUP);

	palSetPadMode(GPIOB, GPIOB_PIN3_SCK, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8010946:	f240 229a 	movw	r2, #666	; 0x29a
 801094a:	2108      	movs	r1, #8
 801094c:	f7fe f830 	bl	800e9b0 <_pal_lld_setgroupmode>

	//     
	//palSetPadMode(GPIOB, GPIOB_PIN5_MOSI, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
	palSetPadMode(GPIOB, GPIOB_PIN5_MOSI, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_PULLUP);
 8010950:	4620      	mov	r0, r4
 8010952:	f240 22ba 	movw	r2, #698	; 0x2ba
 8010956:	2120      	movs	r1, #32
	//palSetPadMode(GPIOB, GPIOB_PIN5_MOSI, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_PULLDOWN);

	
}
 8010958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

	palSetPadMode(GPIOB, GPIOB_PIN3_SCK, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);

	//     
	//palSetPadMode(GPIOB, GPIOB_PIN5_MOSI, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
	palSetPadMode(GPIOB, GPIOB_PIN5_MOSI, PAL_MODE_ALTERNATE(GPIO_AF_SPI1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_PULLUP);
 801095c:	f7fe b828 	b.w	800e9b0 <_pal_lld_setgroupmode>
 8010960:	40020000 	.word	0x40020000
 8010964:	40020400 	.word	0x40020400
	...

08010970 <spi_dac_hw_init>:


}

void spi_dac_hw_init(void) 
{
 8010970:	b508      	push	{r3, lr}
	spi_hw_init_gpio();
 8010972:	f7ff ffc5 	bl	8010900 <spi_hw_init_gpio>
	initGPT();
 8010976:	f7ff ffab 	bl	80108d0 <initGPT>
	tmpreg |= SPI_CR1_BR_2; // 1/32, , 2.5MHZ

	tmpreg |= SPI_CR1_MSTR; // Master
	tmpreg |= SPI_CR1_CPOL | SPI_CR1_CPHA ;

	SPIx->CR1 = tmpreg;
 801097a:	4b05      	ldr	r3, [pc, #20]	; (8010990 <spi_dac_hw_init+0x20>)

	//debug_print_uart( "CR1=%X,%X \r\n",  SPIx->CR1, tmpreg  );


	SPIx->CR2  = SPI_CR2_SSOE; //  NSS 
 801097c:	2204      	movs	r2, #4
	tmpreg |= SPI_CR1_BR_2; // 1/32, , 2.5MHZ

	tmpreg |= SPI_CR1_MSTR; // Master
	tmpreg |= SPI_CR1_CPOL | SPI_CR1_CPHA ;

	SPIx->CR1 = tmpreg;
 801097e:	f640 0127 	movw	r1, #2087	; 0x827
 8010982:	6019      	str	r1, [r3, #0]

	//debug_print_uart( "CR1=%X,%X \r\n",  SPIx->CR1, tmpreg  );


	SPIx->CR2  = SPI_CR2_SSOE; //  NSS 
 8010984:	605a      	str	r2, [r3, #4]


	SPIx->CR1  |= SPI_CR1_SPE;
 8010986:	681a      	ldr	r2, [r3, #0]
 8010988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801098c:	601a      	str	r2, [r3, #0]
 801098e:	bd08      	pop	{r3, pc}
 8010990:	40013000 	.word	0x40013000
	...

080109a0 <get_descriptor>:
		uint8_t dindex,
		uint16_t lang) {

	(void)usbp;
	(void)lang;
	switch (dtype) {
 80109a0:	2902      	cmp	r1, #2
 80109a2:	d006      	beq.n	80109b2 <get_descriptor+0x12>
 80109a4:	2903      	cmp	r1, #3
 80109a6:	d006      	beq.n	80109b6 <get_descriptor+0x16>
 80109a8:	2901      	cmp	r1, #1
		return &vcom_configuration_descriptor;
	case USB_DESCRIPTOR_STRING:
		if (dindex < 4)
			return &vcom_strings[dindex];
	}
	return NULL;
 80109aa:	4806      	ldr	r0, [pc, #24]	; (80109c4 <get_descriptor+0x24>)
 80109ac:	bf18      	it	ne
 80109ae:	2000      	movne	r0, #0
 80109b0:	4770      	bx	lr
	(void)lang;
	switch (dtype) {
	case USB_DESCRIPTOR_DEVICE:
		return &vcom_device_descriptor;
	case USB_DESCRIPTOR_CONFIGURATION:
		return &vcom_configuration_descriptor;
 80109b2:	4805      	ldr	r0, [pc, #20]	; (80109c8 <get_descriptor+0x28>)
 80109b4:	4770      	bx	lr
	case USB_DESCRIPTOR_STRING:
		if (dindex < 4)
 80109b6:	2a03      	cmp	r2, #3
			return &vcom_strings[dindex];
 80109b8:	bf9a      	itte	ls
 80109ba:	4b04      	ldrls	r3, [pc, #16]	; (80109cc <get_descriptor+0x2c>)
 80109bc:	eb03 00c2 	addls.w	r0, r3, r2, lsl #3
	}
	return NULL;
 80109c0:	2000      	movhi	r0, #0
}
 80109c2:	4770      	bx	lr
 80109c4:	08012a20 	.word	0x08012a20
 80109c8:	080128a0 	.word	0x080128a0
 80109cc:	080129f0 	.word	0x080129f0

080109d0 <usb_event>:
/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {

	switch (event) {
 80109d0:	2902      	cmp	r1, #2
 80109d2:	d115      	bne.n	8010a00 <usb_event+0x30>
};

/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 80109d4:	b538      	push	{r3, r4, r5, lr}
 80109d6:	4605      	mov	r5, r0
 80109d8:	460c      	mov	r4, r1
 80109da:	2320      	movs	r3, #32
 80109dc:	f383 8811 	msr	BASEPRI, r3
		chSysLockFromISR();

		/* Enables the endpoints specified into the configuration.
       Note, this callback is invoked from an ISR so I-Class functions
       must be used.*/
		usbInitEndpointI(usbp, USBD2_DATA_REQUEST_EP, &ep1config);
 80109e0:	4a08      	ldr	r2, [pc, #32]	; (8010a04 <usb_event+0x34>)
 80109e2:	2101      	movs	r1, #1
 80109e4:	f7fc fffc 	bl	800d9e0 <usbInitEndpointI>
		usbInitEndpointI(usbp, USBD2_INTERRUPT_REQUEST_EP, &ep2config);
 80109e8:	4621      	mov	r1, r4
 80109ea:	4628      	mov	r0, r5
 80109ec:	4a06      	ldr	r2, [pc, #24]	; (8010a08 <usb_event+0x38>)
 80109ee:	f7fc fff7 	bl	800d9e0 <usbInitEndpointI>

		/* Resetting the state of the CDC subsystem.*/
		sduConfigureHookI(&SDU1);
 80109f2:	4806      	ldr	r0, [pc, #24]	; (8010a0c <usb_event+0x3c>)
 80109f4:	f7fc feec 	bl	800d7d0 <sduConfigureHookI>
 80109f8:	2300      	movs	r3, #0
 80109fa:	f383 8811 	msr	BASEPRI, r3
 80109fe:	bd38      	pop	{r3, r4, r5, pc}
 8010a00:	4770      	bx	lr
 8010a02:	bf00      	nop
 8010a04:	08012870 	.word	0x08012870
 8010a08:	080128b0 	.word	0x080128b0
 8010a0c:	20001c50 	.word	0x20001c50

08010a10 <usb_uart_init>:
		USBD2_INTERRUPT_REQUEST_EP
};


void usb_uart_init(void)
{
 8010a10:	b538      	push	{r3, r4, r5, lr}
	sduObjectInit(&SDU1);
 8010a12:	4d0e      	ldr	r5, [pc, #56]	; (8010a4c <usb_uart_init+0x3c>)
	/*
	 * Activates the USB driver and then the USB bus pull-up on D+.
	 * Note, a delay is inserted in order to not have to disconnect the cable
	 * after a reset.
	 */
	usbDisconnectBus(serusbcfg.usbp);
 8010a14:	4c0e      	ldr	r4, [pc, #56]	; (8010a50 <usb_uart_init+0x40>)
};


void usb_uart_init(void)
{
	sduObjectInit(&SDU1);
 8010a16:	4628      	mov	r0, r5
 8010a18:	f7fc fe92 	bl	800d740 <sduObjectInit>
	sduStart(&SDU1, &serusbcfg);
 8010a1c:	490d      	ldr	r1, [pc, #52]	; (8010a54 <usb_uart_init+0x44>)
 8010a1e:	4628      	mov	r0, r5
 8010a20:	f7fc feb6 	bl	800d790 <sduStart>
	/*
	 * Activates the USB driver and then the USB bus pull-up on D+.
	 * Note, a delay is inserted in order to not have to disconnect the cable
	 * after a reset.
	 */
	usbDisconnectBus(serusbcfg.usbp);
 8010a24:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010a26:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8010a28:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8010a2c:	6393      	str	r3, [r2, #56]	; 0x38
	chThdSleepMilliseconds(1500);
 8010a2e:	f643 2098 	movw	r0, #15000	; 0x3a98
 8010a32:	f7fc fa85 	bl	800cf40 <chThdSleep>
	usbStart(serusbcfg.usbp, &usbcfg);
 8010a36:	4620      	mov	r0, r4
 8010a38:	4907      	ldr	r1, [pc, #28]	; (8010a58 <usb_uart_init+0x48>)
 8010a3a:	f7fc ffb9 	bl	800d9b0 <usbStart>
	usbConnectBus(serusbcfg.usbp);
 8010a3e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010a40:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8010a42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010a46:	6393      	str	r3, [r2, #56]	; 0x38
 8010a48:	bd38      	pop	{r3, r4, r5, pc}
 8010a4a:	bf00      	nop
 8010a4c:	20001c50 	.word	0x20001c50
 8010a50:	20000fb0 	.word	0x20000fb0
 8010a54:	08012a10 	.word	0x08012a10
 8010a58:	080128e0 	.word	0x080128e0
 8010a5c:	00000000 	.word	0x00000000

08010a60 <Vector11C>:
#include "isr_vector_table.h"
#include "main.h"
#include "mcpwm.h"
#include "hw.h"

CH_IRQ_HANDLER(TIM7_IRQHandler) {
 8010a60:	b508      	push	{r3, lr}
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8010a62:	2101      	movs	r1, #1
 8010a64:	4803      	ldr	r0, [pc, #12]	; (8010a74 <Vector11C+0x14>)
 8010a66:	f000 fdcb 	bl	8011600 <TIM_ClearITPendingBit>

	CH_IRQ_EPILOGUE();
}
 8010a6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

CH_IRQ_HANDLER(TIM7_IRQHandler) {
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);

	CH_IRQ_EPILOGUE();
 8010a6e:	f7fc bcef 	b.w	800d450 <_port_irq_epilogue>
 8010a72:	bf00      	nop
 8010a74:	40001400 	.word	0x40001400
	...

08010a80 <Vector88>:
}

CH_IRQ_HANDLER(ADC1_2_3_IRQHandler) {
 8010a80:	b508      	push	{r3, lr}
	CH_IRQ_PROLOGUE();
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
 8010a82:	f240 4107 	movw	r1, #1031	; 0x407
 8010a86:	4804      	ldr	r0, [pc, #16]	; (8010a98 <Vector88+0x18>)
 8010a88:	f000 fa32 	bl	8010ef0 <ADC_ClearITPendingBit>
	mcpwm_adc_inj_int_handler();
 8010a8c:	f7ff fe60 	bl	8010750 <mcpwm_adc_inj_int_handler>
	CH_IRQ_EPILOGUE();
}
 8010a90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

CH_IRQ_HANDLER(ADC1_2_3_IRQHandler) {
	CH_IRQ_PROLOGUE();
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
	mcpwm_adc_inj_int_handler();
	CH_IRQ_EPILOGUE();
 8010a94:	f7fc bcdc 	b.w	800d450 <_port_irq_epilogue>
 8010a98:	40012000 	.word	0x40012000
 8010a9c:	00000000 	.word	0x00000000

08010aa0 <VectorE0>:
}

CH_IRQ_HANDLER(HW_ENC_EXTI_ISR_VEC) {
 8010aa0:	b508      	push	{r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
 8010aa2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8010aa6:	f000 fa8b 	bl	8010fc0 <EXTI_GetITStatus>
 8010aaa:	b900      	cbnz	r0, 8010aae <VectorE0+0xe>
 8010aac:	bd08      	pop	{r3, pc}
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;
 8010aae:	4b04      	ldr	r3, [pc, #16]	; (8010ac0 <VectorE0+0x20>)
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	625a      	str	r2, [r3, #36]	; 0x24

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 8010ab4:	f44f 6000 	mov.w	r0, #2048	; 0x800
	}
}
 8010ab8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 8010abc:	f000 ba90 	b.w	8010fe0 <EXTI_ClearITPendingBit>
 8010ac0:	40000800 	.word	0x40000800
	...

08010ad0 <comm_usb_init>:
	chMtxLock(&send_mutex);
	chSequentialStreamWrite(&SDU1, buffer, len);
	chMtxUnlock(&send_mutex);
}

void comm_usb_init(void) {
 8010ad0:	b508      	push	{r3, lr}
	usb_uart_init();
 8010ad2:	f7ff ff9d 	bl	8010a10 <usb_uart_init>
	//packet_init(send_packet, process_packet, PACKET_HANDLER);

	chMtxObjectInit(&send_mutex);
 8010ad6:	4802      	ldr	r0, [pc, #8]	; (8010ae0 <comm_usb_init+0x10>)

	// Threads
	//chThdCreateStatic(serial_read_thread_wa, sizeof(serial_read_thread_wa), NORMALPRIO, serial_read_thread, NULL);
	//chThdCreateStatic(serial_process_thread_wa, sizeof(serial_process_thread_wa), NORMALPRIO, serial_process_thread, NULL);
}
 8010ad8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void comm_usb_init(void) {
	usb_uart_init();
	//packet_init(send_packet, process_packet, PACKET_HANDLER);

	chMtxObjectInit(&send_mutex);
 8010adc:	f7fc bb08 	b.w	800d0f0 <chMtxObjectInit>
 8010ae0:	20001ed0 	.word	0x20001ed0
	...

08010af0 <utils_sys_lock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysLock and chSysLockFromIsr are the same
 * for this port.
 */
void utils_sys_lock_cnt(void) {
	if (!sys_lock_cnt) {
 8010af0:	4b04      	ldr	r3, [pc, #16]	; (8010b04 <utils_sys_lock_cnt+0x14>)
 8010af2:	681a      	ldr	r2, [r3, #0]
 8010af4:	b912      	cbnz	r2, 8010afc <utils_sys_lock_cnt+0xc>
 8010af6:	2220      	movs	r2, #32
 8010af8:	f382 8811 	msr	BASEPRI, r2
		chSysLock();
	}
	sys_lock_cnt++;
 8010afc:	681a      	ldr	r2, [r3, #0]
 8010afe:	3201      	adds	r2, #1
 8010b00:	601a      	str	r2, [r3, #0]
 8010b02:	4770      	bx	lr
 8010b04:	20001ee0 	.word	0x20001ee0
	...

08010b10 <utils_sys_unlock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysUnlock and chSysUnlockFromIsr are the same
 * for this port.
 */
void utils_sys_unlock_cnt(void) {
	if (sys_lock_cnt) {
 8010b10:	4b05      	ldr	r3, [pc, #20]	; (8010b28 <utils_sys_unlock_cnt+0x18>)
 8010b12:	681a      	ldr	r2, [r3, #0]
 8010b14:	b132      	cbz	r2, 8010b24 <utils_sys_unlock_cnt+0x14>
		sys_lock_cnt--;
 8010b16:	681a      	ldr	r2, [r3, #0]
 8010b18:	3a01      	subs	r2, #1
 8010b1a:	601a      	str	r2, [r3, #0]
		if (!sys_lock_cnt) {
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	b90b      	cbnz	r3, 8010b24 <utils_sys_unlock_cnt+0x14>
 8010b20:	f383 8811 	msr	BASEPRI, r3
 8010b24:	4770      	bx	lr
 8010b26:	bf00      	nop
 8010b28:	20001ee0 	.word	0x20001ee0
 8010b2c:	00000000 	.word	0x00000000

08010b30 <hw_init_gpio>:
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8010b30:	2101      	movs	r1, #1
		OPMODE_I2C,
		100000,
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
 8010b32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8010b36:	4608      	mov	r0, r1
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b38:	4e5e      	ldr	r6, [pc, #376]	; (8010cb4 <hw_init_gpio+0x184>)

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b3a:	4c5f      	ldr	r4, [pc, #380]	; (8010cb8 <hw_init_gpio+0x188>)

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8010b3c:	4d5f      	ldr	r5, [pc, #380]	; (8010cbc <hw_init_gpio+0x18c>)
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8010b3e:	f000 fa57 	bl	8010ff0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8010b42:	2101      	movs	r1, #1
 8010b44:	2002      	movs	r0, #2
 8010b46:	f000 fa53 	bl	8010ff0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8010b4a:	2101      	movs	r1, #1
 8010b4c:	2004      	movs	r0, #4
 8010b4e:	f000 fa4f 	bl	8010ff0 <RCC_AHB1PeriphClockCmd>

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b52:	4630      	mov	r0, r6
 8010b54:	2219      	movs	r2, #25
 8010b56:	2140      	movs	r1, #64	; 0x40
 8010b58:	f7fd ff2a 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b5c:	2180      	movs	r1, #128	; 0x80

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);
 8010b5e:	4688      	mov	r8, r1

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
 8010b60:	2740      	movs	r7, #64	; 0x40
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b62:	4630      	mov	r0, r6
 8010b64:	2219      	movs	r2, #25
 8010b66:	f7fd ff23 	bl	800e9b0 <_pal_lld_setgroupmode>

	palClearPad(GPIOB, 6);
 8010b6a:	8377      	strh	r7, [r6, #26]
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b6c:	4639      	mov	r1, r7
 8010b6e:	4620      	mov	r0, r4
	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);
 8010b70:	f8a6 801a 	strh.w	r8, [r6, #26]

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b74:	2219      	movs	r2, #25
 8010b76:	f7fd ff1b 	bl	800e9b0 <_pal_lld_setgroupmode>
	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	GAIN_FULLDN();
 8010b7a:	f44f 7980 	mov.w	r9, #256	; 0x100
	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	DISABLE_GATE();

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b7e:	4641      	mov	r1, r8
 8010b80:	4620      	mov	r0, r4
	palClearPad(GPIOB, 6);
	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	DISABLE_GATE();
 8010b82:	8367      	strh	r7, [r4, #26]

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b84:	2219      	movs	r2, #25
 8010b86:	f7fd ff13 	bl	800e9b0 <_pal_lld_setgroupmode>
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 8010b8a:	4620      	mov	r0, r4
 8010b8c:	4649      	mov	r1, r9
 8010b8e:	2219      	movs	r2, #25
 8010b90:	f7fd ff0e 	bl	800e9b0 <_pal_lld_setgroupmode>
	GAIN_FULLDN();

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 8010b94:	4630      	mov	r0, r6
	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	GAIN_FULLDN();
 8010b96:	f8a4 901a 	strh.w	r9, [r4, #26]

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 8010b9a:	2220      	movs	r2, #32
 8010b9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8010ba0:	f7fd ff06 	bl	800e9b0 <_pal_lld_setgroupmode>

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8010ba4:	4649      	mov	r1, r9
 8010ba6:	4628      	mov	r0, r5
 8010ba8:	229a      	movs	r2, #154	; 0x9a
 8010baa:	f7fd ff01 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 9, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 8010bae:	4628      	mov	r0, r5
 8010bb0:	229a      	movs	r2, #154	; 0x9a
 8010bb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010bb6:	f7fd fefb 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 10, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8010bba:	4628      	mov	r0, r5
 8010bbc:	229a      	movs	r2, #154	; 0x9a
 8010bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010bc2:	f7fd fef5 	bl	800e9b0 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 13, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	229a      	movs	r2, #154	; 0x9a
 8010bca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010bce:	f7fd feef 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 14, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8010bd2:	4630      	mov	r0, r6
 8010bd4:	229a      	movs	r2, #154	; 0x9a
 8010bd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8010bda:	f7fd fee9 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 15, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 8010bde:	4630      	mov	r0, r6
 8010be0:	229a      	movs	r2, #154	; 0x9a
 8010be2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010be6:	f7fd fee3 	bl	800e9b0 <_pal_lld_setgroupmode>

	// DHall sensors
	palSetPadMode(HW_HALL_ENC_GPIO1, HW_HALL_ENC_PIN1, PAL_MODE_INPUT_PULLUP);
 8010bea:	4620      	mov	r0, r4
 8010bec:	2220      	movs	r2, #32
 8010bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010bf2:	f7fd fedd 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO2, HW_HALL_ENC_PIN2, PAL_MODE_INPUT_PULLUP);
 8010bf6:	4620      	mov	r0, r4
 8010bf8:	2220      	movs	r2, #32
 8010bfa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8010bfe:	f7fd fed7 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO3, HW_HALL_ENC_PIN3, PAL_MODE_INPUT_PULLUP);
 8010c02:	4620      	mov	r0, r4
 8010c04:	2220      	movs	r2, #32
 8010c06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010c0a:	f7fd fed1 	bl	800e9b0 <_pal_lld_setgroupmode>

	// ADC Pins
	palSetPadMode(GPIOA, 0, PAL_MODE_INPUT_ANALOG);//sen3
 8010c0e:	4628      	mov	r0, r5
 8010c10:	2203      	movs	r2, #3
 8010c12:	2101      	movs	r1, #1
 8010c14:	f7fd fecc 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 1, PAL_MODE_INPUT_ANALOG);//sen2
 8010c18:	4628      	mov	r0, r5
 8010c1a:	2203      	movs	r2, #3
 8010c1c:	2102      	movs	r1, #2
 8010c1e:	f7fd fec7 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 2, PAL_MODE_INPUT_ANALOG);//sen1
 8010c22:	4628      	mov	r0, r5
 8010c24:	2203      	movs	r2, #3
 8010c26:	2104      	movs	r1, #4
 8010c28:	f7fd fec2 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 3, PAL_MODE_INPUT_ANALOG);//INV_TEMP
 8010c2c:	4628      	mov	r0, r5
 8010c2e:	2203      	movs	r2, #3
 8010c30:	2108      	movs	r1, #8
 8010c32:	f7fd febd 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 4, PAL_MODE_INPUT_ANALOG);
 8010c36:	4628      	mov	r0, r5
 8010c38:	2203      	movs	r2, #3
 8010c3a:	2110      	movs	r1, #16
 8010c3c:	f7fd feb8 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 5, PAL_MODE_INPUT_ANALOG);
 8010c40:	4628      	mov	r0, r5
 8010c42:	2203      	movs	r2, #3
 8010c44:	2120      	movs	r1, #32
 8010c46:	f7fd feb3 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 6, PAL_MODE_INPUT_ANALOG);
 8010c4a:	4639      	mov	r1, r7
 8010c4c:	4628      	mov	r0, r5
 8010c4e:	2203      	movs	r2, #3
 8010c50:	f7fd feae 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 8010c54:	4641      	mov	r1, r8
 8010c56:	4628      	mov	r0, r5
 8010c58:	2203      	movs	r2, #3
 8010c5a:	f7fd fea9 	bl	800e9b0 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 0, PAL_MODE_INPUT_ANALOG);//BR_SO1
 8010c5e:	4630      	mov	r0, r6
 8010c60:	2203      	movs	r2, #3
 8010c62:	2101      	movs	r1, #1
 8010c64:	f7fd fea4 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 1, PAL_MODE_INPUT_ANALOG);//BR_SO2
 8010c68:	4630      	mov	r0, r6
 8010c6a:	2203      	movs	r2, #3
 8010c6c:	2102      	movs	r1, #2
 8010c6e:	f7fd fe9f 	bl	800e9b0 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
 8010c72:	4620      	mov	r0, r4
 8010c74:	2203      	movs	r2, #3
 8010c76:	2101      	movs	r1, #1
 8010c78:	f7fd fe9a 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
 8010c7c:	4620      	mov	r0, r4
 8010c7e:	2203      	movs	r2, #3
 8010c80:	2102      	movs	r1, #2
 8010c82:	f7fd fe95 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
 8010c86:	4620      	mov	r0, r4
 8010c88:	2203      	movs	r2, #3
 8010c8a:	2104      	movs	r1, #4
 8010c8c:	f7fd fe90 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
 8010c90:	4620      	mov	r0, r4
 8010c92:	2203      	movs	r2, #3
 8010c94:	2108      	movs	r1, #8
 8010c96:	f7fd fe8b 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 8010c9a:	4620      	mov	r0, r4
 8010c9c:	2203      	movs	r2, #3
 8010c9e:	2110      	movs	r1, #16
 8010ca0:	f7fd fe86 	bl	800e9b0 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 8010ca4:	4620      	mov	r0, r4
 8010ca6:	2203      	movs	r2, #3
 8010ca8:	2120      	movs	r1, #32

}
 8010caa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 8010cae:	f7fd be7f 	b.w	800e9b0 <_pal_lld_setgroupmode>
 8010cb2:	bf00      	nop
 8010cb4:	40020400 	.word	0x40020400
 8010cb8:	40020800 	.word	0x40020800
 8010cbc:	40020000 	.word	0x40020000

08010cc0 <hw_setup_adc_channels>:

}

void hw_setup_adc_channels(void) {
 8010cc0:	b570      	push	{r4, r5, r6, lr}
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 8010cc2:	4e26      	ldr	r6, [pc, #152]	; (8010d5c <hw_setup_adc_channels+0x9c>)
	ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 8010cc4:	4d26      	ldr	r5, [pc, #152]	; (8010d60 <hw_setup_adc_channels+0xa0>)
	ADC_RegularChannelConfig(ADC2, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 8010cc6:	4c27      	ldr	r4, [pc, #156]	; (8010d64 <hw_setup_adc_channels+0xa4>)

}

void hw_setup_adc_channels(void) {
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 8010cc8:	2301      	movs	r3, #1
 8010cca:	4630      	mov	r0, r6
 8010ccc:	461a      	mov	r2, r3
 8010cce:	2100      	movs	r1, #0
 8010cd0:	f000 f89e 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 2, ADC_SampleTime_15Cycles);
 8010cd4:	4630      	mov	r0, r6
 8010cd6:	2301      	movs	r3, #1
 8010cd8:	2202      	movs	r2, #2
 8010cda:	2107      	movs	r1, #7
 8010cdc:	f000 f898 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
 8010ce0:	4630      	mov	r0, r6
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	2203      	movs	r2, #3
 8010ce6:	210a      	movs	r1, #10
 8010ce8:	f000 f892 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);
 8010cec:	2204      	movs	r2, #4
 8010cee:	4630      	mov	r0, r6
 8010cf0:	4611      	mov	r1, r2
 8010cf2:	2301      	movs	r3, #1
 8010cf4:	f000 f88c 	bl	8010e10 <ADC_RegularChannelConfig>

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	4628      	mov	r0, r5
 8010cfc:	461a      	mov	r2, r3
 8010cfe:	4619      	mov	r1, r3
 8010d00:	f000 f886 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
 8010d04:	4628      	mov	r0, r5
 8010d06:	2301      	movs	r3, #1
 8010d08:	2202      	movs	r2, #2
 8010d0a:	2108      	movs	r1, #8
 8010d0c:	f000 f880 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
 8010d10:	4628      	mov	r0, r5
 8010d12:	2301      	movs	r3, #1
 8010d14:	2203      	movs	r2, #3
 8010d16:	210b      	movs	r1, #11
 8010d18:	f000 f87a 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);
 8010d1c:	4628      	mov	r0, r5
 8010d1e:	2301      	movs	r3, #1
 8010d20:	2204      	movs	r2, #4
 8010d22:	210f      	movs	r1, #15
 8010d24:	f000 f874 	bl	8010e10 <ADC_RegularChannelConfig>

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 8010d28:	2301      	movs	r3, #1
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	2102      	movs	r1, #2
 8010d30:	f000 f86e 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_3, 2, ADC_SampleTime_15Cycles);
 8010d34:	4620      	mov	r0, r4
 8010d36:	2301      	movs	r3, #1
 8010d38:	2202      	movs	r2, #2
 8010d3a:	2103      	movs	r1, #3
 8010d3c:	f000 f868 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
 8010d40:	4620      	mov	r0, r4
 8010d42:	2301      	movs	r3, #1
 8010d44:	2203      	movs	r2, #3
 8010d46:	210c      	movs	r1, #12
 8010d48:	f000 f862 	bl	8010e10 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);
 8010d4c:	4620      	mov	r0, r4
 8010d4e:	2301      	movs	r3, #1
 8010d50:	2204      	movs	r2, #4
 8010d52:	2105      	movs	r1, #5

	// Injected channels
//==	ADC_InjectedChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_15Cycles);
//==	ADC_InjectedChannelConfig(ADC2, ADC_Channel_9, 1, ADC_SampleTime_15Cycles);
}
 8010d54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_3, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);
 8010d58:	f000 b85a 	b.w	8010e10 <ADC_RegularChannelConfig>
 8010d5c:	40012000 	.word	0x40012000
 8010d60:	40012100 	.word	0x40012100
 8010d64:	40012200 	.word	0x40012200
	...

08010d70 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8010d70:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8010d72:	6844      	ldr	r4, [r0, #4]
 8010d74:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8010d76:	790e      	ldrb	r6, [r1, #4]
 8010d78:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8010d7c:	68cd      	ldr	r5, [r1, #12]
 8010d7e:	4b0f      	ldr	r3, [pc, #60]	; (8010dbc <ADC_Init+0x4c>)
 8010d80:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
 8010d84:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8010d88:	4322      	orrs	r2, r4
 8010d8a:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8010d8e:	6042      	str	r2, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8010d90:	6887      	ldr	r7, [r0, #8]
 8010d92:	688a      	ldr	r2, [r1, #8]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8010d94:	794e      	ldrb	r6, [r1, #5]
 8010d96:	ea4e 0405 	orr.w	r4, lr, r5
 8010d9a:	4322      	orrs	r2, r4
 8010d9c:	403b      	ands	r3, r7
 8010d9e:	4313      	orrs	r3, r2
 8010da0:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8010da4:	6083      	str	r3, [r0, #8]
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010da6:	7d0a      	ldrb	r2, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8010da8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010daa:	3a01      	subs	r2, #1
 8010dac:	b2d2      	uxtb	r2, r2
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8010dae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010db2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8010db6:	62c3      	str	r3, [r0, #44]	; 0x2c
 8010db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dba:	bf00      	nop
 8010dbc:	c0fff7fd 	.word	0xc0fff7fd

08010dc0 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8010dc0:	b470      	push	{r4, r5, r6}
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010dc2:	6842      	ldr	r2, [r0, #4]
 8010dc4:	6806      	ldr	r6, [r0, #0]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8010dc6:	4d06      	ldr	r5, [pc, #24]	; (8010de0 <ADC_CommonInit+0x20>)
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010dc8:	6884      	ldr	r4, [r0, #8]
 8010dca:	68c1      	ldr	r1, [r0, #12]
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8010dcc:	4b05      	ldr	r3, [pc, #20]	; (8010de4 <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8010dce:	6868      	ldr	r0, [r5, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010dd0:	4332      	orrs	r2, r6
 8010dd2:	4322      	orrs	r2, r4
 8010dd4:	430a      	orrs	r2, r1
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8010dd6:	4003      	ands	r3, r0
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010dd8:	4313      	orrs	r3, r2
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8010dda:	606b      	str	r3, [r5, #4]
}
 8010ddc:	bc70      	pop	{r4, r5, r6}
 8010dde:	4770      	bx	lr
 8010de0:	40012300 	.word	0x40012300
 8010de4:	fffc30e0 	.word	0xfffc30e0
	...

08010df0 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8010df0:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010df2:	b919      	cbnz	r1, 8010dfc <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8010df4:	f023 0301 	bic.w	r3, r3, #1
 8010df8:	6083      	str	r3, [r0, #8]
 8010dfa:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8010dfc:	f043 0301 	orr.w	r3, r3, #1
 8010e00:	6083      	str	r3, [r0, #8]
 8010e02:	4770      	bx	lr
	...

08010e10 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8010e10:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8010e12:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8010e14:	d91d      	bls.n	8010e52 <ADC_RegularChannelConfig+0x42>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8010e16:	f1a1 060a 	sub.w	r6, r1, #10
 8010e1a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8010e1e:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8010e20:	2407      	movs	r4, #7
 8010e22:	40b4      	lsls	r4, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8010e24:	40b3      	lsls	r3, r6
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8010e26:	ea25 0404 	bic.w	r4, r5, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8010e2a:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8010e2c:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8010e2e:	60c3      	str	r3, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8010e30:	d91b      	bls.n	8010e6a <ADC_RegularChannelConfig+0x5a>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8010e32:	2a0c      	cmp	r2, #12
 8010e34:	d927      	bls.n	8010e86 <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8010e36:	3a0d      	subs	r2, #13
 8010e38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8010e3c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e3e:	241f      	movs	r4, #31
 8010e40:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e42:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e46:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e4a:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8010e4c:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 8010e4e:	bc70      	pop	{r4, r5, r6}
 8010e50:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8010e52:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8010e56:	6905      	ldr	r5, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8010e58:	2407      	movs	r4, #7
 8010e5a:	40b4      	lsls	r4, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8010e5c:	40b3      	lsls	r3, r6
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8010e5e:	ea25 0404 	bic.w	r4, r5, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8010e62:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8010e64:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8010e66:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8010e68:	d8e3      	bhi.n	8010e32 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8010e6a:	3a01      	subs	r2, #1
 8010e6c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8010e70:	6b43      	ldr	r3, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e72:	241f      	movs	r4, #31
 8010e74:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e76:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e7a:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e7e:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8010e80:	6342      	str	r2, [r0, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8010e82:	bc70      	pop	{r4, r5, r6}
 8010e84:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8010e86:	3a07      	subs	r2, #7
 8010e88:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8010e8c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e8e:	241f      	movs	r4, #31
 8010e90:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e92:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010e96:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010e9a:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8010e9c:	6302      	str	r2, [r0, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8010e9e:	bc70      	pop	{r4, r5, r6}
 8010ea0:	4770      	bx	lr
 8010ea2:	bf00      	nop
	...

08010eb0 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8010eb0:	4a05      	ldr	r2, [pc, #20]	; (8010ec8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x18>)
 8010eb2:	6853      	ldr	r3, [r2, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010eb4:	b918      	cbnz	r0, 8010ebe <ADC_MultiModeDMARequestAfterLastTransferCmd+0xe>
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 8010eb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010eba:	6053      	str	r3, [r2, #4]
 8010ebc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8010ebe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010ec2:	6053      	str	r3, [r2, #4]
 8010ec4:	4770      	bx	lr
 8010ec6:	bf00      	nop
 8010ec8:	40012300 	.word	0x40012300
 8010ecc:	00000000 	.word	0x00000000

08010ed0 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8010ed0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8010ed6:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8010ed8:	9b01      	ldr	r3, [sp, #4]
 8010eda:	3328      	adds	r3, #40	; 0x28
 8010edc:	4419      	add	r1, r3
 8010ede:	9101      	str	r1, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8010ee0:	9b01      	ldr	r3, [sp, #4]
 8010ee2:	6818      	ldr	r0, [r3, #0]
}
 8010ee4:	b280      	uxth	r0, r0
 8010ee6:	b002      	add	sp, #8
 8010ee8:	4770      	bx	lr
 8010eea:	bf00      	nop
 8010eec:	0000      	movs	r0, r0
	...

08010ef0 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8010ef0:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8010ef4:	6001      	str	r1, [r0, #0]
 8010ef6:	4770      	bx	lr
	...

08010f00 <DMA_Init>:
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8010f00:	f101 0218 	add.w	r2, r1, #24
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8010f04:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8010f06:	ca8c      	ldmia	r2, {r2, r3, r7}
 8010f08:	68cd      	ldr	r5, [r1, #12]
 8010f0a:	680e      	ldr	r6, [r1, #0]
 8010f0c:	694c      	ldr	r4, [r1, #20]
 8010f0e:	432e      	orrs	r6, r5
 8010f10:	4326      	orrs	r6, r4
 8010f12:	4316      	orrs	r6, r2
 8010f14:	431e      	orrs	r6, r3
 8010f16:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8010f18:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8010f1a:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8010f1c:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8010f1e:	433e      	orrs	r6, r7
 8010f20:	4316      	orrs	r6, r2
 8010f22:	431e      	orrs	r6, r3
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010f24:	4a0b      	ldr	r2, [pc, #44]	; (8010f54 <DMA_Init+0x54>)
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8010f26:	6803      	ldr	r3, [r0, #0]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8010f28:	6acf      	ldr	r7, [r1, #44]	; 0x2c
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8010f2a:	4335      	orrs	r5, r6
 8010f2c:	432c      	orrs	r4, r5
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010f2e:	401a      	ands	r2, r3
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8010f30:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8010f32:	6002      	str	r2, [r0, #0]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8010f34:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8010f36:	6942      	ldr	r2, [r0, #20]
  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8010f38:	690d      	ldr	r5, [r1, #16]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8010f3a:	684c      	ldr	r4, [r1, #4]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8010f3c:	6889      	ldr	r1, [r1, #8]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8010f3e:	433b      	orrs	r3, r7
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8010f40:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8010f44:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8010f46:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8010f48:	6045      	str	r5, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8010f4a:	6084      	str	r4, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8010f4c:	60c1      	str	r1, [r0, #12]
}
 8010f4e:	bcf0      	pop	{r4, r5, r6, r7}
 8010f50:	4770      	bx	lr
 8010f52:	bf00      	nop
 8010f54:	f01c803f 	.word	0xf01c803f
	...

08010f60 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8010f60:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8010f62:	b919      	cbnz	r1, 8010f6c <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8010f64:	f023 0301 	bic.w	r3, r3, #1
 8010f68:	6003      	str	r3, [r0, #0]
 8010f6a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8010f6c:	f043 0301 	orr.w	r3, r3, #1
 8010f70:	6003      	str	r3, [r0, #0]
 8010f72:	4770      	bx	lr
	...

08010f80 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8010f80:	060b      	lsls	r3, r1, #24
 8010f82:	d50c      	bpl.n	8010f9e <DMA_ITConfig+0x1e>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8010f84:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 8010f86:	b1aa      	cbz	r2, 8010fb4 <DMA_ITConfig+0x34>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8010f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8010f8c:	2980      	cmp	r1, #128	; 0x80
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8010f8e:	6143      	str	r3, [r0, #20]
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8010f90:	d00f      	beq.n	8010fb2 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8010f92:	6803      	ldr	r3, [r0, #0]
 8010f94:	f001 011e 	and.w	r1, r1, #30
 8010f98:	4319      	orrs	r1, r3
 8010f9a:	6001      	str	r1, [r0, #0]
 8010f9c:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8010f9e:	2980      	cmp	r1, #128	; 0x80
 8010fa0:	d007      	beq.n	8010fb2 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
 8010fa2:	2a00      	cmp	r2, #0
 8010fa4:	d1f5      	bne.n	8010f92 <DMA_ITConfig+0x12>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8010fa6:	6803      	ldr	r3, [r0, #0]
 8010fa8:	f001 011e 	and.w	r1, r1, #30
 8010fac:	ea23 0101 	bic.w	r1, r3, r1
 8010fb0:	6001      	str	r1, [r0, #0]
 8010fb2:	4770      	bx	lr
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8010fb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8010fb8:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8010fba:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8010fbc:	d1f3      	bne.n	8010fa6 <DMA_ITConfig+0x26>
 8010fbe:	4770      	bx	lr

08010fc0 <EXTI_GetITStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8010fc0:	4b03      	ldr	r3, [pc, #12]	; (8010fd0 <EXTI_GetITStatus+0x10>)
 8010fc2:	695b      	ldr	r3, [r3, #20]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8010fc4:	4203      	tst	r3, r0
  
}
 8010fc6:	bf14      	ite	ne
 8010fc8:	2001      	movne	r0, #1
 8010fca:	2000      	moveq	r0, #0
 8010fcc:	4770      	bx	lr
 8010fce:	bf00      	nop
 8010fd0:	40013c00 	.word	0x40013c00
	...

08010fe0 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8010fe0:	4b01      	ldr	r3, [pc, #4]	; (8010fe8 <EXTI_ClearITPendingBit+0x8>)
 8010fe2:	6158      	str	r0, [r3, #20]
 8010fe4:	4770      	bx	lr
 8010fe6:	bf00      	nop
 8010fe8:	40013c00 	.word	0x40013c00
 8010fec:	00000000 	.word	0x00000000

08010ff0 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010ff0:	b929      	cbnz	r1, 8010ffe <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8010ff2:	4a05      	ldr	r2, [pc, #20]	; (8011008 <RCC_AHB1PeriphClockCmd+0x18>)
 8010ff4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8010ff6:	ea23 0000 	bic.w	r0, r3, r0
 8010ffa:	6310      	str	r0, [r2, #48]	; 0x30
 8010ffc:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8010ffe:	4b02      	ldr	r3, [pc, #8]	; (8011008 <RCC_AHB1PeriphClockCmd+0x18>)
 8011000:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011002:	4310      	orrs	r0, r2
 8011004:	6318      	str	r0, [r3, #48]	; 0x30
 8011006:	4770      	bx	lr
 8011008:	40023800 	.word	0x40023800
 801100c:	00000000 	.word	0x00000000

08011010 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011010:	b929      	cbnz	r1, 801101e <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8011012:	4a05      	ldr	r2, [pc, #20]	; (8011028 <RCC_APB1PeriphClockCmd+0x18>)
 8011014:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8011016:	ea23 0000 	bic.w	r0, r3, r0
 801101a:	6410      	str	r0, [r2, #64]	; 0x40
 801101c:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 801101e:	4b02      	ldr	r3, [pc, #8]	; (8011028 <RCC_APB1PeriphClockCmd+0x18>)
 8011020:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011022:	4310      	orrs	r0, r2
 8011024:	6418      	str	r0, [r3, #64]	; 0x40
 8011026:	4770      	bx	lr
 8011028:	40023800 	.word	0x40023800
 801102c:	00000000 	.word	0x00000000

08011030 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011030:	b929      	cbnz	r1, 801103e <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8011032:	4a05      	ldr	r2, [pc, #20]	; (8011048 <RCC_APB2PeriphClockCmd+0x18>)
 8011034:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8011036:	ea23 0000 	bic.w	r0, r3, r0
 801103a:	6450      	str	r0, [r2, #68]	; 0x44
 801103c:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 801103e:	4b02      	ldr	r3, [pc, #8]	; (8011048 <RCC_APB2PeriphClockCmd+0x18>)
 8011040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011042:	4310      	orrs	r0, r2
 8011044:	6458      	str	r0, [r3, #68]	; 0x44
 8011046:	4770      	bx	lr
 8011048:	40023800 	.word	0x40023800
 801104c:	00000000 	.word	0x00000000

08011050 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011050:	b929      	cbnz	r1, 801105e <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8011052:	4a05      	ldr	r2, [pc, #20]	; (8011068 <RCC_APB1PeriphResetCmd+0x18>)
 8011054:	6a13      	ldr	r3, [r2, #32]
 8011056:	ea23 0000 	bic.w	r0, r3, r0
 801105a:	6210      	str	r0, [r2, #32]
 801105c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 801105e:	4b02      	ldr	r3, [pc, #8]	; (8011068 <RCC_APB1PeriphResetCmd+0x18>)
 8011060:	6a1a      	ldr	r2, [r3, #32]
 8011062:	4310      	orrs	r0, r2
 8011064:	6218      	str	r0, [r3, #32]
 8011066:	4770      	bx	lr
 8011068:	40023800 	.word	0x40023800
 801106c:	00000000 	.word	0x00000000

08011070 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011070:	b929      	cbnz	r1, 801107e <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8011072:	4a05      	ldr	r2, [pc, #20]	; (8011088 <RCC_APB2PeriphResetCmd+0x18>)
 8011074:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8011076:	ea23 0000 	bic.w	r0, r3, r0
 801107a:	6250      	str	r0, [r2, #36]	; 0x24
 801107c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 801107e:	4b02      	ldr	r3, [pc, #8]	; (8011088 <RCC_APB2PeriphResetCmd+0x18>)
 8011080:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011082:	4310      	orrs	r0, r2
 8011084:	6258      	str	r0, [r3, #36]	; 0x24
 8011086:	4770      	bx	lr
 8011088:	40023800 	.word	0x40023800
 801108c:	00000000 	.word	0x00000000

08011090 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8011090:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8011092:	4b60      	ldr	r3, [pc, #384]	; (8011214 <TIM_DeInit+0x184>)
 8011094:	4298      	cmp	r0, r3
 8011096:	d035      	beq.n	8011104 <TIM_DeInit+0x74>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8011098:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 801109c:	d03c      	beq.n	8011118 <TIM_DeInit+0x88>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 801109e:	4b5e      	ldr	r3, [pc, #376]	; (8011218 <TIM_DeInit+0x188>)
 80110a0:	4298      	cmp	r0, r3
 80110a2:	d043      	beq.n	801112c <TIM_DeInit+0x9c>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 80110a4:	4b5d      	ldr	r3, [pc, #372]	; (801121c <TIM_DeInit+0x18c>)
 80110a6:	4298      	cmp	r0, r3
 80110a8:	d04a      	beq.n	8011140 <TIM_DeInit+0xb0>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 80110aa:	4b5d      	ldr	r3, [pc, #372]	; (8011220 <TIM_DeInit+0x190>)
 80110ac:	4298      	cmp	r0, r3
 80110ae:	d051      	beq.n	8011154 <TIM_DeInit+0xc4>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 80110b0:	4b5c      	ldr	r3, [pc, #368]	; (8011224 <TIM_DeInit+0x194>)
 80110b2:	4298      	cmp	r0, r3
 80110b4:	d058      	beq.n	8011168 <TIM_DeInit+0xd8>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 80110b6:	4b5c      	ldr	r3, [pc, #368]	; (8011228 <TIM_DeInit+0x198>)
 80110b8:	4298      	cmp	r0, r3
 80110ba:	d05f      	beq.n	801117c <TIM_DeInit+0xec>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 80110bc:	4b5b      	ldr	r3, [pc, #364]	; (801122c <TIM_DeInit+0x19c>)
 80110be:	4298      	cmp	r0, r3
 80110c0:	d066      	beq.n	8011190 <TIM_DeInit+0x100>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 80110c2:	4b5b      	ldr	r3, [pc, #364]	; (8011230 <TIM_DeInit+0x1a0>)
 80110c4:	4298      	cmp	r0, r3
 80110c6:	d06d      	beq.n	80111a4 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 80110c8:	4b5a      	ldr	r3, [pc, #360]	; (8011234 <TIM_DeInit+0x1a4>)
 80110ca:	4298      	cmp	r0, r3
 80110cc:	d076      	beq.n	80111bc <TIM_DeInit+0x12c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 80110ce:	4b5a      	ldr	r3, [pc, #360]	; (8011238 <TIM_DeInit+0x1a8>)
 80110d0:	4298      	cmp	r0, r3
 80110d2:	d07f      	beq.n	80111d4 <TIM_DeInit+0x144>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 80110d4:	4b59      	ldr	r3, [pc, #356]	; (801123c <TIM_DeInit+0x1ac>)
 80110d6:	4298      	cmp	r0, r3
 80110d8:	f000 8088 	beq.w	80111ec <TIM_DeInit+0x15c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 80110dc:	4b58      	ldr	r3, [pc, #352]	; (8011240 <TIM_DeInit+0x1b0>)
 80110de:	4298      	cmp	r0, r3
 80110e0:	f000 808e 	beq.w	8011200 <TIM_DeInit+0x170>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 80110e4:	4b57      	ldr	r3, [pc, #348]	; (8011244 <TIM_DeInit+0x1b4>)
 80110e6:	4298      	cmp	r0, r3
 80110e8:	d000      	beq.n	80110ec <TIM_DeInit+0x5c>
 80110ea:	bd08      	pop	{r3, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80110ec:	2101      	movs	r1, #1
 80110ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80110f2:	f7ff ffad 	bl	8011050 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80110f6:	2100      	movs	r1, #0
 80110f8:	f44f 7080 	mov.w	r0, #256	; 0x100
    }   
  }
}
 80110fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8011100:	f7ff bfa6 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8011104:	2101      	movs	r1, #1
 8011106:	4608      	mov	r0, r1
 8011108:	f7ff ffb2 	bl	8011070 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 801110c:	2100      	movs	r1, #0
 801110e:	2001      	movs	r0, #1
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011110:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8011114:	f7ff bfac 	b.w	8011070 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8011118:	2101      	movs	r1, #1
 801111a:	4608      	mov	r0, r1
 801111c:	f7ff ff98 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8011120:	2100      	movs	r1, #0
 8011122:	2001      	movs	r0, #1
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011124:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8011128:	f7ff bf92 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 801112c:	2101      	movs	r1, #1
 801112e:	2002      	movs	r0, #2
 8011130:	f7ff ff8e 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8011134:	2100      	movs	r1, #0
 8011136:	2002      	movs	r0, #2
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011138:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 801113c:	f7ff bf88 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8011140:	2101      	movs	r1, #1
 8011142:	2004      	movs	r0, #4
 8011144:	f7ff ff84 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8011148:	2100      	movs	r1, #0
 801114a:	2004      	movs	r0, #4
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801114c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8011150:	f7ff bf7e 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8011154:	2101      	movs	r1, #1
 8011156:	2008      	movs	r0, #8
 8011158:	f7ff ff7a 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 801115c:	2100      	movs	r1, #0
 801115e:	2008      	movs	r0, #8
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011160:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8011164:	f7ff bf74 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8011168:	2101      	movs	r1, #1
 801116a:	2010      	movs	r0, #16
 801116c:	f7ff ff70 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8011170:	2100      	movs	r1, #0
 8011172:	2010      	movs	r0, #16
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011174:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8011178:	f7ff bf6a 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 801117c:	2101      	movs	r1, #1
 801117e:	2020      	movs	r0, #32
 8011180:	f7ff ff66 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8011184:	2100      	movs	r1, #0
 8011186:	2020      	movs	r0, #32
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011188:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 801118c:	f7ff bf60 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8011190:	2101      	movs	r1, #1
 8011192:	2002      	movs	r0, #2
 8011194:	f7ff ff6c 	bl	8011070 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8011198:	2100      	movs	r1, #0
 801119a:	2002      	movs	r0, #2
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801119c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80111a0:	f7ff bf66 	b.w	8011070 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80111a4:	2101      	movs	r1, #1
 80111a6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80111aa:	f7ff ff61 	bl	8011070 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80111ae:	2100      	movs	r1, #0
 80111b0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80111b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80111b8:	f7ff bf5a 	b.w	8011070 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80111bc:	2101      	movs	r1, #1
 80111be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80111c2:	f7ff ff55 	bl	8011070 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80111c6:	2100      	movs	r1, #0
 80111c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80111cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80111d0:	f7ff bf4e 	b.w	8011070 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80111d4:	2101      	movs	r1, #1
 80111d6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80111da:	f7ff ff49 	bl	8011070 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80111de:	2100      	movs	r1, #0
 80111e0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80111e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80111e8:	f7ff bf42 	b.w	8011070 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80111ec:	2101      	movs	r1, #1
 80111ee:	2040      	movs	r0, #64	; 0x40
 80111f0:	f7ff ff2e 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80111f4:	2100      	movs	r1, #0
 80111f6:	2040      	movs	r0, #64	; 0x40
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80111f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80111fc:	f7ff bf28 	b.w	8011050 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8011200:	2101      	movs	r1, #1
 8011202:	2080      	movs	r0, #128	; 0x80
 8011204:	f7ff ff24 	bl	8011050 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8011208:	2100      	movs	r1, #0
 801120a:	2080      	movs	r0, #128	; 0x80
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801120c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8011210:	f7ff bf1e 	b.w	8011050 <RCC_APB1PeriphResetCmd>
 8011214:	40010000 	.word	0x40010000
 8011218:	40000400 	.word	0x40000400
 801121c:	40000800 	.word	0x40000800
 8011220:	40000c00 	.word	0x40000c00
 8011224:	40001000 	.word	0x40001000
 8011228:	40001400 	.word	0x40001400
 801122c:	40010400 	.word	0x40010400
 8011230:	40014000 	.word	0x40014000
 8011234:	40014400 	.word	0x40014400
 8011238:	40014800 	.word	0x40014800
 801123c:	40001800 	.word	0x40001800
 8011240:	40001c00 	.word	0x40001c00
 8011244:	40002000 	.word	0x40002000
	...

08011250 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011250:	4a22      	ldr	r2, [pc, #136]	; (80112dc <TIM_TimeBaseInit+0x8c>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8011252:	6803      	ldr	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011254:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8011256:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011258:	d012      	beq.n	8011280 <TIM_TimeBaseInit+0x30>
 801125a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801125e:	4290      	cmp	r0, r2
 8011260:	d00e      	beq.n	8011280 <TIM_TimeBaseInit+0x30>
 8011262:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8011266:	d00b      	beq.n	8011280 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8011268:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 801126c:	4290      	cmp	r0, r2
 801126e:	d007      	beq.n	8011280 <TIM_TimeBaseInit+0x30>
 8011270:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011274:	4290      	cmp	r0, r2
 8011276:	d003      	beq.n	8011280 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8011278:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801127c:	4290      	cmp	r0, r2
 801127e:	d103      	bne.n	8011288 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8011280:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8011282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8011286:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8011288:	4a15      	ldr	r2, [pc, #84]	; (80112e0 <TIM_TimeBaseInit+0x90>)
 801128a:	4290      	cmp	r0, r2
 801128c:	d01e      	beq.n	80112cc <TIM_TimeBaseInit+0x7c>
 801128e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011292:	4290      	cmp	r0, r2
 8011294:	d01a      	beq.n	80112cc <TIM_TimeBaseInit+0x7c>
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8011296:	890a      	ldrh	r2, [r1, #8]
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8011298:	b470      	push	{r4, r5, r6}
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 801129a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 801129e:	4c0f      	ldr	r4, [pc, #60]	; (80112dc <TIM_TimeBaseInit+0x8c>)
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80112a0:	684e      	ldr	r6, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80112a2:	880d      	ldrh	r5, [r1, #0]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80112a4:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80112a6:	4313      	orrs	r3, r2
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80112a8:	42a0      	cmp	r0, r4
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80112aa:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80112ac:	62c6      	str	r6, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80112ae:	6285      	str	r5, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80112b0:	d006      	beq.n	80112c0 <TIM_TimeBaseInit+0x70>
 80112b2:	4b0c      	ldr	r3, [pc, #48]	; (80112e4 <TIM_TimeBaseInit+0x94>)
 80112b4:	4298      	cmp	r0, r3
 80112b6:	d003      	beq.n	80112c0 <TIM_TimeBaseInit+0x70>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80112b8:	2301      	movs	r3, #1
 80112ba:	6143      	str	r3, [r0, #20]
}
 80112bc:	bc70      	pop	{r4, r5, r6}
 80112be:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80112c0:	7a8b      	ldrb	r3, [r1, #10]
 80112c2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80112c4:	2301      	movs	r3, #1
 80112c6:	6143      	str	r3, [r0, #20]
}
 80112c8:	bc70      	pop	{r4, r5, r6}
 80112ca:	4770      	bx	lr
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80112cc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80112ce:	684a      	ldr	r2, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80112d0:	880b      	ldrh	r3, [r1, #0]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80112d2:	62c2      	str	r2, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80112d4:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80112d6:	2301      	movs	r3, #1
 80112d8:	6143      	str	r3, [r0, #20]
 80112da:	4770      	bx	lr
 80112dc:	40010000 	.word	0x40010000
 80112e0:	40001000 	.word	0x40001000
 80112e4:	40010400 	.word	0x40010400
	...

080112f0 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80112f0:	b929      	cbnz	r1, 80112fe <TIM_ARRPreloadConfig+0xe>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80112f2:	6802      	ldr	r2, [r0, #0]
 80112f4:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80112f8:	4013      	ands	r3, r2
 80112fa:	6003      	str	r3, [r0, #0]
 80112fc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80112fe:	6803      	ldr	r3, [r0, #0]
 8011300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011304:	6003      	str	r3, [r0, #0]
 8011306:	4770      	bx	lr
	...

08011310 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8011310:	b929      	cbnz	r1, 801131e <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8011312:	6802      	ldr	r2, [r0, #0]
 8011314:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8011318:	4013      	ands	r3, r2
 801131a:	6003      	str	r3, [r0, #0]
 801131c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 801131e:	6803      	ldr	r3, [r0, #0]
 8011320:	f043 0301 	orr.w	r3, r3, #1
 8011324:	6003      	str	r3, [r0, #0]
 8011326:	4770      	bx	lr
	...

08011330 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8011330:	6a02      	ldr	r2, [r0, #32]
 8011332:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8011336:	4013      	ands	r3, r2
 8011338:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801133a:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 801133c:	884a      	ldrh	r2, [r1, #2]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801133e:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011340:	898b      	ldrh	r3, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011342:	6844      	ldr	r4, [r0, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011344:	4f15      	ldr	r7, [pc, #84]	; (801139c <TIM_OC1Init+0x6c>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011346:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 801134a:	f64f 76fd 	movw	r6, #65533	; 0xfffd
 801134e:	402e      	ands	r6, r5
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011350:	4313      	orrs	r3, r2
 8011352:	4333      	orrs	r3, r6
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8011354:	f64f 758c 	movw	r5, #65420	; 0xff8c
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011358:	880e      	ldrh	r6, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 801135a:	ea0e 0505 	and.w	r5, lr, r5
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801135e:	42b8      	cmp	r0, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011360:	b2a2      	uxth	r2, r4
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011362:	b29b      	uxth	r3, r3
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011364:	ea45 0406 	orr.w	r4, r5, r6
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011368:	d008      	beq.n	801137c <TIM_OC1Init+0x4c>
 801136a:	4d0d      	ldr	r5, [pc, #52]	; (80113a0 <TIM_OC1Init+0x70>)
 801136c:	42a8      	cmp	r0, r5
 801136e:	d005      	beq.n	801137c <TIM_OC1Init+0x4c>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8011370:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011372:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011374:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8011376:	6341      	str	r1, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011378:	6203      	str	r3, [r0, #32]
 801137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 801137c:	89ce      	ldrh	r6, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801137e:	8a0f      	ldrh	r7, [r1, #16]
 8011380:	8a4d      	ldrh	r5, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8011382:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8011386:	4333      	orrs	r3, r6
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8011388:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 801138c:	888e      	ldrh	r6, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801138e:	433d      	orrs	r5, r7
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8011390:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8011394:	432a      	orrs	r2, r5
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8011396:	4333      	orrs	r3, r6
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8011398:	b292      	uxth	r2, r2
 801139a:	e7e9      	b.n	8011370 <TIM_OC1Init+0x40>
 801139c:	40010000 	.word	0x40010000
 80113a0:	40010400 	.word	0x40010400
	...

080113b0 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80113b0:	6a02      	ldr	r2, [r0, #32]
 80113b2:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80113b6:	4013      	ands	r3, r2
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80113b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80113ba:	6203      	str	r3, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80113bc:	884a      	ldrh	r2, [r1, #2]
 80113be:	898c      	ldrh	r4, [r1, #12]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80113c0:	f8d0 e020 	ldr.w	lr, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80113c4:	6846      	ldr	r6, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80113c6:	6987      	ldr	r7, [r0, #24]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80113c8:	4d18      	ldr	r5, [pc, #96]	; (801142c <TIM_OC2Init+0x7c>)
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80113ca:	4314      	orrs	r4, r2
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80113cc:	f648 42ff 	movw	r2, #36095	; 0x8cff
 80113d0:	403a      	ands	r2, r7
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80113d2:	f64f 73df 	movw	r3, #65503	; 0xffdf
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80113d6:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80113d8:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80113dc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80113e0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80113e4:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80113e6:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80113e8:	b2b4      	uxth	r4, r6
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80113ea:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80113ec:	d009      	beq.n	8011402 <TIM_OC2Init+0x52>
 80113ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80113f2:	42a8      	cmp	r0, r5
 80113f4:	d005      	beq.n	8011402 <TIM_OC2Init+0x52>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80113f6:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80113f8:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80113fa:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80113fc:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80113fe:	6203      	str	r3, [r0, #32]
 8011400:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8011402:	89cd      	ldrh	r5, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011404:	8a0f      	ldrh	r7, [r1, #16]
 8011406:	8a4e      	ldrh	r6, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8011408:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 801140c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8011410:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 8011414:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8011416:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8011418:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 801141c:	433e      	orrs	r6, r7
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 801141e:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011422:	ea44 0486 	orr.w	r4, r4, r6, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8011426:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011428:	b2a4      	uxth	r4, r4
 801142a:	e7e4      	b.n	80113f6 <TIM_OC2Init+0x46>
 801142c:	40010000 	.word	0x40010000

08011430 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8011430:	6a02      	ldr	r2, [r0, #32]
 8011432:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8011436:	4013      	ands	r3, r2
 8011438:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801143a:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 801143c:	884a      	ldrh	r2, [r1, #2]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801143e:	f8d0 e020 	ldr.w	lr, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011442:	898c      	ldrh	r4, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011444:	6845      	ldr	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011446:	4e1a      	ldr	r6, [pc, #104]	; (80114b0 <TIM_OC3Init+0x80>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011448:	69c7      	ldr	r7, [r0, #28]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 801144a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 801144e:	4314      	orrs	r4, r2
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8011450:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011454:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8011458:	f64f 728c 	movw	r2, #65420	; 0xff8c
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 801145c:	880c      	ldrh	r4, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 801145e:	403a      	ands	r2, r7
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011460:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011462:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011464:	b2ad      	uxth	r5, r5
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011466:	ea42 0204 	orr.w	r2, r2, r4
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801146a:	d009      	beq.n	8011480 <TIM_OC3Init+0x50>
 801146c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8011470:	42b0      	cmp	r0, r6
 8011472:	d005      	beq.n	8011480 <TIM_OC3Init+0x50>
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8011474:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011476:	6045      	str	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011478:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 801147a:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801147c:	6203      	str	r3, [r0, #32]
 801147e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8011480:	89ce      	ldrh	r6, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8011482:	8a0c      	ldrh	r4, [r1, #16]
 8011484:	f8b1 e012 	ldrh.w	lr, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8011488:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 801148c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8011490:	f64f 36ff 	movw	r6, #64511	; 0xfbff
 8011494:	401e      	ands	r6, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8011496:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8011498:	f425 5740 	bic.w	r7, r5, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 801149c:	ea44 050e 	orr.w	r5, r4, lr
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80114a0:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80114a4:	ea47 1505 	orr.w	r5, r7, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80114a8:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80114aa:	b2ad      	uxth	r5, r5
 80114ac:	e7e2      	b.n	8011474 <TIM_OC3Init+0x44>
 80114ae:	bf00      	nop
 80114b0:	40010000 	.word	0x40010000
	...

080114c0 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80114c0:	6a02      	ldr	r2, [r0, #32]
 80114c2:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80114c6:	4013      	ands	r3, r2
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80114c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80114ca:	6203      	str	r3, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80114cc:	884a      	ldrh	r2, [r1, #2]
 80114ce:	898d      	ldrh	r5, [r1, #12]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80114d0:	f8d0 e020 	ldr.w	lr, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80114d4:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80114d6:	69c7      	ldr	r7, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80114d8:	4e11      	ldr	r6, [pc, #68]	; (8011520 <TIM_OC4Init+0x60>)
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80114da:	4315      	orrs	r5, r2
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80114dc:	f648 42ff 	movw	r2, #36095	; 0x8cff
 80114e0:	403a      	ands	r2, r7
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80114e2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80114e6:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80114e8:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80114ec:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80114f0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80114f4:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80114f6:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80114f8:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80114fa:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80114fc:	d008      	beq.n	8011510 <TIM_OC4Init+0x50>
 80114fe:	4d09      	ldr	r5, [pc, #36]	; (8011524 <TIM_OC4Init+0x64>)
 8011500:	42a8      	cmp	r0, r5
 8011502:	d005      	beq.n	8011510 <TIM_OC4Init+0x50>
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8011504:	6889      	ldr	r1, [r1, #8]
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011506:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8011508:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 801150a:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801150c:	6203      	str	r3, [r0, #32]
 801150e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8011510:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8011512:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8011516:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 801151a:	b2a4      	uxth	r4, r4
 801151c:	e7f2      	b.n	8011504 <TIM_OC4Init+0x44>
 801151e:	bf00      	nop
 8011520:	40010000 	.word	0x40010000
 8011524:	40010400 	.word	0x40010400
	...

08011530 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8011530:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8011532:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8011536:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8011538:	4319      	orrs	r1, r3
 801153a:	6181      	str	r1, [r0, #24]
 801153c:	4770      	bx	lr
 801153e:	bf00      	nop

08011540 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8011540:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8011542:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8011546:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8011548:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 801154c:	b289      	uxth	r1, r1
 801154e:	6181      	str	r1, [r0, #24]
 8011550:	4770      	bx	lr
 8011552:	bf00      	nop
	...

08011560 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8011560:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8011562:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8011566:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8011568:	4319      	orrs	r1, r3
 801156a:	61c1      	str	r1, [r0, #28]
 801156c:	4770      	bx	lr
 801156e:	bf00      	nop

08011570 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8011570:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8011572:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8011576:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8011578:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 801157c:	b289      	uxth	r1, r1
 801157e:	61c1      	str	r1, [r0, #28]
 8011580:	4770      	bx	lr
 8011582:	bf00      	nop
	...

08011590 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8011590:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8011592:	884b      	ldrh	r3, [r1, #2]
 8011594:	f8b1 e000 	ldrh.w	lr, [r1]
 8011598:	888f      	ldrh	r7, [r1, #4]
 801159a:	88ce      	ldrh	r6, [r1, #6]
 801159c:	890d      	ldrh	r5, [r1, #8]
 801159e:	894c      	ldrh	r4, [r1, #10]
 80115a0:	898a      	ldrh	r2, [r1, #12]
 80115a2:	ea4e 0303 	orr.w	r3, lr, r3
 80115a6:	433b      	orrs	r3, r7
 80115a8:	4333      	orrs	r3, r6
 80115aa:	432b      	orrs	r3, r5
 80115ac:	4323      	orrs	r3, r4
 80115ae:	4313      	orrs	r3, r2
 80115b0:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80115b2:	6443      	str	r3, [r0, #68]	; 0x44
 80115b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80115b6:	bf00      	nop
	...

080115c0 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80115c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80115c2:	b919      	cbnz	r1, 80115cc <TIM_CtrlPWMOutputs+0xc>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80115c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80115c8:	6443      	str	r3, [r0, #68]	; 0x44
 80115ca:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80115cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80115d0:	6443      	str	r3, [r0, #68]	; 0x44
 80115d2:	4770      	bx	lr
	...

080115e0 <TIM_CCPreloadControl>:
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80115e0:	b929      	cbnz	r1, 80115ee <TIM_CCPreloadControl+0xe>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80115e2:	6842      	ldr	r2, [r0, #4]
 80115e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80115e8:	4013      	ands	r3, r2
 80115ea:	6043      	str	r3, [r0, #4]
 80115ec:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80115ee:	6843      	ldr	r3, [r0, #4]
 80115f0:	f043 0301 	orr.w	r3, r3, #1
 80115f4:	6043      	str	r3, [r0, #4]
 80115f6:	4770      	bx	lr
	...

08011600 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8011600:	43c9      	mvns	r1, r1
 8011602:	b289      	uxth	r1, r1
 8011604:	6101      	str	r1, [r0, #16]
 8011606:	4770      	bx	lr
	...

08011610 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011610:	6882      	ldr	r2, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8011612:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8011616:	4013      	ands	r3, r2

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011618:	4319      	orrs	r1, r3
 801161a:	6081      	str	r1, [r0, #8]
 801161c:	4770      	bx	lr
 801161e:	bf00      	nop

08011620 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8011620:	6842      	ldr	r2, [r0, #4]
 8011622:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8011626:	4013      	ands	r3, r2
 8011628:	6043      	str	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 801162a:	6843      	ldr	r3, [r0, #4]
 801162c:	4319      	orrs	r1, r3
 801162e:	6041      	str	r1, [r0, #4]
 8011630:	4770      	bx	lr
 8011632:	bf00      	nop
	...

08011640 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8011640:	6882      	ldr	r2, [r0, #8]
 8011642:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8011646:	4013      	ands	r3, r2
 8011648:	6083      	str	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 801164a:	6883      	ldr	r3, [r0, #8]
 801164c:	4319      	orrs	r1, r3
 801164e:	6081      	str	r1, [r0, #8]
 8011650:	4770      	bx	lr
 8011652:	bf00      	nop
	...

08011660 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8011660:	6882      	ldr	r2, [r0, #8]
 8011662:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8011666:	4013      	ands	r3, r2
 8011668:	6083      	str	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 801166a:	6883      	ldr	r3, [r0, #8]
 801166c:	4319      	orrs	r1, r3
 801166e:	6081      	str	r1, [r0, #8]
 8011670:	4770      	bx	lr
 8011672:	bf00      	nop
	...

08011680 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 8011680:	4a03      	ldr	r2, [pc, #12]	; (8011690 <WWDG_SetPrescaler+0x10>)
 8011682:	6853      	ldr	r3, [r2, #4]
 8011684:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8011688:	4318      	orrs	r0, r3
  /* Store the new value */
  WWDG->CFR = tmpreg;
 801168a:	6050      	str	r0, [r2, #4]
 801168c:	4770      	bx	lr
 801168e:	bf00      	nop
 8011690:	40002c00 	.word	0x40002c00
	...

080116a0 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 80116a0:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 80116a2:	4a08      	ldr	r2, [pc, #32]	; (80116c4 <WWDG_SetWindowValue+0x24>)
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
  __IO uint32_t tmpreg = 0;
 80116a4:	2300      	movs	r3, #0
 80116a6:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 80116a8:	6853      	ldr	r3, [r2, #4]
 80116aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80116ae:	9301      	str	r3, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 80116b0:	9b01      	ldr	r3, [sp, #4]
 80116b2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80116b6:	4303      	orrs	r3, r0
 80116b8:	9301      	str	r3, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 80116ba:	9b01      	ldr	r3, [sp, #4]
 80116bc:	6053      	str	r3, [r2, #4]
}
 80116be:	b002      	add	sp, #8
 80116c0:	4770      	bx	lr
 80116c2:	bf00      	nop
 80116c4:	40002c00 	.word	0x40002c00
	...

080116d0 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 80116d0:	4b02      	ldr	r3, [pc, #8]	; (80116dc <WWDG_SetCounter+0xc>)
 80116d2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80116d6:	6018      	str	r0, [r3, #0]
 80116d8:	4770      	bx	lr
 80116da:	bf00      	nop
 80116dc:	40002c00 	.word	0x40002c00

080116e0 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 80116e0:	4b02      	ldr	r3, [pc, #8]	; (80116ec <WWDG_Enable+0xc>)
 80116e2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80116e6:	6018      	str	r0, [r3, #0]
 80116e8:	4770      	bx	lr
 80116ea:	bf00      	nop
 80116ec:	40002c00 	.word	0x40002c00

080116f0 <main>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int main(void)
{
 80116f0:	b508      	push	{r3, lr}
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void main_init(void)
{
	bldc_init();
 80116f2:	f7fe fa4d 	bl	800fb90 <bldc_init>

	test.print();

	//-- BLDC 
	//
	bldc_start();
 80116f6:	f7fe fa63 	bl	800fbc0 <bldc_start>


	return 0;
}
 80116fa:	2000      	movs	r0, #0
 80116fc:	bd08      	pop	{r3, pc}
 80116fe:	bf00      	nop

08011700 <cosf>:
 8011700:	b500      	push	{lr}
 8011702:	ee10 3a10 	vmov	r3, s0
 8011706:	4a20      	ldr	r2, [pc, #128]	; (8011788 <cosf+0x88>)
 8011708:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801170c:	4293      	cmp	r3, r2
 801170e:	b083      	sub	sp, #12
 8011710:	dd19      	ble.n	8011746 <cosf+0x46>
 8011712:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8011716:	db04      	blt.n	8011722 <cosf+0x22>
 8011718:	ee30 0a40 	vsub.f32	s0, s0, s0
 801171c:	b003      	add	sp, #12
 801171e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011722:	4668      	mov	r0, sp
 8011724:	f000 f8dc 	bl	80118e0 <__ieee754_rem_pio2f>
 8011728:	f000 0003 	and.w	r0, r0, #3
 801172c:	2801      	cmp	r0, #1
 801172e:	d01a      	beq.n	8011766 <cosf+0x66>
 8011730:	2802      	cmp	r0, #2
 8011732:	d00f      	beq.n	8011754 <cosf+0x54>
 8011734:	b300      	cbz	r0, 8011778 <cosf+0x78>
 8011736:	2001      	movs	r0, #1
 8011738:	eddd 0a01 	vldr	s1, [sp, #4]
 801173c:	ed9d 0a00 	vldr	s0, [sp]
 8011740:	f000 fe16 	bl	8012370 <__kernel_sinf>
 8011744:	e7ea      	b.n	801171c <cosf+0x1c>
 8011746:	eddf 0a11 	vldr	s1, [pc, #68]	; 801178c <cosf+0x8c>
 801174a:	f000 fa71 	bl	8011c30 <__kernel_cosf>
 801174e:	b003      	add	sp, #12
 8011750:	f85d fb04 	ldr.w	pc, [sp], #4
 8011754:	eddd 0a01 	vldr	s1, [sp, #4]
 8011758:	ed9d 0a00 	vldr	s0, [sp]
 801175c:	f000 fa68 	bl	8011c30 <__kernel_cosf>
 8011760:	eeb1 0a40 	vneg.f32	s0, s0
 8011764:	e7da      	b.n	801171c <cosf+0x1c>
 8011766:	eddd 0a01 	vldr	s1, [sp, #4]
 801176a:	ed9d 0a00 	vldr	s0, [sp]
 801176e:	f000 fdff 	bl	8012370 <__kernel_sinf>
 8011772:	eeb1 0a40 	vneg.f32	s0, s0
 8011776:	e7d1      	b.n	801171c <cosf+0x1c>
 8011778:	eddd 0a01 	vldr	s1, [sp, #4]
 801177c:	ed9d 0a00 	vldr	s0, [sp]
 8011780:	f000 fa56 	bl	8011c30 <__kernel_cosf>
 8011784:	e7ca      	b.n	801171c <cosf+0x1c>
 8011786:	bf00      	nop
 8011788:	3f490fd8 	.word	0x3f490fd8
 801178c:	00000000 	.word	0x00000000

08011790 <sinf>:
 8011790:	b500      	push	{lr}
 8011792:	ee10 3a10 	vmov	r3, s0
 8011796:	4a21      	ldr	r2, [pc, #132]	; (801181c <sinf+0x8c>)
 8011798:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801179c:	4293      	cmp	r3, r2
 801179e:	b083      	sub	sp, #12
 80117a0:	dd1a      	ble.n	80117d8 <sinf+0x48>
 80117a2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80117a6:	db04      	blt.n	80117b2 <sinf+0x22>
 80117a8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80117ac:	b003      	add	sp, #12
 80117ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80117b2:	4668      	mov	r0, sp
 80117b4:	f000 f894 	bl	80118e0 <__ieee754_rem_pio2f>
 80117b8:	f000 0003 	and.w	r0, r0, #3
 80117bc:	2801      	cmp	r0, #1
 80117be:	d01d      	beq.n	80117fc <sinf+0x6c>
 80117c0:	2802      	cmp	r0, #2
 80117c2:	d011      	beq.n	80117e8 <sinf+0x58>
 80117c4:	b308      	cbz	r0, 801180a <sinf+0x7a>
 80117c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80117ca:	ed9d 0a00 	vldr	s0, [sp]
 80117ce:	f000 fa2f 	bl	8011c30 <__kernel_cosf>
 80117d2:	eeb1 0a40 	vneg.f32	s0, s0
 80117d6:	e7e9      	b.n	80117ac <sinf+0x1c>
 80117d8:	2000      	movs	r0, #0
 80117da:	eddf 0a11 	vldr	s1, [pc, #68]	; 8011820 <sinf+0x90>
 80117de:	f000 fdc7 	bl	8012370 <__kernel_sinf>
 80117e2:	b003      	add	sp, #12
 80117e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80117e8:	2001      	movs	r0, #1
 80117ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80117ee:	ed9d 0a00 	vldr	s0, [sp]
 80117f2:	f000 fdbd 	bl	8012370 <__kernel_sinf>
 80117f6:	eeb1 0a40 	vneg.f32	s0, s0
 80117fa:	e7d7      	b.n	80117ac <sinf+0x1c>
 80117fc:	eddd 0a01 	vldr	s1, [sp, #4]
 8011800:	ed9d 0a00 	vldr	s0, [sp]
 8011804:	f000 fa14 	bl	8011c30 <__kernel_cosf>
 8011808:	e7d0      	b.n	80117ac <sinf+0x1c>
 801180a:	2001      	movs	r0, #1
 801180c:	eddd 0a01 	vldr	s1, [sp, #4]
 8011810:	ed9d 0a00 	vldr	s0, [sp]
 8011814:	f000 fdac 	bl	8012370 <__kernel_sinf>
 8011818:	e7c8      	b.n	80117ac <sinf+0x1c>
 801181a:	bf00      	nop
 801181c:	3f490fd8 	.word	0x3f490fd8
	...

08011830 <sqrtf>:
 8011830:	b510      	push	{r4, lr}
 8011832:	ed2d 8b02 	vpush	{d8}
 8011836:	b08a      	sub	sp, #40	; 0x28
 8011838:	eeb0 8a40 	vmov.f32	s16, s0
 801183c:	f000 f9a0 	bl	8011b80 <__ieee754_sqrtf>
 8011840:	4b24      	ldr	r3, [pc, #144]	; (80118d4 <sqrtf+0xa4>)
 8011842:	f993 4000 	ldrsb.w	r4, [r3]
 8011846:	1c63      	adds	r3, r4, #1
 8011848:	d009      	beq.n	801185e <sqrtf+0x2e>
 801184a:	eeb4 8a48 	vcmp.f32	s16, s16
 801184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011852:	d604      	bvs.n	801185e <sqrtf+0x2e>
 8011854:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801185c:	d403      	bmi.n	8011866 <sqrtf+0x36>
 801185e:	b00a      	add	sp, #40	; 0x28
 8011860:	ecbd 8b02 	vpop	{d8}
 8011864:	bd10      	pop	{r4, pc}
 8011866:	2301      	movs	r3, #1
 8011868:	4a1b      	ldr	r2, [pc, #108]	; (80118d8 <sqrtf+0xa8>)
 801186a:	9300      	str	r3, [sp, #0]
 801186c:	ee18 0a10 	vmov	r0, s16
 8011870:	2300      	movs	r3, #0
 8011872:	9201      	str	r2, [sp, #4]
 8011874:	9308      	str	r3, [sp, #32]
 8011876:	f7fa fdc7 	bl	800c408 <__aeabi_f2d>
 801187a:	2200      	movs	r2, #0
 801187c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011880:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011884:	2300      	movs	r3, #0
 8011886:	b1bc      	cbz	r4, 80118b8 <sqrtf+0x88>
 8011888:	4610      	mov	r0, r2
 801188a:	4619      	mov	r1, r3
 801188c:	f7fa ff3a 	bl	800c704 <__aeabi_ddiv>
 8011890:	2c02      	cmp	r4, #2
 8011892:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011896:	d111      	bne.n	80118bc <sqrtf+0x8c>
 8011898:	f000 fe82 	bl	80125a0 <__errno>
 801189c:	2321      	movs	r3, #33	; 0x21
 801189e:	6003      	str	r3, [r0, #0]
 80118a0:	9b08      	ldr	r3, [sp, #32]
 80118a2:	b98b      	cbnz	r3, 80118c8 <sqrtf+0x98>
 80118a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118a8:	f7fb f81a 	bl	800c8e0 <__aeabi_d2f>
 80118ac:	ee00 0a10 	vmov	s0, r0
 80118b0:	b00a      	add	sp, #40	; 0x28
 80118b2:	ecbd 8b02 	vpop	{d8}
 80118b6:	bd10      	pop	{r4, pc}
 80118b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80118bc:	4668      	mov	r0, sp
 80118be:	f000 fd9f 	bl	8012400 <matherr>
 80118c2:	2800      	cmp	r0, #0
 80118c4:	d1ec      	bne.n	80118a0 <sqrtf+0x70>
 80118c6:	e7e7      	b.n	8011898 <sqrtf+0x68>
 80118c8:	f000 fe6a 	bl	80125a0 <__errno>
 80118cc:	9b08      	ldr	r3, [sp, #32]
 80118ce:	6003      	str	r3, [r0, #0]
 80118d0:	e7e8      	b.n	80118a4 <sqrtf+0x74>
 80118d2:	bf00      	nop
 80118d4:	2000080c 	.word	0x2000080c
 80118d8:	08012a30 	.word	0x08012a30
 80118dc:	00000000 	.word	0x00000000

080118e0 <__ieee754_rem_pio2f>:
 80118e0:	b570      	push	{r4, r5, r6, lr}
 80118e2:	ee10 3a10 	vmov	r3, s0
 80118e6:	4a96      	ldr	r2, [pc, #600]	; (8011b40 <__ieee754_rem_pio2f+0x260>)
 80118e8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80118ec:	4294      	cmp	r4, r2
 80118ee:	b086      	sub	sp, #24
 80118f0:	dd5f      	ble.n	80119b2 <__ieee754_rem_pio2f+0xd2>
 80118f2:	4a94      	ldr	r2, [pc, #592]	; (8011b44 <__ieee754_rem_pio2f+0x264>)
 80118f4:	4294      	cmp	r4, r2
 80118f6:	ee10 6a10 	vmov	r6, s0
 80118fa:	dc1b      	bgt.n	8011934 <__ieee754_rem_pio2f+0x54>
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	eddf 7a92 	vldr	s15, [pc, #584]	; 8011b48 <__ieee754_rem_pio2f+0x268>
 8011902:	4a92      	ldr	r2, [pc, #584]	; (8011b4c <__ieee754_rem_pio2f+0x26c>)
 8011904:	f024 040f 	bic.w	r4, r4, #15
 8011908:	f340 80d5 	ble.w	8011ab6 <__ieee754_rem_pio2f+0x1d6>
 801190c:	4294      	cmp	r4, r2
 801190e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011912:	d05e      	beq.n	80119d2 <__ieee754_rem_pio2f+0xf2>
 8011914:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8011b50 <__ieee754_rem_pio2f+0x270>
 8011918:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801191c:	2301      	movs	r3, #1
 801191e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011922:	edc0 6a00 	vstr	s13, [r0]
 8011926:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801192a:	edc0 7a01 	vstr	s15, [r0, #4]
 801192e:	4618      	mov	r0, r3
 8011930:	b006      	add	sp, #24
 8011932:	bd70      	pop	{r4, r5, r6, pc}
 8011934:	4a87      	ldr	r2, [pc, #540]	; (8011b54 <__ieee754_rem_pio2f+0x274>)
 8011936:	4294      	cmp	r4, r2
 8011938:	4605      	mov	r5, r0
 801193a:	dd5c      	ble.n	80119f6 <__ieee754_rem_pio2f+0x116>
 801193c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8011940:	da3f      	bge.n	80119c2 <__ieee754_rem_pio2f+0xe2>
 8011942:	15e2      	asrs	r2, r4, #23
 8011944:	3a86      	subs	r2, #134	; 0x86
 8011946:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 801194a:	ee07 3a10 	vmov	s14, r3
 801194e:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8011952:	eddf 7a81 	vldr	s15, [pc, #516]	; 8011b58 <__ieee754_rem_pio2f+0x278>
 8011956:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801195a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801195e:	edcd 6a03 	vstr	s13, [sp, #12]
 8011962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011966:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 801196a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801196e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011972:	edcd 6a04 	vstr	s13, [sp, #16]
 8011976:	ee67 7a27 	vmul.f32	s15, s14, s15
 801197a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801197e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011982:	edcd 7a05 	vstr	s15, [sp, #20]
 8011986:	f040 80b7 	bne.w	8011af8 <__ieee754_rem_pio2f+0x218>
 801198a:	eef5 6a40 	vcmp.f32	s13, #0.0
 801198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011992:	bf0c      	ite	eq
 8011994:	2301      	moveq	r3, #1
 8011996:	2302      	movne	r3, #2
 8011998:	4970      	ldr	r1, [pc, #448]	; (8011b5c <__ieee754_rem_pio2f+0x27c>)
 801199a:	9101      	str	r1, [sp, #4]
 801199c:	2102      	movs	r1, #2
 801199e:	9100      	str	r1, [sp, #0]
 80119a0:	a803      	add	r0, sp, #12
 80119a2:	4629      	mov	r1, r5
 80119a4:	f000 f9cc 	bl	8011d40 <__kernel_rem_pio2f>
 80119a8:	2e00      	cmp	r6, #0
 80119aa:	f2c0 8097 	blt.w	8011adc <__ieee754_rem_pio2f+0x1fc>
 80119ae:	4603      	mov	r3, r0
 80119b0:	e004      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 80119b2:	2200      	movs	r2, #0
 80119b4:	ed80 0a00 	vstr	s0, [r0]
 80119b8:	6042      	str	r2, [r0, #4]
 80119ba:	2300      	movs	r3, #0
 80119bc:	4618      	mov	r0, r3
 80119be:	b006      	add	sp, #24
 80119c0:	bd70      	pop	{r4, r5, r6, pc}
 80119c2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80119c6:	2300      	movs	r3, #0
 80119c8:	edc0 7a01 	vstr	s15, [r0, #4]
 80119cc:	edc0 7a00 	vstr	s15, [r0]
 80119d0:	e7f4      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 80119d2:	eddf 6a63 	vldr	s13, [pc, #396]	; 8011b60 <__ieee754_rem_pio2f+0x280>
 80119d6:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8011b64 <__ieee754_rem_pio2f+0x284>
 80119da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80119de:	2301      	movs	r3, #1
 80119e0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80119e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80119e8:	edc0 6a00 	vstr	s13, [r0]
 80119ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80119f0:	edc0 7a01 	vstr	s15, [r0, #4]
 80119f4:	e7e2      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 80119f6:	f000 fd0b 	bl	8012410 <fabsf>
 80119fa:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8011b68 <__ieee754_rem_pio2f+0x288>
 80119fe:	eddf 5a52 	vldr	s11, [pc, #328]	; 8011b48 <__ieee754_rem_pio2f+0x268>
 8011a02:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8011b50 <__ieee754_rem_pio2f+0x270>
 8011a06:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011a0a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8011a0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011a12:	ee17 3a90 	vmov	r3, s15
 8011a16:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011a1a:	2b1f      	cmp	r3, #31
 8011a1c:	eeb1 6a66 	vneg.f32	s12, s13
 8011a20:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011a24:	ee66 7a87 	vmul.f32	s15, s13, s14
 8011a28:	dc1d      	bgt.n	8011a66 <__ieee754_rem_pio2f+0x186>
 8011a2a:	4950      	ldr	r1, [pc, #320]	; (8011b6c <__ieee754_rem_pio2f+0x28c>)
 8011a2c:	1e58      	subs	r0, r3, #1
 8011a2e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8011a32:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8011a36:	428a      	cmp	r2, r1
 8011a38:	d015      	beq.n	8011a66 <__ieee754_rem_pio2f+0x186>
 8011a3a:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011a3e:	ed85 7a00 	vstr	s14, [r5]
 8011a42:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011a46:	2e00      	cmp	r6, #0
 8011a48:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011a4c:	ed85 0a01 	vstr	s0, [r5, #4]
 8011a50:	dab4      	bge.n	80119bc <__ieee754_rem_pio2f+0xdc>
 8011a52:	eeb1 7a47 	vneg.f32	s14, s14
 8011a56:	eeb1 0a40 	vneg.f32	s0, s0
 8011a5a:	ed85 7a00 	vstr	s14, [r5]
 8011a5e:	ed85 0a01 	vstr	s0, [r5, #4]
 8011a62:	425b      	negs	r3, r3
 8011a64:	e7aa      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 8011a66:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011a6a:	15e4      	asrs	r4, r4, #23
 8011a6c:	ee17 2a10 	vmov	r2, s14
 8011a70:	f3c2 52c7 	ubfx	r2, r2, #23, #8
 8011a74:	1aa2      	subs	r2, r4, r2
 8011a76:	2a08      	cmp	r2, #8
 8011a78:	dde1      	ble.n	8011a3e <__ieee754_rem_pio2f+0x15e>
 8011a7a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8011b60 <__ieee754_rem_pio2f+0x280>
 8011a7e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8011b64 <__ieee754_rem_pio2f+0x284>
 8011a82:	eef0 5a40 	vmov.f32	s11, s0
 8011a86:	eee6 5a27 	vfma.f32	s11, s12, s15
 8011a8a:	ee30 0a65 	vsub.f32	s0, s0, s11
 8011a8e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8011a92:	eef0 7a40 	vmov.f32	s15, s0
 8011a96:	eed6 7a87 	vfnms.f32	s15, s13, s14
 8011a9a:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8011a9e:	ee17 2a10 	vmov	r2, s14
 8011aa2:	f3c2 52c7 	ubfx	r2, r2, #23, #8
 8011aa6:	1aa4      	subs	r4, r4, r2
 8011aa8:	2c19      	cmp	r4, #25
 8011aaa:	dc3a      	bgt.n	8011b22 <__ieee754_rem_pio2f+0x242>
 8011aac:	ed85 7a00 	vstr	s14, [r5]
 8011ab0:	eeb0 0a65 	vmov.f32	s0, s11
 8011ab4:	e7c5      	b.n	8011a42 <__ieee754_rem_pio2f+0x162>
 8011ab6:	4294      	cmp	r4, r2
 8011ab8:	ee70 7a27 	vadd.f32	s15, s0, s15
 8011abc:	d01e      	beq.n	8011afc <__ieee754_rem_pio2f+0x21c>
 8011abe:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8011b50 <__ieee754_rem_pio2f+0x270>
 8011ac2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8011aca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011ace:	edc0 6a00 	vstr	s13, [r0]
 8011ad2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011ad6:	edc0 7a01 	vstr	s15, [r0, #4]
 8011ada:	e76f      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 8011adc:	ed95 7a00 	vldr	s14, [r5]
 8011ae0:	edd5 7a01 	vldr	s15, [r5, #4]
 8011ae4:	eeb1 7a47 	vneg.f32	s14, s14
 8011ae8:	eef1 7a67 	vneg.f32	s15, s15
 8011aec:	4243      	negs	r3, r0
 8011aee:	ed85 7a00 	vstr	s14, [r5]
 8011af2:	edc5 7a01 	vstr	s15, [r5, #4]
 8011af6:	e761      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 8011af8:	2303      	movs	r3, #3
 8011afa:	e74d      	b.n	8011998 <__ieee754_rem_pio2f+0xb8>
 8011afc:	eddf 6a18 	vldr	s13, [pc, #96]	; 8011b60 <__ieee754_rem_pio2f+0x280>
 8011b00:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8011b64 <__ieee754_rem_pio2f+0x284>
 8011b04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b08:	f04f 33ff 	mov.w	r3, #4294967295
 8011b0c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011b10:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011b14:	edc0 6a00 	vstr	s13, [r0]
 8011b18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011b1c:	edc0 7a01 	vstr	s15, [r0, #4]
 8011b20:	e74c      	b.n	80119bc <__ieee754_rem_pio2f+0xdc>
 8011b22:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8011b70 <__ieee754_rem_pio2f+0x290>
 8011b26:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8011b74 <__ieee754_rem_pio2f+0x294>
 8011b2a:	eeb0 0a65 	vmov.f32	s0, s11
 8011b2e:	eea6 0a07 	vfma.f32	s0, s12, s14
 8011b32:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8011b36:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011b3a:	eed6 7a85 	vfnms.f32	s15, s13, s10
 8011b3e:	e77c      	b.n	8011a3a <__ieee754_rem_pio2f+0x15a>
 8011b40:	3f490fd8 	.word	0x3f490fd8
 8011b44:	4016cbe3 	.word	0x4016cbe3
 8011b48:	3fc90f80 	.word	0x3fc90f80
 8011b4c:	3fc90fd0 	.word	0x3fc90fd0
 8011b50:	37354443 	.word	0x37354443
 8011b54:	43490f80 	.word	0x43490f80
 8011b58:	43800000 	.word	0x43800000
 8011b5c:	08012ac0 	.word	0x08012ac0
 8011b60:	37354400 	.word	0x37354400
 8011b64:	2e85a308 	.word	0x2e85a308
 8011b68:	3f22f984 	.word	0x3f22f984
 8011b6c:	08012a40 	.word	0x08012a40
 8011b70:	2e85a300 	.word	0x2e85a300
 8011b74:	248d3132 	.word	0x248d3132
	...

08011b80 <__ieee754_sqrtf>:
 8011b80:	ee10 3a10 	vmov	r3, s0
 8011b84:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011b88:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8011b8c:	b470      	push	{r4, r5, r6}
 8011b8e:	d230      	bcs.n	8011bf2 <__ieee754_sqrtf+0x72>
 8011b90:	b36a      	cbz	r2, 8011bee <__ieee754_sqrtf+0x6e>
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	db3d      	blt.n	8011c12 <__ieee754_sqrtf+0x92>
 8011b96:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8011b9a:	ea4f 50e3 	mov.w	r0, r3, asr #23
 8011b9e:	d32c      	bcc.n	8011bfa <__ieee754_sqrtf+0x7a>
 8011ba0:	f1a0 027f 	sub.w	r2, r0, #127	; 0x7f
 8011ba4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011ba8:	07d1      	lsls	r1, r2, #31
 8011baa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011bae:	bf48      	it	mi
 8011bb0:	005b      	lslmi	r3, r3, #1
 8011bb2:	2400      	movs	r4, #0
 8011bb4:	1056      	asrs	r6, r2, #1
 8011bb6:	005b      	lsls	r3, r3, #1
 8011bb8:	4625      	mov	r5, r4
 8011bba:	2119      	movs	r1, #25
 8011bbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011bc0:	18a8      	adds	r0, r5, r2
 8011bc2:	4298      	cmp	r0, r3
 8011bc4:	dc02      	bgt.n	8011bcc <__ieee754_sqrtf+0x4c>
 8011bc6:	1a1b      	subs	r3, r3, r0
 8011bc8:	1885      	adds	r5, r0, r2
 8011bca:	4414      	add	r4, r2
 8011bcc:	3901      	subs	r1, #1
 8011bce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011bd2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011bd6:	d1f3      	bne.n	8011bc0 <__ieee754_sqrtf+0x40>
 8011bd8:	b113      	cbz	r3, 8011be0 <__ieee754_sqrtf+0x60>
 8011bda:	f004 0301 	and.w	r3, r4, #1
 8011bde:	441c      	add	r4, r3
 8011be0:	1064      	asrs	r4, r4, #1
 8011be2:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8011be6:	eb04 53c6 	add.w	r3, r4, r6, lsl #23
 8011bea:	ee00 3a10 	vmov	s0, r3
 8011bee:	bc70      	pop	{r4, r5, r6}
 8011bf0:	4770      	bx	lr
 8011bf2:	eea0 0a00 	vfma.f32	s0, s0, s0
 8011bf6:	bc70      	pop	{r4, r5, r6}
 8011bf8:	4770      	bx	lr
 8011bfa:	f413 0200 	ands.w	r2, r3, #8388608	; 0x800000
 8011bfe:	d001      	beq.n	8011c04 <__ieee754_sqrtf+0x84>
 8011c00:	e00c      	b.n	8011c1c <__ieee754_sqrtf+0x9c>
 8011c02:	460a      	mov	r2, r1
 8011c04:	005b      	lsls	r3, r3, #1
 8011c06:	021c      	lsls	r4, r3, #8
 8011c08:	f102 0101 	add.w	r1, r2, #1
 8011c0c:	d5f9      	bpl.n	8011c02 <__ieee754_sqrtf+0x82>
 8011c0e:	1a80      	subs	r0, r0, r2
 8011c10:	e7c6      	b.n	8011ba0 <__ieee754_sqrtf+0x20>
 8011c12:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011c16:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8011c1a:	e7e8      	b.n	8011bee <__ieee754_sqrtf+0x6e>
 8011c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8011c20:	e7f5      	b.n	8011c0e <__ieee754_sqrtf+0x8e>
 8011c22:	bf00      	nop
	...

08011c30 <__kernel_cosf>:
 8011c30:	ee10 3a10 	vmov	r3, s0
 8011c34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011c38:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8011c3c:	da2c      	bge.n	8011c98 <__kernel_cosf+0x68>
 8011c3e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011c42:	ee17 3a90 	vmov	r3, s15
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d060      	beq.n	8011d0c <__kernel_cosf+0xdc>
 8011c4a:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011c4e:	eddf 4a31 	vldr	s9, [pc, #196]	; 8011d14 <__kernel_cosf+0xe4>
 8011c52:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8011d18 <__kernel_cosf+0xe8>
 8011c56:	eddf 5a31 	vldr	s11, [pc, #196]	; 8011d1c <__kernel_cosf+0xec>
 8011c5a:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8011d20 <__kernel_cosf+0xf0>
 8011c5e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8011d24 <__kernel_cosf+0xf4>
 8011c62:	eddf 6a31 	vldr	s13, [pc, #196]	; 8011d28 <__kernel_cosf+0xf8>
 8011c66:	eea7 5a24 	vfma.f32	s10, s14, s9
 8011c6a:	eee7 5a05 	vfma.f32	s11, s14, s10
 8011c6e:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011c72:	eee7 7a06 	vfma.f32	s15, s14, s12
 8011c76:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011c7a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8011c7e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8011c82:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8011c86:	eee7 0a26 	vfma.f32	s1, s14, s13
 8011c8a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011c8e:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8011c92:	ee37 0ae0 	vsub.f32	s0, s15, s1
 8011c96:	4770      	bx	lr
 8011c98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011c9c:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8011d14 <__kernel_cosf+0xe4>
 8011ca0:	ed9f 5a1d 	vldr	s10, [pc, #116]	; 8011d18 <__kernel_cosf+0xe8>
 8011ca4:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8011d1c <__kernel_cosf+0xec>
 8011ca8:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8011d20 <__kernel_cosf+0xf0>
 8011cac:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8011d24 <__kernel_cosf+0xf4>
 8011cb0:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8011d28 <__kernel_cosf+0xf8>
 8011cb4:	4a1d      	ldr	r2, [pc, #116]	; (8011d2c <__kernel_cosf+0xfc>)
 8011cb6:	eea7 5a24 	vfma.f32	s10, s14, s9
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	eee7 5a05 	vfma.f32	s11, s14, s10
 8011cc0:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011cc4:	eee7 7a06 	vfma.f32	s15, s14, s12
 8011cc8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011ccc:	ee66 6a87 	vmul.f32	s13, s13, s14
 8011cd0:	ddd5      	ble.n	8011c7e <__kernel_cosf+0x4e>
 8011cd2:	4a17      	ldr	r2, [pc, #92]	; (8011d30 <__kernel_cosf+0x100>)
 8011cd4:	4293      	cmp	r3, r2
 8011cd6:	dc14      	bgt.n	8011d02 <__kernel_cosf+0xd2>
 8011cd8:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8011cdc:	ee07 3a90 	vmov	s15, r3
 8011ce0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8011ce4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8011ce8:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8011cec:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8011cf0:	eee7 0a26 	vfma.f32	s1, s14, s13
 8011cf4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011cf8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011cfc:	ee36 0a67 	vsub.f32	s0, s12, s15
 8011d00:	4770      	bx	lr
 8011d02:	eeb6 6a07 	vmov.f32	s12, #103	; 0x3f380000  0.7187500
 8011d06:	eef5 7a02 	vmov.f32	s15, #82	; 0x3e900000  0.2812500
 8011d0a:	e7ed      	b.n	8011ce8 <__kernel_cosf+0xb8>
 8011d0c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011d10:	4770      	bx	lr
 8011d12:	bf00      	nop
 8011d14:	ad47d74e 	.word	0xad47d74e
 8011d18:	310f74f6 	.word	0x310f74f6
 8011d1c:	b493f27c 	.word	0xb493f27c
 8011d20:	37d00d01 	.word	0x37d00d01
 8011d24:	bab60b61 	.word	0xbab60b61
 8011d28:	3d2aaaab 	.word	0x3d2aaaab
 8011d2c:	3e999999 	.word	0x3e999999
 8011d30:	3f480000 	.word	0x3f480000
	...

08011d40 <__kernel_rem_pio2f>:
 8011d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d44:	ed2d 8b04 	vpush	{d8-d9}
 8011d48:	b0d7      	sub	sp, #348	; 0x15c
 8011d4a:	1e5f      	subs	r7, r3, #1
 8011d4c:	4ca4      	ldr	r4, [pc, #656]	; (8011fe0 <__kernel_rem_pio2f+0x2a0>)
 8011d4e:	9d64      	ldr	r5, [sp, #400]	; 0x190
 8011d50:	9301      	str	r3, [sp, #4]
 8011d52:	1ed3      	subs	r3, r2, #3
 8011d54:	bf48      	it	mi
 8011d56:	1d13      	addmi	r3, r2, #4
 8011d58:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 8011d5c:	10db      	asrs	r3, r3, #3
 8011d5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011d62:	f103 0a01 	add.w	sl, r3, #1
 8011d66:	468b      	mov	fp, r1
 8011d68:	19f1      	adds	r1, r6, r7
 8011d6a:	9302      	str	r3, [sp, #8]
 8011d6c:	4681      	mov	r9, r0
 8011d6e:	eba2 0aca 	sub.w	sl, r2, sl, lsl #3
 8011d72:	eba3 0307 	sub.w	r3, r3, r7
 8011d76:	d414      	bmi.n	8011da2 <__kernel_rem_pio2f+0x62>
 8011d78:	4419      	add	r1, r3
 8011d7a:	9865      	ldr	r0, [sp, #404]	; 0x194
 8011d7c:	3101      	adds	r1, #1
 8011d7e:	aa1a      	add	r2, sp, #104	; 0x68
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	bfaa      	itet	ge
 8011d84:	f850 4023 	ldrge.w	r4, [r0, r3, lsl #2]
 8011d88:	eddf 7a96 	vldrlt	s15, [pc, #600]	; 8011fe4 <__kernel_rem_pio2f+0x2a4>
 8011d8c:	ee07 4a90 	vmovge	s15, r4
 8011d90:	f103 0301 	add.w	r3, r3, #1
 8011d94:	bfa8      	it	ge
 8011d96:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 8011d9a:	428b      	cmp	r3, r1
 8011d9c:	ece2 7a01 	vstmia	r2!, {s15}
 8011da0:	d1ee      	bne.n	8011d80 <__kernel_rem_pio2f+0x40>
 8011da2:	2e00      	cmp	r6, #0
 8011da4:	f2c0 82d4 	blt.w	8012350 <__kernel_rem_pio2f+0x610>
 8011da8:	9b01      	ldr	r3, [sp, #4]
 8011daa:	a842      	add	r0, sp, #264	; 0x108
 8011dac:	f106 0e01 	add.w	lr, r6, #1
 8011db0:	009c      	lsls	r4, r3, #2
 8011db2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8011db6:	eb09 0104 	add.w	r1, r9, r4
 8011dba:	463d      	mov	r5, r7
 8011dbc:	2f00      	cmp	r7, #0
 8011dbe:	f2c0 81bf 	blt.w	8012140 <__kernel_rem_pio2f+0x400>
 8011dc2:	ab1a      	add	r3, sp, #104	; 0x68
 8011dc4:	eb03 0285 	add.w	r2, r3, r5, lsl #2
 8011dc8:	eddf 7a86 	vldr	s15, [pc, #536]	; 8011fe4 <__kernel_rem_pio2f+0x2a4>
 8011dcc:	3204      	adds	r2, #4
 8011dce:	464b      	mov	r3, r9
 8011dd0:	ecf3 6a01 	vldmia	r3!, {s13}
 8011dd4:	ed32 7a01 	vldmdb	r2!, {s14}
 8011dd8:	428b      	cmp	r3, r1
 8011dda:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011dde:	d1f7      	bne.n	8011dd0 <__kernel_rem_pio2f+0x90>
 8011de0:	ece0 7a01 	vstmia	r0!, {s15}
 8011de4:	4570      	cmp	r0, lr
 8011de6:	f105 0501 	add.w	r5, r5, #1
 8011dea:	d1e7      	bne.n	8011dbc <__kernel_rem_pio2f+0x7c>
 8011dec:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
 8011df0:	3b02      	subs	r3, #2
 8011df2:	009b      	lsls	r3, r3, #2
 8011df4:	aa06      	add	r2, sp, #24
 8011df6:	f103 0804 	add.w	r8, r3, #4
 8011dfa:	eddf 8a7c 	vldr	s17, [pc, #496]	; 8011fec <__kernel_rem_pio2f+0x2ac>
 8011dfe:	ed9f 8a7a 	vldr	s16, [pc, #488]	; 8011fe8 <__kernel_rem_pio2f+0x2a8>
 8011e02:	f8cd b010 	str.w	fp, [sp, #16]
 8011e06:	4413      	add	r3, r2
 8011e08:	444c      	add	r4, r9
 8011e0a:	4490      	add	r8, r2
 8011e0c:	9303      	str	r3, [sp, #12]
 8011e0e:	4635      	mov	r5, r6
 8011e10:	ab56      	add	r3, sp, #344	; 0x158
 8011e12:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8011e16:	2d00      	cmp	r5, #0
 8011e18:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8011e1c:	dd19      	ble.n	8011e52 <__kernel_rem_pio2f+0x112>
 8011e1e:	a942      	add	r1, sp, #264	; 0x108
 8011e20:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8011e24:	aa05      	add	r2, sp, #20
 8011e26:	ee60 7a28 	vmul.f32	s15, s0, s17
 8011e2a:	eeb0 7a40 	vmov.f32	s14, s0
 8011e2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e32:	ed73 6a01 	vldmdb	r3!, {s13}
 8011e36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011e3a:	428b      	cmp	r3, r1
 8011e3c:	eea7 7ac8 	vfms.f32	s14, s15, s16
 8011e40:	ee37 0aa6 	vadd.f32	s0, s15, s13
 8011e44:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8011e48:	ee17 0a10 	vmov	r0, s14
 8011e4c:	f842 0f04 	str.w	r0, [r2, #4]!
 8011e50:	d1e9      	bne.n	8011e26 <__kernel_rem_pio2f+0xe6>
 8011e52:	4650      	mov	r0, sl
 8011e54:	f000 fb2c 	bl	80124b0 <scalbnf>
 8011e58:	eeb0 9a40 	vmov.f32	s18, s0
 8011e5c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8011e60:	ee29 0a00 	vmul.f32	s0, s18, s0
 8011e64:	f000 fadc 	bl	8012420 <floorf>
 8011e68:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8011e6c:	eea0 9a67 	vfms.f32	s18, s0, s15
 8011e70:	f1ba 0f00 	cmp.w	sl, #0
 8011e74:	eefd 7ac9 	vcvt.s32.f32	s15, s18
 8011e78:	ee17 ba90 	vmov	fp, s15
 8011e7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011e80:	ee39 9a67 	vsub.f32	s18, s18, s15
 8011e84:	f340 8141 	ble.w	801210a <__kernel_rem_pio2f+0x3ca>
 8011e88:	f105 3eff 	add.w	lr, r5, #4294967295
 8011e8c:	ab06      	add	r3, sp, #24
 8011e8e:	f1ca 0208 	rsb	r2, sl, #8
 8011e92:	f853 302e 	ldr.w	r3, [r3, lr, lsl #2]
 8011e96:	fa43 f002 	asr.w	r0, r3, r2
 8011e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8011e9e:	a906      	add	r1, sp, #24
 8011ea0:	1a9b      	subs	r3, r3, r2
 8011ea2:	f1ca 0207 	rsb	r2, sl, #7
 8011ea6:	f841 302e 	str.w	r3, [r1, lr, lsl #2]
 8011eaa:	4483      	add	fp, r0
 8011eac:	fa43 f102 	asr.w	r1, r3, r2
 8011eb0:	2900      	cmp	r1, #0
 8011eb2:	dd37      	ble.n	8011f24 <__kernel_rem_pio2f+0x1e4>
 8011eb4:	2d00      	cmp	r5, #0
 8011eb6:	f10b 0b01 	add.w	fp, fp, #1
 8011eba:	f340 8224 	ble.w	8012306 <__kernel_rem_pio2f+0x5c6>
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	4610      	mov	r0, r2
 8011ec2:	f10d 0e14 	add.w	lr, sp, #20
 8011ec6:	468c      	mov	ip, r1
 8011ec8:	e008      	b.n	8011edc <__kernel_rem_pio2f+0x19c>
 8011eca:	f5c3 7180 	rsb	r1, r3, #256	; 0x100
 8011ece:	b113      	cbz	r3, 8011ed6 <__kernel_rem_pio2f+0x196>
 8011ed0:	f8ce 1000 	str.w	r1, [lr]
 8011ed4:	2001      	movs	r0, #1
 8011ed6:	3201      	adds	r2, #1
 8011ed8:	4295      	cmp	r5, r2
 8011eda:	dd0c      	ble.n	8011ef6 <__kernel_rem_pio2f+0x1b6>
 8011edc:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 8011ee0:	2800      	cmp	r0, #0
 8011ee2:	d0f2      	beq.n	8011eca <__kernel_rem_pio2f+0x18a>
 8011ee4:	3201      	adds	r2, #1
 8011ee6:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8011eea:	4295      	cmp	r5, r2
 8011eec:	f8ce 3000 	str.w	r3, [lr]
 8011ef0:	f04f 0001 	mov.w	r0, #1
 8011ef4:	dcf2      	bgt.n	8011edc <__kernel_rem_pio2f+0x19c>
 8011ef6:	4661      	mov	r1, ip
 8011ef8:	f1ba 0f00 	cmp.w	sl, #0
 8011efc:	dd10      	ble.n	8011f20 <__kernel_rem_pio2f+0x1e0>
 8011efe:	f1ba 0f01 	cmp.w	sl, #1
 8011f02:	f000 8109 	beq.w	8012118 <__kernel_rem_pio2f+0x3d8>
 8011f06:	f1ba 0f02 	cmp.w	sl, #2
 8011f0a:	d109      	bne.n	8011f20 <__kernel_rem_pio2f+0x1e0>
 8011f0c:	1e6a      	subs	r2, r5, #1
 8011f0e:	ab06      	add	r3, sp, #24
 8011f10:	f10d 0e18 	add.w	lr, sp, #24
 8011f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011f1c:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 8011f20:	2902      	cmp	r1, #2
 8011f22:	d065      	beq.n	8011ff0 <__kernel_rem_pio2f+0x2b0>
 8011f24:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8011f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f2c:	d172      	bne.n	8012014 <__kernel_rem_pio2f+0x2d4>
 8011f2e:	f105 3eff 	add.w	lr, r5, #4294967295
 8011f32:	4576      	cmp	r6, lr
 8011f34:	dc0f      	bgt.n	8011f56 <__kernel_rem_pio2f+0x216>
 8011f36:	f105 4280 	add.w	r2, r5, #1073741824	; 0x40000000
 8011f3a:	3a01      	subs	r2, #1
 8011f3c:	ab06      	add	r3, sp, #24
 8011f3e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8011f42:	2000      	movs	r0, #0
 8011f44:	f852 3904 	ldr.w	r3, [r2], #-4
 8011f48:	4542      	cmp	r2, r8
 8011f4a:	ea40 0003 	orr.w	r0, r0, r3
 8011f4e:	d1f9      	bne.n	8011f44 <__kernel_rem_pio2f+0x204>
 8011f50:	2800      	cmp	r0, #0
 8011f52:	f040 810c 	bne.w	801216e <__kernel_rem_pio2f+0x42e>
 8011f56:	1e73      	subs	r3, r6, #1
 8011f58:	aa06      	add	r2, sp, #24
 8011f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	f040 81ce 	bne.w	8012300 <__kernel_rem_pio2f+0x5c0>
 8011f64:	9b03      	ldr	r3, [sp, #12]
 8011f66:	f04f 0e01 	mov.w	lr, #1
 8011f6a:	f853 2904 	ldr.w	r2, [r3], #-4
 8011f6e:	f10e 0e01 	add.w	lr, lr, #1
 8011f72:	2a00      	cmp	r2, #0
 8011f74:	d0f9      	beq.n	8011f6a <__kernel_rem_pio2f+0x22a>
 8011f76:	44ae      	add	lr, r5
 8011f78:	1c6b      	adds	r3, r5, #1
 8011f7a:	4573      	cmp	r3, lr
 8011f7c:	dc2d      	bgt.n	8011fda <__kernel_rem_pio2f+0x29a>
 8011f7e:	9a02      	ldr	r2, [sp, #8]
 8011f80:	1898      	adds	r0, r3, r2
 8011f82:	9a01      	ldr	r2, [sp, #4]
 8011f84:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8011f88:	1951      	adds	r1, r2, r5
 8011f8a:	eb0e 0c02 	add.w	ip, lr, r2
 8011f8e:	9a65      	ldr	r2, [sp, #404]	; 0x194
 8011f90:	3801      	subs	r0, #1
 8011f92:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8011f96:	aa1a      	add	r2, sp, #104	; 0x68
 8011f98:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8011f9c:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8011fa0:	aa42      	add	r2, sp, #264	; 0x108
 8011fa2:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8011fa6:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8011faa:	ee07 3a90 	vmov	s15, r3
 8011fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011fb2:	2f00      	cmp	r7, #0
 8011fb4:	ece1 7a01 	vstmia	r1!, {s15}
 8011fb8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8011fe4 <__kernel_rem_pio2f+0x2a4>
 8011fbc:	db09      	blt.n	8011fd2 <__kernel_rem_pio2f+0x292>
 8011fbe:	464b      	mov	r3, r9
 8011fc0:	460a      	mov	r2, r1
 8011fc2:	ecf3 6a01 	vldmia	r3!, {s13}
 8011fc6:	ed32 7a01 	vldmdb	r2!, {s14}
 8011fca:	42a3      	cmp	r3, r4
 8011fcc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011fd0:	d1f7      	bne.n	8011fc2 <__kernel_rem_pio2f+0x282>
 8011fd2:	4561      	cmp	r1, ip
 8011fd4:	ece5 7a01 	vstmia	r5!, {s15}
 8011fd8:	d1e5      	bne.n	8011fa6 <__kernel_rem_pio2f+0x266>
 8011fda:	4675      	mov	r5, lr
 8011fdc:	e718      	b.n	8011e10 <__kernel_rem_pio2f+0xd0>
 8011fde:	bf00      	nop
 8011fe0:	08012de0 	.word	0x08012de0
 8011fe4:	00000000 	.word	0x00000000
 8011fe8:	43800000 	.word	0x43800000
 8011fec:	3b800000 	.word	0x3b800000
 8011ff0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011ff4:	ee30 9a49 	vsub.f32	s18, s0, s18
 8011ff8:	2800      	cmp	r0, #0
 8011ffa:	d093      	beq.n	8011f24 <__kernel_rem_pio2f+0x1e4>
 8011ffc:	4650      	mov	r0, sl
 8011ffe:	9105      	str	r1, [sp, #20]
 8012000:	f000 fa56 	bl	80124b0 <scalbnf>
 8012004:	ee39 9a40 	vsub.f32	s18, s18, s0
 8012008:	9905      	ldr	r1, [sp, #20]
 801200a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801200e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012012:	d08c      	beq.n	8011f2e <__kernel_rem_pio2f+0x1ee>
 8012014:	eeb0 0a49 	vmov.f32	s0, s18
 8012018:	f1ca 0000 	rsb	r0, sl, #0
 801201c:	ee09 ba90 	vmov	s19, fp
 8012020:	4688      	mov	r8, r1
 8012022:	f8dd b010 	ldr.w	fp, [sp, #16]
 8012026:	f000 fa43 	bl	80124b0 <scalbnf>
 801202a:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 8011fe8 <__kernel_rem_pio2f+0x2a8>
 801202e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012036:	f2c0 8171 	blt.w	801231c <__kernel_rem_pio2f+0x5dc>
 801203a:	ed5f 7a14 	vldr	s15, [pc, #-80]	; 8011fec <__kernel_rem_pio2f+0x2ac>
 801203e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012042:	a906      	add	r1, sp, #24
 8012044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012048:	1c6b      	adds	r3, r5, #1
 801204a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801204e:	f10a 0a08 	add.w	sl, sl, #8
 8012052:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801205a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801205e:	ee10 2a10 	vmov	r2, s0
 8012062:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
 8012066:	ee17 2a90 	vmov	r2, s15
 801206a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801206e:	4650      	mov	r0, sl
 8012070:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012074:	9301      	str	r3, [sp, #4]
 8012076:	f000 fa1b 	bl	80124b0 <scalbnf>
 801207a:	9b01      	ldr	r3, [sp, #4]
 801207c:	2b00      	cmp	r3, #0
 801207e:	f2c0 8159 	blt.w	8012334 <__kernel_rem_pio2f+0x5f4>
 8012082:	009f      	lsls	r7, r3, #2
 8012084:	ac42      	add	r4, sp, #264	; 0x108
 8012086:	aa06      	add	r2, sp, #24
 8012088:	1d38      	adds	r0, r7, #4
 801208a:	eb04 0e07 	add.w	lr, r4, r7
 801208e:	ed1f 7a29 	vldr	s14, [pc, #-164]	; 8011fec <__kernel_rem_pio2f+0x2ac>
 8012092:	4410      	add	r0, r2
 8012094:	f10e 0204 	add.w	r2, lr, #4
 8012098:	ed70 7a01 	vldmdb	r0!, {s15}
 801209c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80120a0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80120a4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80120a8:	ed62 7a01 	vstmdb	r2!, {s15}
 80120ac:	42a2      	cmp	r2, r4
 80120ae:	d1f3      	bne.n	8012098 <__kernel_rem_pio2f+0x358>
 80120b0:	f50d 7c82 	add.w	ip, sp, #260	; 0x104
 80120b4:	2500      	movs	r5, #0
 80120b6:	2e00      	cmp	r6, #0
 80120b8:	f2c0 8114 	blt.w	80122e4 <__kernel_rem_pio2f+0x5a4>
 80120bc:	48a9      	ldr	r0, [pc, #676]	; (8012364 <__kernel_rem_pio2f+0x624>)
 80120be:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8012368 <__kernel_rem_pio2f+0x628>
 80120c2:	eddf 7aaa 	vldr	s15, [pc, #680]	; 801236c <__kernel_rem_pio2f+0x62c>
 80120c6:	4671      	mov	r1, lr
 80120c8:	2200      	movs	r2, #0
 80120ca:	e004      	b.n	80120d6 <__kernel_rem_pio2f+0x396>
 80120cc:	4295      	cmp	r5, r2
 80120ce:	db09      	blt.n	80120e4 <__kernel_rem_pio2f+0x3a4>
 80120d0:	3004      	adds	r0, #4
 80120d2:	ed90 7a00 	vldr	s14, [r0]
 80120d6:	ecf1 6a01 	vldmia	r1!, {s13}
 80120da:	3201      	adds	r2, #1
 80120dc:	4296      	cmp	r6, r2
 80120de:	eee6 7a87 	vfma.f32	s15, s13, s14
 80120e2:	daf3      	bge.n	80120cc <__kernel_rem_pio2f+0x38c>
 80120e4:	f1ae 0e04 	sub.w	lr, lr, #4
 80120e8:	aa56      	add	r2, sp, #344	; 0x158
 80120ea:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80120ee:	45f4      	cmp	ip, lr
 80120f0:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 80120f4:	f105 0501 	add.w	r5, r5, #1
 80120f8:	d1dd      	bne.n	80120b6 <__kernel_rem_pio2f+0x376>
 80120fa:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80120fc:	2a03      	cmp	r2, #3
 80120fe:	f200 80ae 	bhi.w	801225e <__kernel_rem_pio2f+0x51e>
 8012102:	e8df f002 	tbb	[pc, r2]
 8012106:	b5dc      	.short	0xb5dc
 8012108:	50b5      	.short	0x50b5
 801210a:	d110      	bne.n	801212e <__kernel_rem_pio2f+0x3ee>
 801210c:	1e6b      	subs	r3, r5, #1
 801210e:	aa06      	add	r2, sp, #24
 8012110:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8012114:	1209      	asrs	r1, r1, #8
 8012116:	e6cb      	b.n	8011eb0 <__kernel_rem_pio2f+0x170>
 8012118:	1e6a      	subs	r2, r5, #1
 801211a:	ab06      	add	r3, sp, #24
 801211c:	f10d 0e18 	add.w	lr, sp, #24
 8012120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012124:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012128:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 801212c:	e6f8      	b.n	8011f20 <__kernel_rem_pio2f+0x1e0>
 801212e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012132:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801213a:	da0b      	bge.n	8012154 <__kernel_rem_pio2f+0x414>
 801213c:	2100      	movs	r1, #0
 801213e:	e6f1      	b.n	8011f24 <__kernel_rem_pio2f+0x1e4>
 8012140:	eddf 7a8a 	vldr	s15, [pc, #552]	; 801236c <__kernel_rem_pio2f+0x62c>
 8012144:	ece0 7a01 	vstmia	r0!, {s15}
 8012148:	4570      	cmp	r0, lr
 801214a:	f105 0501 	add.w	r5, r5, #1
 801214e:	f47f ae35 	bne.w	8011dbc <__kernel_rem_pio2f+0x7c>
 8012152:	e64b      	b.n	8011dec <__kernel_rem_pio2f+0xac>
 8012154:	2d00      	cmp	r5, #0
 8012156:	f10b 0b01 	add.w	fp, fp, #1
 801215a:	bfc8      	it	gt
 801215c:	2102      	movgt	r1, #2
 801215e:	f73f aeae 	bgt.w	8011ebe <__kernel_rem_pio2f+0x17e>
 8012162:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012166:	ee37 9ac9 	vsub.f32	s18, s15, s18
 801216a:	2102      	movs	r1, #2
 801216c:	e6da      	b.n	8011f24 <__kernel_rem_pio2f+0x1e4>
 801216e:	aa06      	add	r2, sp, #24
 8012170:	ee09 ba90 	vmov	s19, fp
 8012174:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8012178:	f8dd b010 	ldr.w	fp, [sp, #16]
 801217c:	4673      	mov	r3, lr
 801217e:	4688      	mov	r8, r1
 8012180:	f1aa 0a08 	sub.w	sl, sl, #8
 8012184:	2a00      	cmp	r2, #0
 8012186:	f47f af72 	bne.w	801206e <__kernel_rem_pio2f+0x32e>
 801218a:	f10e 4280 	add.w	r2, lr, #1073741824	; 0x40000000
 801218e:	3a01      	subs	r2, #1
 8012190:	a906      	add	r1, sp, #24
 8012192:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8012196:	f852 1904 	ldr.w	r1, [r2], #-4
 801219a:	3b01      	subs	r3, #1
 801219c:	f1aa 0a08 	sub.w	sl, sl, #8
 80121a0:	2900      	cmp	r1, #0
 80121a2:	d0f8      	beq.n	8012196 <__kernel_rem_pio2f+0x456>
 80121a4:	e763      	b.n	801206e <__kernel_rem_pio2f+0x32e>
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	f340 80c1 	ble.w	801232e <__kernel_rem_pio2f+0x5ee>
 80121ac:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 80121b0:	3a01      	subs	r2, #1
 80121b2:	0090      	lsls	r0, r2, #2
 80121b4:	a956      	add	r1, sp, #344	; 0x158
 80121b6:	19cd      	adds	r5, r1, r7
 80121b8:	1d04      	adds	r4, r0, #4
 80121ba:	a92e      	add	r1, sp, #184	; 0xb8
 80121bc:	3008      	adds	r0, #8
 80121be:	ed15 7a28 	vldr	s14, [r5, #-160]	; 0xffffff60
 80121c2:	440c      	add	r4, r1
 80121c4:	4408      	add	r0, r1
 80121c6:	ad2f      	add	r5, sp, #188	; 0xbc
 80121c8:	ed74 7a01 	vldmdb	r4!, {s15}
 80121cc:	ee77 6a87 	vadd.f32	s13, s15, s14
 80121d0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80121d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80121d8:	eeb0 7a66 	vmov.f32	s14, s13
 80121dc:	ed60 7a01 	vstmdb	r0!, {s15}
 80121e0:	42a8      	cmp	r0, r5
 80121e2:	edc4 6a00 	vstr	s13, [r4]
 80121e6:	d1ef      	bne.n	80121c8 <__kernel_rem_pio2f+0x488>
 80121e8:	2b01      	cmp	r3, #1
 80121ea:	f340 80a0 	ble.w	801232e <__kernel_rem_pio2f+0x5ee>
 80121ee:	0092      	lsls	r2, r2, #2
 80121f0:	ab56      	add	r3, sp, #344	; 0x158
 80121f2:	441f      	add	r7, r3
 80121f4:	f102 0008 	add.w	r0, r2, #8
 80121f8:	ab2e      	add	r3, sp, #184	; 0xb8
 80121fa:	4418      	add	r0, r3
 80121fc:	3204      	adds	r2, #4
 80121fe:	ed17 7a28 	vldr	s14, [r7, #-160]	; 0xffffff60
 8012202:	4413      	add	r3, r2
 8012204:	ac30      	add	r4, sp, #192	; 0xc0
 8012206:	4602      	mov	r2, r0
 8012208:	ed73 7a01 	vldmdb	r3!, {s15}
 801220c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8012210:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012214:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012218:	eeb0 7a66 	vmov.f32	s14, s13
 801221c:	ed62 7a01 	vstmdb	r2!, {s15}
 8012220:	4294      	cmp	r4, r2
 8012222:	edc3 6a00 	vstr	s13, [r3]
 8012226:	d1ef      	bne.n	8012208 <__kernel_rem_pio2f+0x4c8>
 8012228:	eddf 7a50 	vldr	s15, [pc, #320]	; 801236c <__kernel_rem_pio2f+0x62c>
 801222c:	ed30 7a01 	vldmdb	r0!, {s14}
 8012230:	4284      	cmp	r4, r0
 8012232:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012236:	d1f9      	bne.n	801222c <__kernel_rem_pio2f+0x4ec>
 8012238:	4643      	mov	r3, r8
 801223a:	2b00      	cmp	r3, #0
 801223c:	d065      	beq.n	801230a <__kernel_rem_pio2f+0x5ca>
 801223e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8012242:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8012246:	eef1 7a67 	vneg.f32	s15, s15
 801224a:	eef1 6a66 	vneg.f32	s13, s13
 801224e:	eeb1 7a47 	vneg.f32	s14, s14
 8012252:	edcb 7a02 	vstr	s15, [fp, #8]
 8012256:	edcb 6a00 	vstr	s13, [fp]
 801225a:	ed8b 7a01 	vstr	s14, [fp, #4]
 801225e:	ee19 3a90 	vmov	r3, s19
 8012262:	f003 0007 	and.w	r0, r3, #7
 8012266:	b057      	add	sp, #348	; 0x15c
 8012268:	ecbd 8b04 	vpop	{d8-d9}
 801226c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012270:	1d3a      	adds	r2, r7, #4
 8012272:	a82e      	add	r0, sp, #184	; 0xb8
 8012274:	eddf 7a3d 	vldr	s15, [pc, #244]	; 801236c <__kernel_rem_pio2f+0x62c>
 8012278:	4402      	add	r2, r0
 801227a:	ed32 7a01 	vldmdb	r2!, {s14}
 801227e:	4282      	cmp	r2, r0
 8012280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012284:	d1f9      	bne.n	801227a <__kernel_rem_pio2f+0x53a>
 8012286:	4642      	mov	r2, r8
 8012288:	b37a      	cbz	r2, 80122ea <__kernel_rem_pio2f+0x5aa>
 801228a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801228e:	eeb1 7a67 	vneg.f32	s14, s15
 8012292:	2b00      	cmp	r3, #0
 8012294:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012298:	ed8b 7a00 	vstr	s14, [fp]
 801229c:	dd0a      	ble.n	80122b4 <__kernel_rem_pio2f+0x574>
 801229e:	a82f      	add	r0, sp, #188	; 0xbc
 80122a0:	2201      	movs	r2, #1
 80122a2:	ecb0 7a01 	vldmia	r0!, {s14}
 80122a6:	3201      	adds	r2, #1
 80122a8:	4293      	cmp	r3, r2
 80122aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80122ae:	daf8      	bge.n	80122a2 <__kernel_rem_pio2f+0x562>
 80122b0:	4643      	mov	r3, r8
 80122b2:	b10b      	cbz	r3, 80122b8 <__kernel_rem_pio2f+0x578>
 80122b4:	eef1 7a67 	vneg.f32	s15, s15
 80122b8:	edcb 7a01 	vstr	s15, [fp, #4]
 80122bc:	e7cf      	b.n	801225e <__kernel_rem_pio2f+0x51e>
 80122be:	aa56      	add	r2, sp, #344	; 0x158
 80122c0:	443a      	add	r2, r7
 80122c2:	eddf 7a2a 	vldr	s15, [pc, #168]	; 801236c <__kernel_rem_pio2f+0x62c>
 80122c6:	3a9c      	subs	r2, #156	; 0x9c
 80122c8:	ed32 7a01 	vldmdb	r2!, {s14}
 80122cc:	3b01      	subs	r3, #1
 80122ce:	1c59      	adds	r1, r3, #1
 80122d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80122d4:	d1f8      	bne.n	80122c8 <__kernel_rem_pio2f+0x588>
 80122d6:	4643      	mov	r3, r8
 80122d8:	b10b      	cbz	r3, 80122de <__kernel_rem_pio2f+0x59e>
 80122da:	eef1 7a67 	vneg.f32	s15, s15
 80122de:	edcb 7a00 	vstr	s15, [fp]
 80122e2:	e7bc      	b.n	801225e <__kernel_rem_pio2f+0x51e>
 80122e4:	eddf 7a21 	vldr	s15, [pc, #132]	; 801236c <__kernel_rem_pio2f+0x62c>
 80122e8:	e6fc      	b.n	80120e4 <__kernel_rem_pio2f+0x3a4>
 80122ea:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 80122ee:	edcb 7a00 	vstr	s15, [fp]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80122f8:	dcd1      	bgt.n	801229e <__kernel_rem_pio2f+0x55e>
 80122fa:	edcb 7a01 	vstr	s15, [fp, #4]
 80122fe:	e7ae      	b.n	801225e <__kernel_rem_pio2f+0x51e>
 8012300:	f04f 0e01 	mov.w	lr, #1
 8012304:	e637      	b.n	8011f76 <__kernel_rem_pio2f+0x236>
 8012306:	2000      	movs	r0, #0
 8012308:	e5f6      	b.n	8011ef8 <__kernel_rem_pio2f+0x1b8>
 801230a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 801230c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 801230e:	edcb 7a02 	vstr	s15, [fp, #8]
 8012312:	f8cb 2000 	str.w	r2, [fp]
 8012316:	f8cb 3004 	str.w	r3, [fp, #4]
 801231a:	e7a0      	b.n	801225e <__kernel_rem_pio2f+0x51e>
 801231c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012320:	a906      	add	r1, sp, #24
 8012322:	ee10 2a10 	vmov	r2, s0
 8012326:	462b      	mov	r3, r5
 8012328:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
 801232c:	e69f      	b.n	801206e <__kernel_rem_pio2f+0x32e>
 801232e:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801236c <__kernel_rem_pio2f+0x62c>
 8012332:	e781      	b.n	8012238 <__kernel_rem_pio2f+0x4f8>
 8012334:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8012336:	2a03      	cmp	r2, #3
 8012338:	d891      	bhi.n	801225e <__kernel_rem_pio2f+0x51e>
 801233a:	a101      	add	r1, pc, #4	; (adr r1, 8012340 <__kernel_rem_pio2f+0x600>)
 801233c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012340:	0801235d 	.word	0x0801235d
 8012344:	08012357 	.word	0x08012357
 8012348:	08012357 	.word	0x08012357
 801234c:	0801232f 	.word	0x0801232f
 8012350:	9b01      	ldr	r3, [sp, #4]
 8012352:	009c      	lsls	r4, r3, #2
 8012354:	e54a      	b.n	8011dec <__kernel_rem_pio2f+0xac>
 8012356:	eddf 7a05 	vldr	s15, [pc, #20]	; 801236c <__kernel_rem_pio2f+0x62c>
 801235a:	e794      	b.n	8012286 <__kernel_rem_pio2f+0x546>
 801235c:	eddf 7a03 	vldr	s15, [pc, #12]	; 801236c <__kernel_rem_pio2f+0x62c>
 8012360:	e7b9      	b.n	80122d6 <__kernel_rem_pio2f+0x596>
 8012362:	bf00      	nop
 8012364:	08012df0 	.word	0x08012df0
 8012368:	3fc90000 	.word	0x3fc90000
 801236c:	00000000 	.word	0x00000000

08012370 <__kernel_sinf>:
 8012370:	ee10 3a10 	vmov	r3, s0
 8012374:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012378:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801237c:	da04      	bge.n	8012388 <__kernel_sinf+0x18>
 801237e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012382:	ee17 3a90 	vmov	r3, s15
 8012386:	b323      	cbz	r3, 80123d2 <__kernel_sinf+0x62>
 8012388:	ee60 7a00 	vmul.f32	s15, s0, s0
 801238c:	ed9f 5a15 	vldr	s10, [pc, #84]	; 80123e4 <__kernel_sinf+0x74>
 8012390:	eddf 5a15 	vldr	s11, [pc, #84]	; 80123e8 <__kernel_sinf+0x78>
 8012394:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80123ec <__kernel_sinf+0x7c>
 8012398:	eddf 6a15 	vldr	s13, [pc, #84]	; 80123f0 <__kernel_sinf+0x80>
 801239c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80123f4 <__kernel_sinf+0x84>
 80123a0:	eee7 5a85 	vfma.f32	s11, s15, s10
 80123a4:	ee20 5a27 	vmul.f32	s10, s0, s15
 80123a8:	eea7 6aa5 	vfma.f32	s12, s15, s11
 80123ac:	eee7 6a86 	vfma.f32	s13, s15, s12
 80123b0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80123b4:	b170      	cbz	r0, 80123d4 <__kernel_sinf+0x64>
 80123b6:	ee27 7a45 	vnmul.f32	s14, s14, s10
 80123ba:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80123be:	eea0 7aa6 	vfma.f32	s14, s1, s13
 80123c2:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80123f8 <__kernel_sinf+0x88>
 80123c6:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80123ca:	eee5 0a26 	vfma.f32	s1, s10, s13
 80123ce:	ee30 0a60 	vsub.f32	s0, s0, s1
 80123d2:	4770      	bx	lr
 80123d4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80123fc <__kernel_sinf+0x8c>
 80123d8:	eee7 6a87 	vfma.f32	s13, s15, s14
 80123dc:	eea5 0a26 	vfma.f32	s0, s10, s13
 80123e0:	4770      	bx	lr
 80123e2:	bf00      	nop
 80123e4:	2f2ec9d3 	.word	0x2f2ec9d3
 80123e8:	b2d72f34 	.word	0xb2d72f34
 80123ec:	3638ef1b 	.word	0x3638ef1b
 80123f0:	b9500d01 	.word	0xb9500d01
 80123f4:	3c088889 	.word	0x3c088889
 80123f8:	3e2aaaab 	.word	0x3e2aaaab
 80123fc:	be2aaaab 	.word	0xbe2aaaab

08012400 <matherr>:
 8012400:	2000      	movs	r0, #0
 8012402:	4770      	bx	lr
	...

08012410 <fabsf>:
 8012410:	ee10 3a10 	vmov	r3, s0
 8012414:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012418:	ee00 3a10 	vmov	s0, r3
 801241c:	4770      	bx	lr
 801241e:	bf00      	nop

08012420 <floorf>:
 8012420:	ee10 2a10 	vmov	r2, s0
 8012424:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8012428:	0dcb      	lsrs	r3, r1, #23
 801242a:	3b7f      	subs	r3, #127	; 0x7f
 801242c:	2b16      	cmp	r3, #22
 801242e:	dc17      	bgt.n	8012460 <floorf+0x40>
 8012430:	2b00      	cmp	r3, #0
 8012432:	ee10 0a10 	vmov	r0, s0
 8012436:	db19      	blt.n	801246c <floorf+0x4c>
 8012438:	491a      	ldr	r1, [pc, #104]	; (80124a4 <floorf+0x84>)
 801243a:	4119      	asrs	r1, r3
 801243c:	420a      	tst	r2, r1
 801243e:	d022      	beq.n	8012486 <floorf+0x66>
 8012440:	eddf 7a19 	vldr	s15, [pc, #100]	; 80124a8 <floorf+0x88>
 8012444:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012448:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801244c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012450:	dd19      	ble.n	8012486 <floorf+0x66>
 8012452:	2a00      	cmp	r2, #0
 8012454:	db18      	blt.n	8012488 <floorf+0x68>
 8012456:	ea20 0301 	bic.w	r3, r0, r1
 801245a:	ee00 3a10 	vmov	s0, r3
 801245e:	4770      	bx	lr
 8012460:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012464:	d30f      	bcc.n	8012486 <floorf+0x66>
 8012466:	ee30 0a00 	vadd.f32	s0, s0, s0
 801246a:	4770      	bx	lr
 801246c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80124a8 <floorf+0x88>
 8012470:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012474:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801247c:	dd03      	ble.n	8012486 <floorf+0x66>
 801247e:	2a00      	cmp	r2, #0
 8012480:	db08      	blt.n	8012494 <floorf+0x74>
 8012482:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80124ac <floorf+0x8c>
 8012486:	4770      	bx	lr
 8012488:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 801248c:	fa42 f303 	asr.w	r3, r2, r3
 8012490:	4418      	add	r0, r3
 8012492:	e7e0      	b.n	8012456 <floorf+0x36>
 8012494:	2900      	cmp	r1, #0
 8012496:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801249a:	bf18      	it	ne
 801249c:	eeb0 0a67 	vmovne.f32	s0, s15
 80124a0:	4770      	bx	lr
 80124a2:	bf00      	nop
 80124a4:	007fffff 	.word	0x007fffff
 80124a8:	7149f2ca 	.word	0x7149f2ca
 80124ac:	00000000 	.word	0x00000000

080124b0 <scalbnf>:
 80124b0:	b508      	push	{r3, lr}
 80124b2:	ee10 3a10 	vmov	r3, s0
 80124b6:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80124ba:	ed2d 8b02 	vpush	{d8}
 80124be:	d011      	beq.n	80124e4 <scalbnf+0x34>
 80124c0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80124c4:	d211      	bcs.n	80124ea <scalbnf+0x3a>
 80124c6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80124ca:	d313      	bcc.n	80124f4 <scalbnf+0x44>
 80124cc:	0dd2      	lsrs	r2, r2, #23
 80124ce:	4402      	add	r2, r0
 80124d0:	2afe      	cmp	r2, #254	; 0xfe
 80124d2:	dc2e      	bgt.n	8012532 <scalbnf+0x82>
 80124d4:	2a00      	cmp	r2, #0
 80124d6:	dd1a      	ble.n	801250e <scalbnf+0x5e>
 80124d8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80124dc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80124e0:	ee00 3a10 	vmov	s0, r3
 80124e4:	ecbd 8b02 	vpop	{d8}
 80124e8:	bd08      	pop	{r3, pc}
 80124ea:	ecbd 8b02 	vpop	{d8}
 80124ee:	ee30 0a00 	vadd.f32	s0, s0, s0
 80124f2:	bd08      	pop	{r3, pc}
 80124f4:	4b1d      	ldr	r3, [pc, #116]	; (801256c <scalbnf+0xbc>)
 80124f6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8012570 <scalbnf+0xc0>
 80124fa:	4298      	cmp	r0, r3
 80124fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012500:	db22      	blt.n	8012548 <scalbnf+0x98>
 8012502:	ee10 3a10 	vmov	r3, s0
 8012506:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801250a:	3a19      	subs	r2, #25
 801250c:	e7df      	b.n	80124ce <scalbnf+0x1e>
 801250e:	f112 0f16 	cmn.w	r2, #22
 8012512:	da1e      	bge.n	8012552 <scalbnf+0xa2>
 8012514:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012518:	4298      	cmp	r0, r3
 801251a:	dc0a      	bgt.n	8012532 <scalbnf+0x82>
 801251c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8012574 <scalbnf+0xc4>
 8012520:	eef0 0a40 	vmov.f32	s1, s0
 8012524:	eeb0 0a48 	vmov.f32	s0, s16
 8012528:	f000 f82a 	bl	8012580 <copysignf>
 801252c:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012530:	e7d8      	b.n	80124e4 <scalbnf+0x34>
 8012532:	ed9f 8a11 	vldr	s16, [pc, #68]	; 8012578 <scalbnf+0xc8>
 8012536:	eef0 0a40 	vmov.f32	s1, s0
 801253a:	eeb0 0a48 	vmov.f32	s0, s16
 801253e:	f000 f81f 	bl	8012580 <copysignf>
 8012542:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012546:	e7cd      	b.n	80124e4 <scalbnf+0x34>
 8012548:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8012574 <scalbnf+0xc4>
 801254c:	ee20 0a20 	vmul.f32	s0, s0, s1
 8012550:	e7c8      	b.n	80124e4 <scalbnf+0x34>
 8012552:	3219      	adds	r2, #25
 8012554:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012558:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801255c:	eddf 7a07 	vldr	s15, [pc, #28]	; 801257c <scalbnf+0xcc>
 8012560:	ee00 3a10 	vmov	s0, r3
 8012564:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012568:	e7bc      	b.n	80124e4 <scalbnf+0x34>
 801256a:	bf00      	nop
 801256c:	ffff3cb0 	.word	0xffff3cb0
 8012570:	4c000000 	.word	0x4c000000
 8012574:	0da24260 	.word	0x0da24260
 8012578:	7149f2ca 	.word	0x7149f2ca
 801257c:	33000000 	.word	0x33000000

08012580 <copysignf>:
 8012580:	ee10 3a10 	vmov	r3, s0
 8012584:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012588:	ee10 3a90 	vmov	r3, s1
 801258c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012590:	4313      	orrs	r3, r2
 8012592:	ee00 3a10 	vmov	s0, r3
 8012596:	4770      	bx	lr
	...

080125a0 <__errno>:
 80125a0:	4b01      	ldr	r3, [pc, #4]	; (80125a8 <__errno+0x8>)
 80125a2:	6818      	ldr	r0, [r3, #0]
 80125a4:	4770      	bx	lr
 80125a6:	bf00      	nop
 80125a8:	20000c38 	.word	0x20000c38
 80125ac:	00000000 	.word	0x00000000
 80125b0:	656c6469 	.word	0x656c6469
	...

080125c0 <ch_debug>:
 80125c0:	6e69616d 18011600 08480404 1814100c     main......H.....
 80125d0:	1e1d1c00 0000201f 00000000 00000000     ..... ..........

080125e0 <vmt>:
 80125e0:	0800d6e1 0800d6c1 0800d721 0800d701     ........!.......
 80125f0:	0800d711 0800d6f1 0800d6d1 0800d6b1     ................

08012600 <zero_status>:
	...

08012610 <active_status>:
	...

08012620 <halted_status>:
 8012620:	00000001 00000000 00000000 00000000     ................

08012630 <_stm32_dma_streams>:
 8012630:	40026010 40026008 000b0000 40026028     .`.@.`.@....(`.@
 8012640:	40026008 000c0106 40026040 40026008     .`.@....@`.@.`.@
 8012650:	000d0210 40026058 40026008 000e0316     ....X`.@.`.@....
 8012660:	40026070 4002600c 000f0400 40026088     p`.@.`.@.....`.@
 8012670:	4002600c 00100506 400260a0 4002600c     .`.@.....`.@.`.@
 8012680:	00110610 400260b8 4002600c 002f0716     .....`.@.`.@../.
 8012690:	40026410 40026408 00380800 40026428     .d.@.d.@..8.(d.@
 80126a0:	40026408 00390906 40026440 40026408     .d.@..9.@d.@.d.@
 80126b0:	003a0a10 40026458 40026408 003b0b16     ..:.Xd.@.d.@..;.
 80126c0:	40026470 4002640c 003c0c00 40026488     pd.@.d.@..<..d.@
 80126d0:	4002640c 00440d06 400264a0 4002640c     .d.@..D..d.@.d.@
 80126e0:	00450e10 400264b8 4002640c 00460f16     ..E..d.@.d.@..F.

080126f0 <fsparams>:
 80126f0:	00000080 00000140 00000003 00000000     ....@...........
 8012700:	5f627375 5f646c6c 706d7570 00000000     usb_lld_pump....

08012710 <ep0config>:
 8012710:	00000000 0800dac1 0800de01 0800def1     ................
 8012720:	00400040 20001230 20001230 00000001     @.@.0.. 0.. ....
 8012730:	20001244 00000000 00000000 00000000     D.. ............

08012740 <pal_default_config>:
 8012740:	2aa0aa00 00000000 ffffabff 40010054     ...*........T..@
 8012750:	0000ffff 55560000 000aaa00 00082080     ......VU..... ..
 8012760:	00000240 ffffffff 55514515 0000ffff     @........EQU....
 8012770:	04000000 00000040 02208001 00000000     ....@..... .....
 8012780:	ffffffff 54451554 0000ffff 60000000     ....T.ET.......`
 8012790:	00060600 55000100 00000000 ffffffff     .......U........
 80127a0:	00555055 00000fff 00000000 00000000     UPU.............
 80127b0:	00000040 00000000 ffffffff 00000000     @...............
 80127c0:	0000ffff 00000000 00000000 00000000     ................
 80127d0:	00000000 ffffffff 00000000 0000ffff     ................
	...
 80127f0:	ffffffff 00000000 0000ffff 00000000     ................
	...
 801280c:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8012828:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8012840:	74726175 20787220 636f7270 00737365     uart rx process.
 8012850:	6e69614d 72657020 69646f69 00000063     Main periodic...

08012860 <gpt_cfg>:
 8012860:	000f4240 080108c1 00000000 00000000     @B..............

08012870 <ep1config>:
 8012870:	00000002 00000000 0800d861 0800d8d1     ........a.......
 8012880:	00400040 20001ea8 20001ebc 00000002     @.@.... ... ....
	...

080128a0 <vcom_configuration_descriptor>:
 80128a0:	00000043 080128f0 00000000 00000000     C....(..........

080128b0 <ep2config>:
 80128b0:	00000003 00000000 0800d941 00000000     ........A.......
 80128c0:	00000010 20001c3c 00000000 00000001     ....<.. ........
	...

080128e0 <usbcfg>:
 80128e0:	080109d1 080109a1 0800d821 00000000     ........!.......

080128f0 <vcom_configuration_descriptor_data>:
 80128f0:	00430209 c0000102 00040932 02020100     ..C.....2.......
 8012900:	24050001 05011000 01000124 02022404     ...$....$....$..
 8012910:	00062405 82050701 ff000803 00010409     .$..............
 8012920:	00000a02 01050700 00004002 02810507     .........@......
 8012930:	00000040 00000000 00000000 00000000     @...............

08012940 <vcom_device_descriptor_data>:
 8012940:	01100112 40000002 57400483 02010200     .......@..@W....
 8012950:	00000103 00000000 00000000 00000000     ................

08012960 <vcom_string0>:
 8012960:	04090304 00000000 00000000 00000000     ................

08012970 <vcom_string1>:
 8012970:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8012980:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 8012990:	00630069 00000073 00000000 00000000     i.c.s...........

080129a0 <vcom_string2>:
 80129a0:	00430338 00690068 00690062 0053004f     8.C.h.i.b.i.O.S.
 80129b0:	0052002f 00200054 00690056 00740072     /.R.T. .V.i.r.t.
 80129c0:	00610075 0020006c 004f0043 0020004d     u.a.l. .C.O.M. .
 80129d0:	006f0050 00740072 00000000 00000000     P.o.r.t.........

080129e0 <vcom_string3>:
 80129e0:	00330308 00310030 00000000 00000000     ..3.0.1.........

080129f0 <vcom_strings>:
 80129f0:	00000004 08012960 00000026 08012970     ....`)..&...p)..
 8012a00:	00000038 080129a0 00000008 080129e0     8....).......)..

08012a10 <serusbcfg>:
 8012a10:	20000fb0 00020101 00000000 00000000     ... ............

08012a20 <vcom_device_descriptor>:
 8012a20:	00000012 08012940 00000000 00000000     ....@)..........
 8012a30:	74727173 00000066 00000000 00000000     sqrtf...........

08012a40 <npio2_hw>:
 8012a40:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
 8012a50:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
 8012a60:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
 8012a70:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
 8012a80:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
 8012a90:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
 8012aa0:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
 8012ab0:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

08012ac0 <two_over_pi>:
 8012ac0:	000000a2 000000f9 00000083 0000006e     ............n...
 8012ad0:	0000004e 00000044 00000015 00000029     N...D.......)...
 8012ae0:	000000fc 00000027 00000057 000000d1     ....'...W.......
 8012af0:	000000f5 00000034 000000dd 000000c0     ....4...........
 8012b00:	000000db 00000062 00000095 00000099     ....b...........
 8012b10:	0000003c 00000043 00000090 00000041     <...C.......A...
 8012b20:	000000fe 00000051 00000063 000000ab     ....Q...c.......
 8012b30:	000000de 000000bb 000000c5 00000061     ............a...
 8012b40:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
 8012b50:	00000042 0000004d 000000d2 000000e0     B...M...........
 8012b60:	00000006 00000049 0000002e 000000ea     ....I...........
 8012b70:	00000009 000000d1 00000092 0000001c     ................
 8012b80:	000000fe 0000001d 000000eb 0000001c     ................
 8012b90:	000000b1 00000029 000000a7 0000003e     ....).......>...
 8012ba0:	000000e8 00000082 00000035 000000f5     ........5.......
 8012bb0:	0000002e 000000bb 00000044 00000084     ........D.......
 8012bc0:	000000e9 0000009c 00000070 00000026     ........p...&...
 8012bd0:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
 8012be0:	00000039 00000091 000000d6 00000039     9...........9...
 8012bf0:	00000083 00000053 00000039 000000f4     ....S...9.......
 8012c00:	0000009c 00000084 0000005f 0000008b     ........_.......
 8012c10:	000000bd 000000f9 00000028 0000003b     ........(...;...
 8012c20:	0000001f 000000f8 00000097 000000ff     ................
 8012c30:	000000de 00000005 00000098 0000000f     ................
 8012c40:	000000ef 0000002f 00000011 0000008b     ..../...........
 8012c50:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
 8012c60:	0000006d 00000036 0000007e 000000cf     m...6...~.......
 8012c70:	00000027 000000cb 00000009 000000b7     '...............
 8012c80:	0000004f 00000046 0000003f 00000066     O...F...?...f...
 8012c90:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
 8012ca0:	00000075 00000027 000000ba 000000c7     u...'...........
 8012cb0:	000000eb 000000e5 000000f1 0000007b     ............{...
 8012cc0:	0000003d 00000007 00000039 000000f7     =.......9.......
 8012cd0:	0000008a 00000052 00000092 000000ea     ....R...........
 8012ce0:	0000006b 000000fb 0000005f 000000b1     k......._.......
 8012cf0:	0000001f 0000008d 0000005d 00000008     ........].......
 8012d00:	00000056 00000003 00000030 00000046     V.......0...F...
 8012d10:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
 8012d20:	000000f0 000000cf 000000bc 00000020     ............ ...
 8012d30:	0000009a 000000f4 00000036 0000001d     ........6.......
 8012d40:	000000a9 000000e3 00000091 00000061     ............a...
 8012d50:	0000005e 000000e6 0000001b 00000008     ^...............
 8012d60:	00000065 00000099 00000085 0000005f     e..........._...
 8012d70:	00000014 000000a0 00000068 00000040     ........h...@...
 8012d80:	0000008d 000000ff 000000d8 00000080     ................
 8012d90:	0000004d 00000073 00000027 00000031     M...s...'...1...
 8012da0:	00000006 00000006 00000015 00000056     ............V...
 8012db0:	000000ca 00000073 000000a8 000000c9     ....s...........
 8012dc0:	00000060 000000e2 0000007b 000000c0     `.......{.......
 8012dd0:	0000008c 0000006b 00000000 00000000     ....k...........

08012de0 <init_jk>:
 8012de0:	00000004 00000007 00000009 00000000     ................

08012df0 <PIo2>:
 8012df0:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
 8012e00:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
 8012e10:	1fc40000 1bc60000 17440000 00000000     ..........D.....
 8012e20:	00000043                                C...
