

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Tue Jul 22 19:55:49 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha256Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      132|      132|  1.320 us|  1.320 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |      130|      130|         4|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|   660|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     -|     -|    -|
|Memory           |        1|   -|     0|     0|    -|
|Multiplexer      |        -|   -|     0|   141|    -|
|Register         |        -|   -|   399|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        1|   0|   399|   801|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |       10|   0|     5|    21|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |kValues_U  |chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_471_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln13_2_fu_476_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln13_fu_341_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln15_1_fu_607_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln15_fu_602_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln19_fu_613_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln25_fu_324_p2    |         +|   0|  0|  14|           7|           1|
    |t1_fu_482_p2          |         +|   0|  0|  32|          32|          32|
    |and_ln13_1_fu_423_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln13_fu_417_p2    |       and|   0|  0|  32|          32|          32|
    |and_ln15_1_fu_555_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln15_fu_550_p2    |       and|   0|  0|  32|          32|          32|
    |icmp_ln25_fu_318_p2   |      icmp|   0|  0|  15|           7|           8|
    |or_ln13_fu_445_p2     |        or|   0|  0|  32|          32|          32|
    |or_ln15_1_fu_576_p2   |        or|   0|  0|  32|          32|          32|
    |or_ln15_fu_545_p2     |        or|   0|  0|  32|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln13_1_fu_459_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln13_2_fu_465_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln13_fu_411_p2    |       xor|   0|  0|  32|           2|          32|
    |xor_ln15_1_fu_596_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln15_fu_590_p2    |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 660|         593|         619|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add_i26_i241347_fu_120            |   9|          2|   32|         64|
    |add_i26_i24134_fu_132             |   9|          2|   32|         64|
    |add_i26_i2413_fu_108              |   9|          2|   32|         64|
    |add_i26_i241_fu_128               |   9|          2|   32|         64|
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    7|         14|
    |i_fu_104                          |   9|          2|    7|         14|
    |thr_add562568_fu_124              |   9|          2|   32|         64|
    |thr_add56256_fu_136               |   9|          2|   32|         64|
    |thr_add5625_fu_112                |   9|          2|   32|         64|
    |thr_add562_fu_116                 |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 141|         31|  275|        551|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_i26_i241347_fu_120            |  32|   0|   32|          0|
    |add_i26_i24134_fu_132             |  32|   0|   32|          0|
    |add_i26_i2413_fu_108              |  32|   0|   32|          0|
    |add_i26_i241_fu_128               |  32|   0|   32|          0|
    |add_ln13_reg_738                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_104                          |   7|   0|    7|          0|
    |icmp_ln25_reg_724                 |   1|   0|    1|          0|
    |icmp_ln25_reg_724_pp0_iter1_reg   |   1|   0|    1|          0|
    |t1_reg_762                        |  32|   0|   32|          0|
    |thr_add562568_fu_124              |  32|   0|   32|          0|
    |thr_add56256_fu_136               |  32|   0|   32|          0|
    |thr_add56256_load_reg_755         |  32|   0|   32|          0|
    |thr_add5625_fu_112                |  32|   0|   32|          0|
    |thr_add562_fu_116                 |  32|   0|   32|          0|
    |thr_add562_load_reg_743           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 399|   0|  399|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_25_2|  return value|
|wvars_load_7                |   in|   32|     ap_none|                             wvars_load_7|        scalar|
|wvars_load_6                |   in|   32|     ap_none|                             wvars_load_6|        scalar|
|wvars_load_5                |   in|   32|     ap_none|                             wvars_load_5|        scalar|
|wvars_load_4                |   in|   32|     ap_none|                             wvars_load_4|        scalar|
|wvars_load_3                |   in|   32|     ap_none|                             wvars_load_3|        scalar|
|wvars_load_2                |   in|   32|     ap_none|                             wvars_load_2|        scalar|
|wvars_load_1                |   in|   32|     ap_none|                             wvars_load_1|        scalar|
|wvars_load                  |   in|   32|     ap_none|                               wvars_load|        scalar|
|wValues_address0            |  out|    6|   ap_memory|                                  wValues|         array|
|wValues_ce0                 |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q0                  |   in|   32|   ap_memory|                                  wValues|         array|
|thr_add562568_out           |  out|   32|      ap_vld|                        thr_add562568_out|       pointer|
|thr_add562568_out_ap_vld    |  out|    1|      ap_vld|                        thr_add562568_out|       pointer|
|add_i26_i241347_out         |  out|   32|      ap_vld|                      add_i26_i241347_out|       pointer|
|add_i26_i241347_out_ap_vld  |  out|    1|      ap_vld|                      add_i26_i241347_out|       pointer|
|thr_add56256_out            |  out|   32|      ap_vld|                         thr_add56256_out|       pointer|
|thr_add56256_out_ap_vld     |  out|    1|      ap_vld|                         thr_add56256_out|       pointer|
|thr_add5625_out             |  out|   32|      ap_vld|                          thr_add5625_out|       pointer|
|thr_add5625_out_ap_vld      |  out|    1|      ap_vld|                          thr_add5625_out|       pointer|
|add_i26_i24134_out          |  out|   32|      ap_vld|                       add_i26_i24134_out|       pointer|
|add_i26_i24134_out_ap_vld   |  out|    1|      ap_vld|                       add_i26_i24134_out|       pointer|
|add_i26_i2413_out           |  out|   32|      ap_vld|                        add_i26_i2413_out|       pointer|
|add_i26_i2413_out_ap_vld    |  out|    1|      ap_vld|                        add_i26_i2413_out|       pointer|
|thr_add562_out              |  out|   32|      ap_vld|                           thr_add562_out|       pointer|
|thr_add562_out_ap_vld       |  out|    1|      ap_vld|                           thr_add562_out|       pointer|
|add_i26_i241_out            |  out|   32|      ap_vld|                         add_i26_i241_out|       pointer|
|add_i26_i241_out_ap_vld     |  out|    1|      ap_vld|                         add_i26_i241_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

