

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling samplinga0b11bbcad85e961cc8aa0fdea8fd4dd  /home/pars/Documents/sim_1/corr
Extracting PTX file and ptxas options    1: corr.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/corr
self exe links to: /home/pars/Documents/sim_1/corr
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/corr
Running md5sum using "md5sum /home/pars/Documents/sim_1/corr "
self exe links to: /home/pars/Documents/sim_1/corr
Extracting specific PTX file named corr.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11corr_kernelPfS_ : hostFun 0x0x560cc61c7715, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing corr.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11mean_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10std_kernelPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13reduce_kernelPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11corr_kernelPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file corr.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from corr.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11corr_kernelPfS_' : regs=26, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z13reduce_kernelPfS_S_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z10std_kernelPfS_S_' : regs=18, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z11mean_kernelPfS_' : regs=18, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z13reduce_kernelPfS_S_ : hostFun 0x0x560cc61c75a6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10std_kernelPfS_S_ : hostFun 0x0x560cc61c7421, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mean_kernelPfS_ : hostFun 0x0x560cc61c72a4, fat_cubin_handle = 1
setting device 0 with name GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae10..

GPGPU-Sim PTX: cudaLaunch for 0x0x560cc61c72a4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mean_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z11mean_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (corr.1.sm_75.ptx:33) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240 (corr.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x228 (corr.1.sm_75.ptx:98) @%p2 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (corr.1.sm_75.ptx:100) div.rn.f32 %f35, %f36, 0f4A442E10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11mean_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mean_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z11mean_kernelPfS_' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mean_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11mean_kernelPfS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11mean_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1545387
gpu_sim_insn = 54603776
gpu_ipc =      35.3334
gpu_tot_sim_cycle = 1545387
gpu_tot_sim_insn = 54603776
gpu_tot_ipc =      35.3334
gpu_tot_issued_cta = 16
gpu_occupancy = 24.9970% 
gpu_tot_occupancy = 24.9970% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0913
partiton_level_parallism_total  =       3.0913
partiton_level_parallism_util =       3.1746
partiton_level_parallism_util_total  =       3.1746
L2_BW  =     135.0269 GB/Sec
L2_BW_total  =     135.0269 GB/Sec
gpu_total_sim_rate=13599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24885, Reservation_fails = 1495
	L1D_cache_core[1]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24984, Reservation_fails = 1442
	L1D_cache_core[2]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24819, Reservation_fails = 1114
	L1D_cache_core[3]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24879, Reservation_fails = 1145
	L1D_cache_core[4]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24862, Reservation_fails = 1575
	L1D_cache_core[5]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24712, Reservation_fails = 1806
	L1D_cache_core[6]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24857, Reservation_fails = 1103
	L1D_cache_core[7]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24978, Reservation_fails = 1192
	L1D_cache_core[8]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24761, Reservation_fails = 1833
	L1D_cache_core[9]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24776, Reservation_fails = 1161
	L1D_cache_core[10]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 25030, Reservation_fails = 1308
	L1D_cache_core[11]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24716, Reservation_fails = 2193
	L1D_cache_core[12]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24709, Reservation_fails = 1680
	L1D_cache_core[13]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24960, Reservation_fails = 1867
	L1D_cache_core[14]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 25005, Reservation_fails = 1512
	L1D_cache_core[15]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24796, Reservation_fails = 1779
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5178624
	L1D_total_cache_misses = 2155024
	L1D_total_cache_miss_rate = 0.4161
	L1D_total_cache_pending_hits = 397729
	L1D_total_cache_reservation_fails = 24205
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 397729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 587776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1566720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 397729
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2622192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2555904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2622720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22517
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1688
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
13333, 13333, 13333, 13333, 13333, 13333, 13333, 13333, 
gpgpu_n_tot_thrd_icount = 54611968
gpgpu_n_tot_w_icount = 1706624
gpgpu_n_stall_shd_mem = 983296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2154496
gpgpu_n_mem_write_global = 2622720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16777216
gpgpu_n_store_insn = 16785408
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 983296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:195	W0_Idle:21111	W0_Scoreboard:96846594	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1706624
single_issue_nums: WS0:426656	WS1:426656	WS2:426656	WS3:426656	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17235968 {8:2154496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104908800 {40:2622720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86179840 {40:2154496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20981760 {8:2622720,}
maxmflatency = 532 
max_icnt2mem_latency = 187 
maxmrqlatency = 47 
max_icnt2sh_latency = 24 
averagemflatency = 288 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1197023 	274286 	257379 	179407 	188209 	1361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2629911 	2147258 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4774190 	2396 	630 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4570231 	203225 	3735 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	15290 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13990     14070     15117     15196     16256     16323     17375     17384     18523     18532     19659     19668     20787     20796     21904     21913 
dram[1]:     14204     14216     15335     15350     16467     16484     17466     17616     18587     18740     19707     19872     20825     20997     21942     22126 
dram[2]:     14242     14220     15396     15349     16520     16474     17629     17658     18790     18791     19910     19928     21041     21051     22178     22182 
dram[3]:     14184     14180     15316     15312     16448     16444     17614     17599     18761     18732     19893     19862     21022     20990     22151     22118 
dram[4]:     14184     14118     15314     15246     16446     16376     17598     17595     18731     18725     19861     19858     20988     20987     22116     22115 
dram[5]:     14114     14133     15242     15267     16372     16400     17517     17516     18654     18653     19792     19791     20923     20921     22053     22051 
dram[6]:     14176     14199     15305     15340     16432     16477     17548     17572     18667     18701     19805     19829     20936     20955     22061     22085 
dram[7]:     14222     14218     15355     15351     16493     16486     17626     17637     18757     18776     19881     19899     20997     21016     22125     22138 
dram[8]:     14240     14115     15368     15243     16507     16372     17636     17644     18781     18773     19916     19904     21036     21028     22174     22149 
dram[9]:     14111     14132     15239     15263     16368     16400     17513     17512     18649     18648     19787     19786     20919     20917     22051     22049 
dram[10]:     14187     14182     15318     15314     16450     16446     17547     17593     18672     18728     19800     19847     20930     20968     22061     22091 
dram[11]:     14216     14210     15370     15340     16505     16469     17592     17662     18732     18784     19859     19914     20979     21031     22104     22160 
average row accesses per activate:
dram[0]: 64.235291 64.235291 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.005882 64.378700 64.378700 64.378700 
dram[1]: 64.235291 64.235291 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[2]: 64.235291 64.235291 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[3]: 64.235291 64.235291 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[4]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[5]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[6]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[7]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[8]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[9]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[10]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
dram[11]: 64.258827 64.258827 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.376472 64.378700 64.378700 64.378700 64.378700 
average row locality = 2097665/32593 = 64.359375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10920     10920     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10881     10880     10880     10880 
dram[1]:     10920     10920     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[2]:     10920     10920     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[3]:     10920     10920     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[4]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[5]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[6]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[7]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[8]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[9]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[10]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
dram[11]:     10924     10924     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10880     10880     10880     10880 
total dram reads = 2097665
bank skew: 10944/10880 = 1.01
chip skew: 174808/174800 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        360       358       361       360       358       357       361       360      2571      2572       358       357       361       360       359       359
dram[1]:        359       359       360       361       357       357       360       360      2572      2572       358       357       361       360       359       359
dram[2]:        359       360       361       361       358       358       361       361      2575      2575       358       359       361       362       360       361
dram[3]:        361       361       363       363       359       360       362       363      2575      2574       359       360       362       363       361       362
dram[4]:        361       360       364       362       360       359       363       362      2573      2574       360       359       363       362       361       360
dram[5]:        360       361       362       363       359       360       362       362      2574      2575       359       359       363       362       361       360
dram[6]:        361       361       363       363       360       360       363       362      2576      2573       360       360       363       363       361       362
dram[7]:        362       362       364       363       360       360       363       364      2928      3015       360       360       363       363       362       362
dram[8]:        362       361       364       363       361       360       363       363      3017      3019       360       359       364       363       362       361
dram[9]:        361       361       362       363       359       360       362       362      3017      3017       359       359       363       362       361       361
dram[10]:        361       361       363       363       359       360       363       363      3020      3016       359       359       363       363       361       361
dram[11]:        362       361       363       363       360       360       363       363      2661      2573       359       360       363       363       361       361
maximum mf latency per bank:
dram[0]:        499       486       396       387       398       380       385       384       391       387       386       384       391       383       396       382
dram[1]:        490       498       386       396       396       385       386       385       387       380       388       392       383       384       393       408
dram[2]:        498       498       399       386       394       389       410       393       380       381       379       380       384       397       401       399
dram[3]:        506       503       396       404       386       384       382       387       380       394       381       387       390       384       388       384
dram[4]:        507       529       392       382       391       392       390       389       392       394       386       382       390       389       410       423
dram[5]:        526       532       384       382       388       382       405       393       383       380       381       385       390       404       416       383
dram[6]:        527       528       388       394       388       387       400       394       385       384       390       384       393       384       381       386
dram[7]:        532       530       388       397       392       398       391       397       386       389       382       380       389       392       386       382
dram[8]:        504       491       386       385       389       388       390       391       394       388       378       384       400       405       382       379
dram[9]:        494       498       387       389       380       384       398       389       383       391       380       383       410       391       394       392
dram[10]:        503       504       391       390       387       384       394       389       386       384       394       389       389       399       390       391
dram[11]:        516       512       390       392       390       388       398       394       386       392       391       395       397       403       401       386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782866 n_act=2733 n_pre=2717 n_ref_event=0 n_req=174801 n_rd=174801 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1263071 dram_eff=0.5536
bk0: 10920a 3908696i bk1: 10920a 3911593i bk2: 10944a 3909978i bk3: 10944a 3912061i bk4: 10944a 3909676i bk5: 10944a 3911413i bk6: 10944a 3908655i bk7: 10944a 3911315i bk8: 10944a 3910273i bk9: 10944a 3911486i bk10: 10944a 3909104i bk11: 10944a 3911453i bk12: 10881a 3910237i bk13: 10880a 3912247i bk14: 10880a 3910861i bk15: 10880a 3912417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984457
Row_Buffer_Locality_read = 0.984457
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270175
Bank_Level_Parallism_Col = 1.236816
Bank_Level_Parallism_Ready = 1.020217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236816 

BW Util details:
bwutil = 0.176429 
total_CMD = 3963095 
util_bw = 699204 
Wasted_Col = 192190 
Wasted_Row = 25726 
Idle = 3045975 

BW Util Bottlenecks: 
RCDc_limit = 44445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154159 
rwq = 0 
CCDLc_limit_alone = 154159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782866 
Read = 174801 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2733 
n_pre = 2717 
n_ref = 0 
n_req = 174801 
total_req = 174801 

Dual Bus Interface Util: 
issued_total_row = 5450 
issued_total_col = 174801 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044107 
Either_Row_CoL_Bus_Util = 0.045477 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000122 
queue_avg = 0.229695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.229695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782874 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174800 n_rd=174800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1328591 dram_eff=0.5263
bk0: 10920a 3911839i bk1: 10920a 3912008i bk2: 10944a 3912676i bk3: 10944a 3912389i bk4: 10944a 3912311i bk5: 10944a 3911901i bk6: 10944a 3912257i bk7: 10944a 3912027i bk8: 10944a 3912755i bk9: 10944a 3912809i bk10: 10944a 3911354i bk11: 10944a 3912281i bk12: 10880a 3912618i bk13: 10880a 3912969i bk14: 10880a 3912659i bk15: 10880a 3912580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984462
Row_Buffer_Locality_read = 0.984462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246011
Bank_Level_Parallism_Col = 1.210069
Bank_Level_Parallism_Ready = 1.013723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210069 

BW Util details:
bwutil = 0.176428 
total_CMD = 3963095 
util_bw = 699200 
Wasted_Col = 198924 
Wasted_Row = 25548 
Idle = 3039423 

BW Util Bottlenecks: 
RCDc_limit = 45947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 160259 
rwq = 0 
CCDLc_limit_alone = 160259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782874 
Read = 174800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174800 
total_req = 174800 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174800 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044107 
Either_Row_CoL_Bus_Util = 0.045475 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000150 
queue_avg = 0.235215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.235215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782874 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174800 n_rd=174800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1231045 dram_eff=0.568
bk0: 10920a 3909686i bk1: 10920a 3908471i bk2: 10944a 3910735i bk3: 10944a 3909187i bk4: 10944a 3909789i bk5: 10944a 3908634i bk6: 10944a 3910719i bk7: 10944a 3909347i bk8: 10944a 3911095i bk9: 10944a 3908912i bk10: 10944a 3909844i bk11: 10944a 3908617i bk12: 10880a 3911289i bk13: 10880a 3909758i bk14: 10880a 3911379i bk15: 10880a 3909289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984462
Row_Buffer_Locality_read = 0.984462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275492
Bank_Level_Parallism_Col = 1.241104
Bank_Level_Parallism_Ready = 1.015216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241104 

BW Util details:
bwutil = 0.176428 
total_CMD = 3963095 
util_bw = 699200 
Wasted_Col = 193002 
Wasted_Row = 25838 
Idle = 3045055 

BW Util Bottlenecks: 
RCDc_limit = 43566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157761 
rwq = 0 
CCDLc_limit_alone = 157761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782874 
Read = 174800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174800 
total_req = 174800 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174800 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044107 
Either_Row_CoL_Bus_Util = 0.045475 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000150 
queue_avg = 0.315094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.315094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782865 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174800 n_rd=174800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1127286 dram_eff=0.6203
bk0: 10920a 3906635i bk1: 10920a 3905409i bk2: 10944a 3907572i bk3: 10944a 3905597i bk4: 10944a 3906689i bk5: 10944a 3904620i bk6: 10944a 3906720i bk7: 10944a 3906655i bk8: 10944a 3907598i bk9: 10944a 3905466i bk10: 10944a 3906300i bk11: 10944a 3905767i bk12: 10880a 3907348i bk13: 10880a 3905984i bk14: 10880a 3907592i bk15: 10880a 3906213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984462
Row_Buffer_Locality_read = 0.984462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311863
Bank_Level_Parallism_Col = 1.274811
Bank_Level_Parallism_Ready = 1.017721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274811 

BW Util details:
bwutil = 0.176428 
total_CMD = 3963095 
util_bw = 699200 
Wasted_Col = 188168 
Wasted_Row = 23770 
Idle = 3051957 

BW Util Bottlenecks: 
RCDc_limit = 39317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158840 
rwq = 0 
CCDLc_limit_alone = 158840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782865 
Read = 174800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174800 
total_req = 174800 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174800 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044107 
Either_Row_CoL_Bus_Util = 0.045477 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000100 
queue_avg = 0.448104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.448104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782856 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1239519 dram_eff=0.5641
bk0: 10924a 3907453i bk1: 10924a 3909340i bk2: 10944a 3907894i bk3: 10944a 3909969i bk4: 10944a 3907269i bk5: 10944a 3909416i bk6: 10944a 3907848i bk7: 10944a 3910420i bk8: 10944a 3908630i bk9: 10944a 3910011i bk10: 10944a 3906996i bk11: 10944a 3909540i bk12: 10880a 3908598i bk13: 10880a 3910642i bk14: 10880a 3909185i bk15: 10880a 3910361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282043
Bank_Level_Parallism_Col = 1.248110
Bank_Level_Parallism_Ready = 1.011268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248110 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 194594 
Wasted_Row = 26824 
Idle = 3042445 

BW Util Bottlenecks: 
RCDc_limit = 41985 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162514 
rwq = 0 
CCDLc_limit_alone = 162514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782856 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045479 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000094 
queue_avg = 0.437945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.437945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782844 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1306667 dram_eff=0.5351
bk0: 10924a 3910074i bk1: 10924a 3909578i bk2: 10944a 3910527i bk3: 10944a 3910317i bk4: 10944a 3910203i bk5: 10944a 3909965i bk6: 10944a 3910122i bk7: 10944a 3910974i bk8: 10944a 3910936i bk9: 10944a 3910400i bk10: 10944a 3909818i bk11: 10944a 3910192i bk12: 10880a 3910673i bk13: 10880a 3910871i bk14: 10880a 3910772i bk15: 10880a 3910453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270498
Bank_Level_Parallism_Col = 1.235580
Bank_Level_Parallism_Ready = 1.010553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.235580 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 197806 
Wasted_Row = 27902 
Idle = 3038155 

BW Util Bottlenecks: 
RCDc_limit = 43717 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164598 
rwq = 0 
CCDLc_limit_alone = 164598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782844 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045482 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000028 
queue_avg = 0.448114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.448114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782843 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1223856 dram_eff=0.5713
bk0: 10924a 3907917i bk1: 10924a 3907645i bk2: 10944a 3908322i bk3: 10944a 3907292i bk4: 10944a 3908448i bk5: 10944a 3907535i bk6: 10944a 3908736i bk7: 10944a 3907709i bk8: 10944a 3908531i bk9: 10944a 3907552i bk10: 10944a 3907654i bk11: 10944a 3907534i bk12: 10880a 3909036i bk13: 10880a 3908095i bk14: 10880a 3908856i bk15: 10880a 3907509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294328
Bank_Level_Parallism_Col = 1.259845
Bank_Level_Parallism_Ready = 1.010308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259845 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 194244 
Wasted_Row = 27462 
Idle = 3042157 

BW Util Bottlenecks: 
RCDc_limit = 43027 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161752 
rwq = 0 
CCDLc_limit_alone = 161752 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782843 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000022 
queue_avg = 0.485162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.485162
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782841 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1136004 dram_eff=0.6155
bk0: 10924a 3905198i bk1: 10924a 3904760i bk2: 10944a 3905906i bk3: 10944a 3904933i bk4: 10944a 3906043i bk5: 10944a 3905318i bk6: 10944a 3905554i bk7: 10944a 3904768i bk8: 10944a 3906516i bk9: 10944a 3904325i bk10: 10944a 3904947i bk11: 10944a 3904461i bk12: 10880a 3906256i bk13: 10880a 3905396i bk14: 10880a 3906132i bk15: 10880a 3905074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321559
Bank_Level_Parallism_Col = 1.290574
Bank_Level_Parallism_Ready = 1.011023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290574 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 189381 
Wasted_Row = 28743 
Idle = 3045739 

BW Util Bottlenecks: 
RCDc_limit = 43661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156158 
rwq = 0 
CCDLc_limit_alone = 156158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782841 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000011 
queue_avg = 0.518793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.518793
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782840 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1242092 dram_eff=0.5629
bk0: 10924a 3905879i bk1: 10924a 3908868i bk2: 10944a 3906979i bk3: 10944a 3909218i bk4: 10944a 3906156i bk5: 10944a 3908301i bk6: 10944a 3906474i bk7: 10944a 3909232i bk8: 10944a 3907371i bk9: 10944a 3909035i bk10: 10944a 3906564i bk11: 10944a 3907990i bk12: 10880a 3907136i bk13: 10880a 3909292i bk14: 10880a 3906925i bk15: 10880a 3909489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284723
Bank_Level_Parallism_Col = 1.259305
Bank_Level_Parallism_Ready = 1.009461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259305 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 197911 
Wasted_Row = 34963 
Idle = 3030989 

BW Util Bottlenecks: 
RCDc_limit = 47042 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 160696 
rwq = 0 
CCDLc_limit_alone = 160696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782840 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000006 
queue_avg = 0.490469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.490469
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782840 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1310566 dram_eff=0.5335
bk0: 10924a 3908907i bk1: 10924a 3909337i bk2: 10944a 3909872i bk3: 10944a 3909594i bk4: 10944a 3910196i bk5: 10944a 3909883i bk6: 10944a 3909902i bk7: 10944a 3910131i bk8: 10944a 3909676i bk9: 10944a 3909515i bk10: 10944a 3909273i bk11: 10944a 3909194i bk12: 10880a 3909554i bk13: 10880a 3909975i bk14: 10880a 3909933i bk15: 10880a 3909882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.259095
Bank_Level_Parallism_Col = 1.234161
Bank_Level_Parallism_Ready = 1.008534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234161 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 203746 
Wasted_Row = 35914 
Idle = 3024203 

BW Util Bottlenecks: 
RCDc_limit = 47119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166024 
rwq = 0 
CCDLc_limit_alone = 166024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782840 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000006 
queue_avg = 0.466525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.466525
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782841 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1234624 dram_eff=0.5664
bk0: 10924a 3907438i bk1: 10924a 3907658i bk2: 10944a 3908861i bk3: 10944a 3907696i bk4: 10944a 3908623i bk5: 10944a 3907316i bk6: 10944a 3908402i bk7: 10944a 3907493i bk8: 10944a 3908630i bk9: 10944a 3907176i bk10: 10944a 3907777i bk11: 10944a 3907648i bk12: 10880a 3909161i bk13: 10880a 3908497i bk14: 10880a 3909308i bk15: 10880a 3908519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267603
Bank_Level_Parallism_Col = 1.244504
Bank_Level_Parallism_Ready = 1.009158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.244504 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 202477 
Wasted_Row = 36318 
Idle = 3025068 

BW Util Bottlenecks: 
RCDc_limit = 47498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164046 
rwq = 0 
CCDLc_limit_alone = 164046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782841 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000011 
queue_avg = 0.476570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.47657
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3963095 n_nop=3782841 n_act=2732 n_pre=2716 n_ref_event=0 n_req=174808 n_rd=174808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1764
n_activity=1144662 dram_eff=0.6109
bk0: 10924a 3905929i bk1: 10924a 3904931i bk2: 10944a 3906187i bk3: 10944a 3904665i bk4: 10944a 3905957i bk5: 10944a 3904259i bk6: 10944a 3906109i bk7: 10944a 3905032i bk8: 10944a 3905976i bk9: 10944a 3904915i bk10: 10944a 3905008i bk11: 10944a 3903513i bk12: 10880a 3906333i bk13: 10880a 3905627i bk14: 10880a 3906766i bk15: 10880a 3905647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984463
Row_Buffer_Locality_read = 0.984463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285068
Bank_Level_Parallism_Col = 1.265919
Bank_Level_Parallism_Ready = 1.009999
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265919 

BW Util details:
bwutil = 0.176436 
total_CMD = 3963095 
util_bw = 699232 
Wasted_Col = 199630 
Wasted_Row = 37496 
Idle = 3026737 

BW Util Bottlenecks: 
RCDc_limit = 48274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159635 
rwq = 0 
CCDLc_limit_alone = 159635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3963095 
n_nop = 3782841 
Read = 174808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 174808 
total_req = 174808 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 174808 
Row_Bus_Util =  0.001375 
CoL_Bus_Util = 0.044109 
Either_Row_CoL_Bus_Util = 0.045483 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000011 
queue_avg = 0.503156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.503156
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192219, Miss = 87401, Miss_rate = 0.455, Pending_hits = 2153, Reservation_fails = 0
L2_cache_bank[1]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 1854, Reservation_fails = 0
L2_cache_bank[2]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 1795, Reservation_fails = 0
L2_cache_bank[3]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 1814, Reservation_fails = 0
L2_cache_bank[4]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 1890, Reservation_fails = 0
L2_cache_bank[5]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 2021, Reservation_fails = 0
L2_cache_bank[6]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 2133, Reservation_fails = 0
L2_cache_bank[7]: Access = 192218, Miss = 87400, Miss_rate = 0.455, Pending_hits = 2235, Reservation_fails = 0
L2_cache_bank[8]: Access = 192221, Miss = 87404, Miss_rate = 0.455, Pending_hits = 2142, Reservation_fails = 0
L2_cache_bank[9]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 1862, Reservation_fails = 0
L2_cache_bank[10]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 1797, Reservation_fails = 0
L2_cache_bank[11]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 1814, Reservation_fails = 0
L2_cache_bank[12]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 1905, Reservation_fails = 0
L2_cache_bank[13]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 2017, Reservation_fails = 0
L2_cache_bank[14]: Access = 208614, Miss = 87404, Miss_rate = 0.419, Pending_hits = 2117, Reservation_fails = 0
L2_cache_bank[15]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 2223, Reservation_fails = 0
L2_cache_bank[16]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 2150, Reservation_fails = 0
L2_cache_bank[17]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 1857, Reservation_fails = 0
L2_cache_bank[18]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 1794, Reservation_fails = 0
L2_cache_bank[19]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 1817, Reservation_fails = 0
L2_cache_bank[20]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 1900, Reservation_fails = 0
L2_cache_bank[21]: Access = 212712, Miss = 87404, Miss_rate = 0.411, Pending_hits = 2017, Reservation_fails = 0
L2_cache_bank[22]: Access = 196320, Miss = 87404, Miss_rate = 0.445, Pending_hits = 2155, Reservation_fails = 0
L2_cache_bank[23]: Access = 192222, Miss = 87404, Miss_rate = 0.455, Pending_hits = 2244, Reservation_fails = 0
L2_total_cache_accesses = 4777216
L2_total_cache_misses = 2097665
L2_total_cache_miss_rate = 0.4391
L2_total_cache_pending_hits = 47706
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1573248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 47706
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2622720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2154496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2622720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=4777216
icnt_total_pkts_simt_to_mem=4777216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4777216
Req_Network_cycles = 1545387
Req_Network_injected_packets_per_cycle =       3.0913 
Req_Network_conflicts_per_cycle =       0.3213
Req_Network_conflicts_per_cycle_util =       0.3300
Req_Bank_Level_Parallism =       3.1746
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0630
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1288

Reply_Network_injected_packets_num = 4777216
Reply_Network_cycles = 1545387
Reply_Network_injected_packets_per_cycle =        3.0913
Reply_Network_conflicts_per_cycle =        0.2973
Reply_Network_conflicts_per_cycle_util =       0.3037
Reply_Bank_Level_Parallism =       3.1587
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0260
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 55 sec (4015 sec)
gpgpu_simulation_rate = 13599 (inst/sec)
gpgpu_simulation_rate = 384 (cycle/sec)
gpgpu_silicon_slowdown = 3554687x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224adf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560cc61c7421 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10std_kernelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z10std_kernelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x288 (corr.1.sm_75.ptx:128) @%p1 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (corr.1.sm_75.ptx:199) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x448 (corr.1.sm_75.ptx:187) @%p2 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (corr.1.sm_75.ptx:189) div.rn.f32 %f35, %f37, 0f4A442E10;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x470 (corr.1.sm_75.ptx:193) @%p3 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (corr.1.sm_75.ptx:199) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10std_kernelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10std_kernelPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z10std_kernelPfS_S_' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10std_kernelPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10std_kernelPfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z10std_kernelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1587373
gpu_sim_insn = 92377088
gpu_ipc =      58.1949
gpu_tot_sim_cycle = 3132760
gpu_tot_sim_insn = 146980864
gpu_tot_ipc =      46.9174
gpu_tot_issued_cta = 32
gpu_occupancy = 24.9983% 
gpu_tot_occupancy = 24.9977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0098
partiton_level_parallism_total  =       3.0500
partiton_level_parallism_util =       3.1006
partiton_level_parallism_util_total  =       3.1372
L2_BW  =     131.4700 GB/Sec
L2_BW_total  =     133.2246 GB/Sec
gpu_total_sim_rate=17156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 811168, Miss = 269411, Miss_rate = 0.332, Pending_hits = 49755, Reservation_fails = 1915
	L1D_cache_core[1]: Access = 811168, Miss = 269411, Miss_rate = 0.332, Pending_hits = 49952, Reservation_fails = 1943
	L1D_cache_core[2]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24819, Reservation_fails = 1114
	L1D_cache_core[3]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24879, Reservation_fails = 1145
	L1D_cache_core[4]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24862, Reservation_fails = 1575
	L1D_cache_core[5]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24712, Reservation_fails = 1806
	L1D_cache_core[6]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24857, Reservation_fails = 1103
	L1D_cache_core[7]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24978, Reservation_fails = 1192
	L1D_cache_core[8]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24761, Reservation_fails = 1833
	L1D_cache_core[9]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24776, Reservation_fails = 1161
	L1D_cache_core[10]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 25030, Reservation_fails = 1308
	L1D_cache_core[11]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24716, Reservation_fails = 2193
	L1D_cache_core[12]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24709, Reservation_fails = 1680
	L1D_cache_core[13]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24960, Reservation_fails = 1867
	L1D_cache_core[14]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 25005, Reservation_fails = 1512
	L1D_cache_core[15]: Access = 323664, Miss = 134689, Miss_rate = 0.416, Pending_hits = 24796, Reservation_fails = 1779
	L1D_cache_core[16]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24910, Reservation_fails = 609
	L1D_cache_core[17]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24927, Reservation_fails = 379
	L1D_cache_core[18]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24983, Reservation_fails = 396
	L1D_cache_core[19]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24978, Reservation_fails = 407
	L1D_cache_core[20]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24911, Reservation_fails = 467
	L1D_cache_core[21]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24901, Reservation_fails = 406
	L1D_cache_core[22]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24824, Reservation_fails = 453
	L1D_cache_core[23]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24834, Reservation_fails = 386
	L1D_cache_core[24]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24811, Reservation_fails = 560
	L1D_cache_core[25]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24929, Reservation_fails = 323
	L1D_cache_core[26]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24751, Reservation_fails = 788
	L1D_cache_core[27]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24941, Reservation_fails = 510
	L1D_cache_core[28]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24913, Reservation_fails = 511
	L1D_cache_core[29]: Access = 487504, Miss = 134722, Miss_rate = 0.276, Pending_hits = 24818, Reservation_fails = 529
	L1D_total_cache_accesses = 12978688
	L1D_total_cache_misses = 4310576
	L1D_total_cache_miss_rate = 0.3321
	L1D_total_cache_pending_hits = 795998
	L1D_total_cache_reservation_fails = 31850
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2627730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 795998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1175696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3133824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 795998
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5244384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7733248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5245440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29211
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2639
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
35888, 35888, 35888, 35888, 35888, 35888, 35888, 35888, 
gpgpu_n_tot_thrd_icount = 146997248
gpgpu_n_tot_w_icount = 4593664
gpgpu_n_stall_shd_mem = 2490880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4309520
gpgpu_n_mem_write_global = 5245440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 33570816
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2490880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3613	W0_Idle:38527	W0_Scoreboard:195202884	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4593664
single_issue_nums: WS0:1148416	WS1:1148416	WS2:1148416	WS3:1148416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34476160 {8:4309520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 209817600 {40:5245440,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172380800 {40:4309520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41963520 {8:5245440,}
maxmflatency = 532 
max_icnt2mem_latency = 204 
maxmrqlatency = 108 
max_icnt2sh_latency = 24 
averagemflatency = 287 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2413052 	542732 	509993 	360117 	366330 	3076 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5263755 	4291146 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9548980 	4514 	1466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9138141 	408127 	8642 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	30987 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13990     14070     15117     15196     16256     16323     17375     17384     18523     18532     19659     19668     20787     20796     21904     21913 
dram[1]:     14204     14216     15335     15350     16467     16484     17466     17616     18587     18740     19707     19872     20825     20997     21942     22126 
dram[2]:     14242     14220     15396     15349     16520     16474     17629     17658     18790     18791     19910     19928     21041     21051     22178     22182 
dram[3]:     14184     14180     15316     15312     16448     16444     17614     17599     18761     18732     19893     19862     21022     20990     22151     22118 
dram[4]:     14184     14118     15314     15246     16446     16376     17598     17595     18731     18725     19861     19858     20988     20987     22116     22115 
dram[5]:     14114     14133     15242     15267     16372     16400     17517     17516     18654     18653     19792     19791     20923     20921     22053     22051 
dram[6]:     14176     14199     15305     15340     16432     16477     17548     17572     18667     18701     19805     19829     20936     20955     22061     22085 
dram[7]:     14222     14218     15355     15351     16493     16486     17626     17637     18757     18776     19881     19899     20997     21016     22125     22138 
dram[8]:     14240     14115     15368     15243     16507     16372     17636     17644     18781     18773     19916     19904     21036     21028     22174     22149 
dram[9]:     14111     14132     15239     15263     16368     16400     17513     17512     18649     18648     19787     19786     20919     20917     22051     22049 
dram[10]:     14187     14182     15318     15314     16450     16446     17547     17593     18672     18728     19800     19847     20930     20968     22061     22091 
dram[11]:     14216     14210     15370     15340     16505     16469     17592     17662     18732     18784     19859     19914     20979     21031     22104     22160 
average row accesses per activate:
dram[0]: 64.046921 64.046921 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.730659 62.730659 64.187683 64.187683 63.818180 64.188789 64.188789 64.188789 
dram[1]: 64.046921 64.046921 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.730659 62.373219 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[2]: 64.046921 64.046921 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 63.092220 63.092220 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[3]: 64.046921 64.046921 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 63.092220 62.730659 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[4]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.730659 62.373219 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[5]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.730659 63.092220 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[6]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 63.092220 63.092220 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[7]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.733524 62.376068 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[8]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.376068 62.733524 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[9]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.733524 63.095100 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[10]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 63.095100 63.095100 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
dram[11]: 64.070381 64.070381 64.187683 64.187683 64.187683 64.187683 64.187683 64.187683 62.376068 62.730659 64.187683 64.187683 64.188789 64.188789 64.188789 64.188789 
average row locality = 4195459/65562 = 63.992237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21840     21840     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21762     21760     21760     21760 
dram[1]:     21840     21840     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[2]:     21840     21840     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[3]:     21840     21840     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[4]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[5]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[6]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[7]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[8]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[9]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[10]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
dram[11]:     21848     21848     21888     21888     21888     21888     21888     21888     21888     21888     21888     21888     21760     21760     21760     21760 
total dram reads = 4195330
bank skew: 21888/21760 = 1.01
chip skew: 349616/349600 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        20        20         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        24        24         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        24        24         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        24        24         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        24        24         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        21        20         0         0         0         0         0         0 
total dram writes = 513
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
average mf latency per bank:
dram[0]:        359       357       360       359       357       356       360       359      2569      2570       357       356       360       359       358       358
dram[1]:        358       358       359       360       356       356       359       359      2570      2569       356       356       359       359       358       358
dram[2]:        358       359       360       360       357       357       360       360      2747      2790       357       357       360       361       359       359
dram[3]:        360       360       362       362       358       359       361       362      2792      2792       358       358       361       362       360       361
dram[4]:        360       359       362       361       359       358       361       361      2791      2792       359       358       362       361       360       360
dram[5]:        359       360       361       362       358       358       361       360      2792      2792       358       358       362       361       360       359
dram[6]:        360       360       362       362       359       359       362       361      2615      2570       358       359       361       362       360       361
dram[7]:        361       361       363       362       359       359       362       363      2747      2791       359       359       362       362       360       361
dram[8]:        361       360       363       362       359       359       362       362      2791      2793       359       358       362       362       361       360
dram[9]:        360       360       362       362       358       359       361       361      2793      2792       358       358       362       362       360       360
dram[10]:        360       360       361       362       358       359       362       362      2793      2790       358       358       362       362       360       360
dram[11]:        361       361       362       362       359       359       362       362      2613      2570       358       359       362       362       360       360
maximum mf latency per bank:
dram[0]:        499       486       396       387       398       380       395       384       449       411       386       384       391       392       399       382
dram[1]:        490       498       386       396       396       385       393       385       424       415       388       392       389       384       393       408
dram[2]:        498       498       399       391       394       389       410       393       486       434       392       384       387       397       401       399
dram[3]:        506       503       396       404       388       384       394       391       437       439       391       393       390       387       388       385
dram[4]:        507       529       395       387       391       392       397       398       427       404       388       394       397       389       410       423
dram[5]:        526       532       395       392       390       383       405       393       450       424       385       385       391       404       416       398
dram[6]:        527       528       388       394       391       393       400       398       419       430       390       384       393       390       391       392
dram[7]:        532       530       388       397       392       398       396       397       437       427       382       386       389       392       392       391
dram[8]:        504       517       392       385       389       388       394       391       408       404       390       390       400       405       384       381
dram[9]:        516       509       406       392       385       384       398       399       421       421       382       383       410       391       394       392
dram[10]:        503       508       391       390       395       405       394       390       466       440       394       389       389       399       390       391
dram[11]:        520       518       390       392       390       388       398       394       436       416       391       395       411       403       401       386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673310 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349612 n_rd=349602 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2530656 dram_eff=0.5527
bk0: 21840a 7925059i bk1: 21840a 7930350i bk2: 21888a 7927153i bk3: 21888a 7930908i bk4: 21888a 7927896i bk5: 21888a 7930398i bk6: 21888a 7924939i bk7: 21888a 7929496i bk8: 21888a 7927023i bk9: 21888a 7930130i bk10: 21888a 7925653i bk11: 21888a 7930515i bk12: 21762a 7927990i bk13: 21760a 7931198i bk14: 21760a 7929525i bk15: 21760a 7932605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984366
Row_Buffer_Locality_read = 0.984388
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.275023
Bank_Level_Parallism_Col = 1.240626
Bank_Level_Parallism_Ready = 1.019957
write_to_read_ratio_blp_rw_average = 0.000246
GrpLevelPara = 1.240626 

BW Util details:
bwutil = 0.174084 
total_CMD = 8033862 
util_bw = 1398568 
Wasted_Col = 382499 
Wasted_Row = 51137 
Idle = 6201658 

BW Util Bottlenecks: 
RCDc_limit = 88628 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 111 
CCDLc_limit = 306295 
rwq = 0 
CCDLc_limit_alone = 306295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 8033862 
n_nop = 7673310 
Read = 349602 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349612 
total_req = 349642 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349642 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043521 
Either_Row_CoL_Bus_Util = 0.044879 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000105 
queue_avg = 0.231153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.231153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673323 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349610 n_rd=349600 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2679010 dram_eff=0.522
bk0: 21840a 7932632i bk1: 21840a 7932725i bk2: 21888a 7933937i bk3: 21888a 7933383i bk4: 21888a 7932901i bk5: 21888a 7932443i bk6: 21888a 7931960i bk7: 21888a 7931566i bk8: 21888a 7932950i bk9: 21888a 7932146i bk10: 21888a 7931525i bk11: 21888a 7932456i bk12: 21760a 7933797i bk13: 21760a 7933107i bk14: 21760a 7934557i bk15: 21760a 7933668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984365
Row_Buffer_Locality_read = 0.984391
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.244678
Bank_Level_Parallism_Col = 1.208066
Bank_Level_Parallism_Ready = 1.014048
write_to_read_ratio_blp_rw_average = 0.000237
GrpLevelPara = 1.208066 

BW Util details:
bwutil = 0.174083 
total_CMD = 8033862 
util_bw = 1398560 
Wasted_Col = 398665 
Wasted_Row = 51373 
Idle = 6185264 

BW Util Bottlenecks: 
RCDc_limit = 91491 
RCDWRc_limit = 88 
WTRc_limit = 22 
RTWc_limit = 112 
CCDLc_limit = 321191 
rwq = 0 
CCDLc_limit_alone = 321191 
WTRc_limit_alone = 22 
RTWc_limit_alone = 112 

Commands details: 
total_CMD = 8033862 
n_nop = 7673323 
Read = 349600 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349610 
total_req = 349640 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349640 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043521 
Either_Row_CoL_Bus_Util = 0.044877 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000136 
queue_avg = 0.229602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.229602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673324 n_act=5476 n_pre=5460 n_ref_event=0 n_req=349610 n_rd=349600 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2498636 dram_eff=0.5597
bk0: 21840a 7927957i bk1: 21840a 7925646i bk2: 21888a 7929963i bk3: 21888a 7927385i bk4: 21888a 7928728i bk5: 21888a 7926202i bk6: 21888a 7929363i bk7: 21888a 7926842i bk8: 21888a 7929618i bk9: 21888a 7925568i bk10: 21888a 7928750i bk11: 21888a 7926653i bk12: 21760a 7931560i bk13: 21760a 7927789i bk14: 21760a 7931180i bk15: 21760a 7927302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984383
Row_Buffer_Locality_read = 0.984399
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.268984
Bank_Level_Parallism_Col = 1.233734
Bank_Level_Parallism_Ready = 1.015709
write_to_read_ratio_blp_rw_average = 0.000201
GrpLevelPara = 1.233734 

BW Util details:
bwutil = 0.174083 
total_CMD = 8033862 
util_bw = 1398560 
Wasted_Col = 390726 
Wasted_Row = 51328 
Idle = 6193248 

BW Util Bottlenecks: 
RCDc_limit = 86773 
RCDWRc_limit = 56 
WTRc_limit = 58 
RTWc_limit = 108 
CCDLc_limit = 319788 
rwq = 0 
CCDLc_limit_alone = 319788 
WTRc_limit_alone = 58 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 8033862 
n_nop = 7673324 
Read = 349600 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5476 
n_pre = 5460 
n_ref = 0 
n_req = 349610 
total_req = 349640 

Dual Bus Interface Util: 
issued_total_row = 10936 
issued_total_col = 349640 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.043521 
Either_Row_CoL_Bus_Util = 0.044877 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000105 
queue_avg = 0.306652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.306652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673314 n_act=5478 n_pre=5462 n_ref_event=0 n_req=349610 n_rd=349600 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2298182 dram_eff=0.6086
bk0: 21840a 7921844i bk1: 21840a 7919478i bk2: 21888a 7923886i bk3: 21888a 7920462i bk4: 21888a 7922685i bk5: 21888a 7918909i bk6: 21888a 7922441i bk7: 21888a 7921733i bk8: 21888a 7923111i bk9: 21888a 7919307i bk10: 21888a 7921386i bk11: 21888a 7920049i bk12: 21760a 7923762i bk13: 21760a 7920623i bk14: 21760a 7923827i bk15: 21760a 7920376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984377
Row_Buffer_Locality_read = 0.984396
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 1.303084
Bank_Level_Parallism_Col = 1.267613
Bank_Level_Parallism_Ready = 1.017259
write_to_read_ratio_blp_rw_average = 0.000171
GrpLevelPara = 1.267613 

BW Util details:
bwutil = 0.174083 
total_CMD = 8033862 
util_bw = 1398560 
Wasted_Col = 381744 
Wasted_Row = 50347 
Idle = 6203211 

BW Util Bottlenecks: 
RCDc_limit = 80864 
RCDWRc_limit = 84 
WTRc_limit = 32 
RTWc_limit = 23 
CCDLc_limit = 319644 
rwq = 0 
CCDLc_limit_alone = 319644 
WTRc_limit_alone = 32 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 8033862 
n_nop = 7673314 
Read = 349600 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5478 
n_pre = 5462 
n_ref = 0 
n_req = 349610 
total_req = 349640 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 349640 
Row_Bus_Util =  0.001362 
CoL_Bus_Util = 0.043521 
Either_Row_CoL_Bus_Util = 0.044879 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000089 
queue_avg = 0.427642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.427642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673282 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349626 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2481853 dram_eff=0.5635
bk0: 21848a 7922135i bk1: 21848a 7926141i bk2: 21888a 7924224i bk3: 21888a 7927341i bk4: 21888a 7922634i bk5: 21888a 7926547i bk6: 21888a 7923710i bk7: 21888a 7928194i bk8: 21888a 7924498i bk9: 21888a 7926937i bk10: 21888a 7921432i bk11: 21888a 7926652i bk12: 21760a 7925068i bk13: 21760a 7928662i bk14: 21760a 7925929i bk15: 21760a 7927878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984366
Row_Buffer_Locality_read = 0.984391
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.285194
Bank_Level_Parallism_Col = 1.251286
Bank_Level_Parallism_Ready = 1.012039
write_to_read_ratio_blp_rw_average = 0.000212
GrpLevelPara = 1.251286 

BW Util details:
bwutil = 0.174091 
total_CMD = 8033862 
util_bw = 1398624 
Wasted_Col = 386895 
Wasted_Row = 54575 
Idle = 6193768 

BW Util Bottlenecks: 
RCDc_limit = 84679 
RCDWRc_limit = 103 
WTRc_limit = 24 
RTWc_limit = 71 
CCDLc_limit = 321546 
rwq = 0 
CCDLc_limit_alone = 321546 
WTRc_limit_alone = 24 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 8033862 
n_nop = 7673282 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349626 
total_req = 349656 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349656 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043523 
Either_Row_CoL_Bus_Util = 0.044883 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000067 
queue_avg = 0.421339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.421339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673277 n_act=5478 n_pre=5462 n_ref_event=0 n_req=349626 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2636801 dram_eff=0.5304
bk0: 21848a 7927843i bk1: 21848a 7927972i bk2: 21888a 7929606i bk3: 21888a 7929128i bk4: 21888a 7929486i bk5: 21888a 7928951i bk6: 21888a 7929048i bk7: 21888a 7930483i bk8: 21888a 7929112i bk9: 21888a 7928644i bk10: 21888a 7927588i bk11: 21888a 7928412i bk12: 21760a 7929780i bk13: 21760a 7929957i bk14: 21760a 7930073i bk15: 21760a 7929096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984378
Row_Buffer_Locality_read = 0.984397
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 1.264420
Bank_Level_Parallism_Col = 1.230036
Bank_Level_Parallism_Ready = 1.010203
write_to_read_ratio_blp_rw_average = 0.000230
GrpLevelPara = 1.230036 

BW Util details:
bwutil = 0.174091 
total_CMD = 8033862 
util_bw = 1398624 
Wasted_Col = 399014 
Wasted_Row = 57289 
Idle = 6178935 

BW Util Bottlenecks: 
RCDc_limit = 87823 
RCDWRc_limit = 61 
WTRc_limit = 8 
RTWc_limit = 116 
CCDLc_limit = 331284 
rwq = 0 
CCDLc_limit_alone = 331284 
WTRc_limit_alone = 8 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 8033862 
n_nop = 7673277 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5478 
n_pre = 5462 
n_ref = 0 
n_req = 349626 
total_req = 349656 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 349656 
Row_Bus_Util =  0.001362 
CoL_Bus_Util = 0.043523 
Either_Row_CoL_Bus_Util = 0.044883 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000031 
queue_avg = 0.430346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.430346
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673283 n_act=5476 n_pre=5460 n_ref_event=0 n_req=349626 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.1741
n_activity=2485917 dram_eff=0.5626
bk0: 21848a 7925098i bk1: 21848a 7923604i bk2: 21888a 7925662i bk3: 21888a 7923714i bk4: 21888a 7925759i bk5: 21888a 7923781i bk6: 21888a 7925626i bk7: 21888a 7924390i bk8: 21888a 7925389i bk9: 21888a 7923193i bk10: 21888a 7924144i bk11: 21888a 7923090i bk12: 21760a 7926838i bk13: 21760a 7924861i bk14: 21760a 7926582i bk15: 21760a 7923883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984383
Row_Buffer_Locality_read = 0.984400
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.283710
Bank_Level_Parallism_Col = 1.249992
Bank_Level_Parallism_Ready = 1.010155
write_to_read_ratio_blp_rw_average = 0.000158
GrpLevelPara = 1.249992 

BW Util details:
bwutil = 0.174091 
total_CMD = 8033862 
util_bw = 1398624 
Wasted_Col = 394654 
Wasted_Row = 57019 
Idle = 6183565 

BW Util Bottlenecks: 
RCDc_limit = 87136 
RCDWRc_limit = 57 
WTRc_limit = 0 
RTWc_limit = 45 
CCDLc_limit = 327980 
rwq = 0 
CCDLc_limit_alone = 327980 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 8033862 
n_nop = 7673283 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 5476 
n_pre = 5460 
n_ref = 0 
n_req = 349626 
total_req = 349656 

Dual Bus Interface Util: 
issued_total_row = 10936 
issued_total_col = 349656 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.043523 
Either_Row_CoL_Bus_Util = 0.044882 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000036 
queue_avg = 0.469040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.46904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673261 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349628 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.1741
n_activity=2313833 dram_eff=0.6045
bk0: 21848a 7919148i bk1: 21848a 7918083i bk2: 21888a 7920780i bk3: 21888a 7918337i bk4: 21888a 7921031i bk5: 21888a 7918749i bk6: 21888a 7920349i bk7: 21888a 7918468i bk8: 21888a 7920694i bk9: 21888a 7917175i bk10: 21888a 7919157i bk11: 21888a 7917203i bk12: 21760a 7921599i bk13: 21760a 7919533i bk14: 21760a 7921482i bk15: 21760a 7918163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984366
Row_Buffer_Locality_read = 0.984391
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.310112
Bank_Level_Parallism_Col = 1.279697
Bank_Level_Parallism_Ready = 1.011056
write_to_read_ratio_blp_rw_average = 0.000218
GrpLevelPara = 1.279697 

BW Util details:
bwutil = 0.174095 
total_CMD = 8033862 
util_bw = 1398656 
Wasted_Col = 385852 
Wasted_Row = 59515 
Idle = 6189839 

BW Util Bottlenecks: 
RCDc_limit = 88586 
RCDWRc_limit = 87 
WTRc_limit = 20 
RTWc_limit = 60 
CCDLc_limit = 317482 
rwq = 0 
CCDLc_limit_alone = 317482 
WTRc_limit_alone = 20 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 8033862 
n_nop = 7673261 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349628 
total_req = 349664 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349664 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043524 
Either_Row_CoL_Bus_Util = 0.044885 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000031 
queue_avg = 0.505773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.505773
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673252 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349628 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.1741
n_activity=2485075 dram_eff=0.5628
bk0: 21848a 7919722i bk1: 21848a 7924856i bk2: 21888a 7921436i bk3: 21888a 7925290i bk4: 21888a 7919959i bk5: 21888a 7923862i bk6: 21888a 7921386i bk7: 21888a 7925843i bk8: 21888a 7920751i bk9: 21888a 7924037i bk10: 21888a 7919786i bk11: 21888a 7922900i bk12: 21760a 7921506i bk13: 21760a 7925617i bk14: 21760a 7921312i bk15: 21760a 7925956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984366
Row_Buffer_Locality_read = 0.984391
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.288128
Bank_Level_Parallism_Col = 1.262796
Bank_Level_Parallism_Ready = 1.009368
write_to_read_ratio_blp_rw_average = 0.000208
GrpLevelPara = 1.262796 

BW Util details:
bwutil = 0.174095 
total_CMD = 8033862 
util_bw = 1398656 
Wasted_Col = 394748 
Wasted_Row = 70332 
Idle = 6170126 

BW Util Bottlenecks: 
RCDc_limit = 94126 
RCDWRc_limit = 102 
WTRc_limit = 72 
RTWc_limit = 68 
CCDLc_limit = 319890 
rwq = 0 
CCDLc_limit_alone = 319890 
WTRc_limit_alone = 72 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 8033862 
n_nop = 7673252 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349628 
total_req = 349664 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349664 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043524 
Either_Row_CoL_Bus_Util = 0.044886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000006 
queue_avg = 0.484904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.484904
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673259 n_act=5478 n_pre=5462 n_ref_event=0 n_req=349628 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.1741
n_activity=2643370 dram_eff=0.5291
bk0: 21848a 7926955i bk1: 21848a 7927801i bk2: 21888a 7927629i bk3: 21888a 7926976i bk4: 21888a 7928420i bk5: 21888a 7927587i bk6: 21888a 7927421i bk7: 21888a 7927815i bk8: 21888a 7926278i bk9: 21888a 7926262i bk10: 21888a 7926083i bk11: 21888a 7926384i bk12: 21760a 7927092i bk13: 21760a 7927583i bk14: 21760a 7928119i bk15: 21760a 7927803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984378
Row_Buffer_Locality_read = 0.984397
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.255728
Bank_Level_Parallism_Col = 1.230582
Bank_Level_Parallism_Ready = 1.008522
write_to_read_ratio_blp_rw_average = 0.000274
GrpLevelPara = 1.230582 

BW Util details:
bwutil = 0.174095 
total_CMD = 8033862 
util_bw = 1398656 
Wasted_Col = 410982 
Wasted_Row = 72449 
Idle = 6151775 

BW Util Bottlenecks: 
RCDc_limit = 94950 
RCDWRc_limit = 63 
WTRc_limit = 87 
RTWc_limit = 137 
CCDLc_limit = 334440 
rwq = 0 
CCDLc_limit_alone = 334440 
WTRc_limit_alone = 87 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 8033862 
n_nop = 7673259 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 5478 
n_pre = 5462 
n_ref = 0 
n_req = 349628 
total_req = 349664 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 349664 
Row_Bus_Util =  0.001362 
CoL_Bus_Util = 0.043524 
Either_Row_CoL_Bus_Util = 0.044885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000003 
queue_avg = 0.460718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.460718
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673266 n_act=5476 n_pre=5460 n_ref_event=0 n_req=349628 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.1741
n_activity=2503744 dram_eff=0.5586
bk0: 21848a 7924423i bk1: 21848a 7923890i bk2: 21888a 7926249i bk3: 21888a 7923699i bk4: 21888a 7925965i bk5: 21888a 7923310i bk6: 21888a 7924709i bk7: 21888a 7923390i bk8: 21888a 7924841i bk9: 21888a 7922492i bk10: 21888a 7924320i bk11: 21888a 7923216i bk12: 21760a 7925614i bk13: 21760a 7924795i bk14: 21760a 7926791i bk15: 21760a 7924692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984383
Row_Buffer_Locality_read = 0.984400
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.260188
Bank_Level_Parallism_Col = 1.237052
Bank_Level_Parallism_Ready = 1.008916
write_to_read_ratio_blp_rw_average = 0.000187
GrpLevelPara = 1.237052 

BW Util details:
bwutil = 0.174095 
total_CMD = 8033862 
util_bw = 1398656 
Wasted_Col = 411131 
Wasted_Row = 73528 
Idle = 6150547 

BW Util Bottlenecks: 
RCDc_limit = 96039 
RCDWRc_limit = 60 
WTRc_limit = 0 
RTWc_limit = 45 
CCDLc_limit = 332686 
rwq = 0 
CCDLc_limit_alone = 332686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 8033862 
n_nop = 7673266 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 5476 
n_pre = 5460 
n_ref = 0 
n_req = 349628 
total_req = 349664 

Dual Bus Interface Util: 
issued_total_row = 10936 
issued_total_col = 349664 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.043524 
Either_Row_CoL_Bus_Util = 0.044885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000011 
queue_avg = 0.471573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.471573
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8033862 n_nop=7673260 n_act=5482 n_pre=5466 n_ref_event=0 n_req=349627 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.1741
n_activity=2329748 dram_eff=0.6003
bk0: 21848a 7920646i bk1: 21848a 7918363i bk2: 21888a 7921482i bk3: 21888a 7918706i bk4: 21888a 7920689i bk5: 21888a 7917558i bk6: 21888a 7919794i bk7: 21888a 7918354i bk8: 21888a 7919807i bk9: 21888a 7918235i bk10: 21888a 7919278i bk11: 21888a 7916459i bk12: 21760a 7921168i bk13: 21760a 7919827i bk14: 21760a 7922081i bk15: 21760a 7919840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984366
Row_Buffer_Locality_read = 0.984391
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.276936
Bank_Level_Parallism_Col = 1.257508
Bank_Level_Parallism_Ready = 1.009958
write_to_read_ratio_blp_rw_average = 0.000205
GrpLevelPara = 1.257508 

BW Util details:
bwutil = 0.174092 
total_CMD = 8033862 
util_bw = 1398628 
Wasted_Col = 405507 
Wasted_Row = 75730 
Idle = 6153997 

BW Util Bottlenecks: 
RCDc_limit = 97110 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 75 
CCDLc_limit = 324406 
rwq = 0 
CCDLc_limit_alone = 324406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 8033862 
n_nop = 7673260 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 5482 
n_pre = 5466 
n_ref = 0 
n_req = 349627 
total_req = 349657 

Dual Bus Interface Util: 
issued_total_row = 10948 
issued_total_col = 349657 
Row_Bus_Util =  0.001363 
CoL_Bus_Util = 0.043523 
Either_Row_CoL_Bus_Util = 0.044885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000008 
queue_avg = 0.490920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.49092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384458, Miss = 174822, Miss_rate = 0.455, Pending_hits = 4202, Reservation_fails = 0
L2_cache_bank[1]: Access = 384456, Miss = 174820, Miss_rate = 0.455, Pending_hits = 3665, Reservation_fails = 0
L2_cache_bank[2]: Access = 384456, Miss = 174820, Miss_rate = 0.455, Pending_hits = 3485, Reservation_fails = 0
L2_cache_bank[3]: Access = 384456, Miss = 174820, Miss_rate = 0.455, Pending_hits = 3517, Reservation_fails = 0
L2_cache_bank[4]: Access = 400848, Miss = 174824, Miss_rate = 0.436, Pending_hits = 3656, Reservation_fails = 0
L2_cache_bank[5]: Access = 404946, Miss = 174824, Miss_rate = 0.432, Pending_hits = 3872, Reservation_fails = 0
L2_cache_bank[6]: Access = 404951, Miss = 174824, Miss_rate = 0.432, Pending_hits = 4104, Reservation_fails = 0
L2_cache_bank[7]: Access = 404946, Miss = 174824, Miss_rate = 0.432, Pending_hits = 4224, Reservation_fails = 0
L2_cache_bank[8]: Access = 404952, Miss = 174832, Miss_rate = 0.432, Pending_hits = 4185, Reservation_fails = 0
L2_cache_bank[9]: Access = 404954, Miss = 174832, Miss_rate = 0.432, Pending_hits = 3663, Reservation_fails = 0
L2_cache_bank[10]: Access = 404954, Miss = 174832, Miss_rate = 0.432, Pending_hits = 3490, Reservation_fails = 0
L2_cache_bank[11]: Access = 404954, Miss = 174832, Miss_rate = 0.432, Pending_hits = 3515, Reservation_fails = 0
L2_cache_bank[12]: Access = 388562, Miss = 174829, Miss_rate = 0.450, Pending_hits = 3680, Reservation_fails = 0
L2_cache_bank[13]: Access = 384464, Miss = 174828, Miss_rate = 0.455, Pending_hits = 3890, Reservation_fails = 0
L2_cache_bank[14]: Access = 400865, Miss = 174828, Miss_rate = 0.436, Pending_hits = 4078, Reservation_fails = 0
L2_cache_bank[15]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 4211, Reservation_fails = 0
L2_cache_bank[16]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 4190, Reservation_fails = 0
L2_cache_bank[17]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 3666, Reservation_fails = 0
L2_cache_bank[18]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 3488, Reservation_fails = 0
L2_cache_bank[19]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 3523, Reservation_fails = 0
L2_cache_bank[20]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 3660, Reservation_fails = 0
L2_cache_bank[21]: Access = 404958, Miss = 174828, Miss_rate = 0.432, Pending_hits = 3876, Reservation_fails = 0
L2_cache_bank[22]: Access = 388568, Miss = 174828, Miss_rate = 0.450, Pending_hits = 4100, Reservation_fails = 0
L2_cache_bank[23]: Access = 384464, Miss = 174828, Miss_rate = 0.455, Pending_hits = 4237, Reservation_fails = 0
L2_total_cache_accesses = 9554960
L2_total_cache_misses = 4195843
L2_total_cache_miss_rate = 0.4391
L2_total_cache_pending_hits = 92177
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 92177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1048834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3146496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 92177
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5244927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4309520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5245440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=9554960
icnt_total_pkts_simt_to_mem=9554960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9554960
Req_Network_cycles = 3132760
Req_Network_injected_packets_per_cycle =       3.0500 
Req_Network_conflicts_per_cycle =       0.3246
Req_Network_conflicts_per_cycle_util =       0.3339
Req_Bank_Level_Parallism =       3.1372
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0631
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1271

Reply_Network_injected_packets_num = 9554960
Reply_Network_cycles = 3132760
Reply_Network_injected_packets_per_cycle =        3.0500
Reply_Network_conflicts_per_cycle =        0.2966
Reply_Network_conflicts_per_cycle_util =       0.3034
Reply_Bank_Level_Parallism =       3.1197
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0259
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1017
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 47 sec (8567 sec)
gpgpu_simulation_rate = 17156 (inst/sec)
gpgpu_simulation_rate = 365 (cycle/sec)
gpgpu_silicon_slowdown = 3739726x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224adf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560cc61c75a6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13reduce_kernelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z13reduce_kernelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4f8 (corr.1.sm_75.ptx:228) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (corr.1.sm_75.ptx:250) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13reduce_kernelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13reduce_kernelPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z13reduce_kernelPfS_S_' to stream 0, gridDim= (128,512,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13reduce_kernelPfS_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z13reduce_kernelPfS_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 682964
gpu_sim_insn = 536870912
gpu_ipc =     786.0896
gpu_tot_sim_cycle = 3815724
gpu_tot_sim_insn = 683851776
gpu_tot_ipc =     179.2194
gpu_tot_issued_cta = 65568
gpu_occupancy = 96.9052% 
gpu_tot_occupancy = 45.7936% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.9194
partiton_level_parallism_total  =       4.6375
partiton_level_parallism_util =      12.0185
partiton_level_parallism_util_total  =       4.7529
L2_BW  =     520.6398 GB/Sec
L2_BW_total  =     202.5668 GB/Sec
gpu_total_sim_rate=40819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1242401, Miss = 370453, Miss_rate = 0.298, Pending_hits = 163402, Reservation_fails = 125375
	L1D_cache_core[1]: Access = 1240825, Miss = 370026, Miss_rate = 0.298, Pending_hits = 163191, Reservation_fails = 118294
	L1D_cache_core[2]: Access = 752730, Miss = 235190, Miss_rate = 0.312, Pending_hits = 137836, Reservation_fails = 115297
	L1D_cache_core[3]: Access = 753912, Miss = 235569, Miss_rate = 0.312, Pending_hits = 139374, Reservation_fails = 117735
	L1D_cache_core[4]: Access = 754700, Miss = 236076, Miss_rate = 0.313, Pending_hits = 140303, Reservation_fails = 120384
	L1D_cache_core[5]: Access = 754109, Miss = 235662, Miss_rate = 0.313, Pending_hits = 139723, Reservation_fails = 123223
	L1D_cache_core[6]: Access = 755488, Miss = 236323, Miss_rate = 0.313, Pending_hits = 141701, Reservation_fails = 119064
	L1D_cache_core[7]: Access = 753912, Miss = 235605, Miss_rate = 0.313, Pending_hits = 139178, Reservation_fails = 117210
	L1D_cache_core[8]: Access = 754306, Miss = 235970, Miss_rate = 0.313, Pending_hits = 141944, Reservation_fails = 121147
	L1D_cache_core[9]: Access = 753715, Miss = 235337, Miss_rate = 0.312, Pending_hits = 138165, Reservation_fails = 124666
	L1D_cache_core[10]: Access = 753912, Miss = 235585, Miss_rate = 0.312, Pending_hits = 139225, Reservation_fails = 124159
	L1D_cache_core[11]: Access = 752927, Miss = 235011, Miss_rate = 0.312, Pending_hits = 137317, Reservation_fails = 121763
	L1D_cache_core[12]: Access = 754109, Miss = 236083, Miss_rate = 0.313, Pending_hits = 141742, Reservation_fails = 121592
	L1D_cache_core[13]: Access = 755685, Miss = 236600, Miss_rate = 0.313, Pending_hits = 143118, Reservation_fails = 118530
	L1D_cache_core[14]: Access = 754897, Miss = 235916, Miss_rate = 0.313, Pending_hits = 140388, Reservation_fails = 119668
	L1D_cache_core[15]: Access = 754306, Miss = 235933, Miss_rate = 0.313, Pending_hits = 140964, Reservation_fails = 115111
	L1D_cache_core[16]: Access = 916373, Miss = 234747, Miss_rate = 0.256, Pending_hits = 136009, Reservation_fails = 119564
	L1D_cache_core[17]: Access = 916964, Miss = 235509, Miss_rate = 0.257, Pending_hits = 140593, Reservation_fails = 121409
	L1D_cache_core[18]: Access = 918146, Miss = 235481, Miss_rate = 0.256, Pending_hits = 138593, Reservation_fails = 118792
	L1D_cache_core[19]: Access = 919131, Miss = 236313, Miss_rate = 0.257, Pending_hits = 141086, Reservation_fails = 120078
	L1D_cache_core[20]: Access = 917949, Miss = 235734, Miss_rate = 0.257, Pending_hits = 139211, Reservation_fails = 118307
	L1D_cache_core[21]: Access = 917358, Miss = 235298, Miss_rate = 0.256, Pending_hits = 138128, Reservation_fails = 119816
	L1D_cache_core[22]: Access = 918343, Miss = 235932, Miss_rate = 0.257, Pending_hits = 139996, Reservation_fails = 119048
	L1D_cache_core[23]: Access = 916373, Miss = 235192, Miss_rate = 0.257, Pending_hits = 139384, Reservation_fails = 116989
	L1D_cache_core[24]: Access = 918343, Miss = 235603, Miss_rate = 0.257, Pending_hits = 138150, Reservation_fails = 122768
	L1D_cache_core[25]: Access = 917555, Miss = 235715, Miss_rate = 0.257, Pending_hits = 140176, Reservation_fails = 121362
	L1D_cache_core[26]: Access = 917752, Miss = 235648, Miss_rate = 0.257, Pending_hits = 139658, Reservation_fails = 120056
	L1D_cache_core[27]: Access = 917752, Miss = 235719, Miss_rate = 0.257, Pending_hits = 140100, Reservation_fails = 120160
	L1D_cache_core[28]: Access = 917358, Miss = 235478, Miss_rate = 0.257, Pending_hits = 139449, Reservation_fails = 119228
	L1D_cache_core[29]: Access = 917949, Miss = 235587, Miss_rate = 0.257, Pending_hits = 138123, Reservation_fails = 115375
	L1D_total_cache_accesses = 25889280
	L1D_total_cache_misses = 7339295
	L1D_total_cache_miss_rate = 0.2835
	L1D_total_cache_pending_hits = 4236227
	L1D_total_cache_reservation_fails = 3596170
	L1D_cache_data_port_util = 0.204
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3957566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4236227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2361079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1797365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4977160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4236227
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10356192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1798805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15532032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10357248

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1797365
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1798805
ctas_completed 65568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53972, 53972, 53972, 53972, 53972, 53972, 53972, 53972, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 18051, 
gpgpu_n_tot_thrd_icount = 700645376
gpgpu_n_tot_w_icount = 21895168
gpgpu_n_stall_shd_mem = 4956434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7338239
gpgpu_n_mem_write_global = 10357248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 100663296
gpgpu_n_store_insn = 67125248
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50352128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 43979
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4912455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6266925	W0_Idle:2719133	W0_Scoreboard:250266674	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21895168
single_issue_nums: WS0:5473792	WS1:5473792	WS2:5473792	WS3:5473792	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58705912 {8:7338239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 414289920 {40:10357248,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 293529560 {40:7338239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 82857984 {8:10357248,}
maxmflatency = 876 
max_icnt2mem_latency = 257 
maxmrqlatency = 444 
max_icnt2sh_latency = 154 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:3264145 	607269 	599754 	502911 	664915 	501379 	534487 	118088 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7224786 	10300485 	170216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14353933 	3212776 	128776 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11867666 	2199138 	1675095 	1334497 	564131 	54554 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	37753 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13990     14070     15117     15196     16256     16323     17375     17384     18523     18532     19659     19668     20787     20796     21904     21913 
dram[1]:     14204     14216     15335     15350     16467     16484     17466     17616     18587     18740     19707     19872     20825     20997     21942     22126 
dram[2]:     14242     14220     15396     15349     16520     16474     17629     17658     18790     18791     19910     19928     21041     21051     22178     22182 
dram[3]:     14184     14180     15316     15312     16448     16444     17614     17599     18761     18732     19893     19862     21022     20990     22151     22118 
dram[4]:     14184     14118     15314     15246     16446     16376     17598     17595     18731     18725     19861     19858     20988     20987     22116     22115 
dram[5]:     14114     14133     15242     15267     16372     16400     17517     17516     18654     18653     19792     19791     20923     20921     22053     22051 
dram[6]:     14176     14199     15305     15340     16432     16477     17548     17572     18667     18701     19805     19829     20936     20955     22061     22085 
dram[7]:     14222     14218     15355     15351     16493     16486     17626     17637     18757     18776     19881     19899     20997     21016     22125     22138 
dram[8]:     14240     14115     15368     15243     16507     16372     17636     17644     18781     18773     19916     19904     21036     21028     22174     22149 
dram[9]:     14111     14132     15239     15263     16368     16400     17513     17512     18649     18648     19787     19786     20919     20917     22051     22049 
dram[10]:     14187     14182     15318     15314     16450     16446     17547     17593     18672     18728     19800     19847     20930     20968     22061     22091 
dram[11]:     14216     14210     15370     15340     16505     16469     17592     17662     18732     18784     19859     19914     20979     21031     22104     22160 
average row accesses per activate:
dram[0]: 14.734167 14.826835 13.135656 12.910747 14.985201 15.302245 19.167118 19.271343 17.263388 17.129951 16.355032 16.392410 16.834288 16.721062 18.522333 18.387064 
dram[1]: 14.558254 15.009337 13.010279 13.106509 15.249570 15.308855 19.387308 19.710791 16.990417 17.055796 16.131147 16.392410 16.642115 16.808775 18.669491 18.571127 
dram[2]: 14.882997 14.851743 13.363500 13.583749 15.348636 15.557507 19.429825 19.865471 17.114382 17.180233 15.956757 16.227211 17.036249 17.210938 18.291645 18.679386 
dram[3]: 14.802010 14.826835 13.288339 13.388742 15.315471 15.571177 20.170746 19.843225 17.039885 17.138714 15.821349 16.101818 16.602921 16.697300 18.367901 18.561348 
dram[4]: 14.599669 14.733444 13.368540 13.303304 15.442266 15.422106 19.954954 19.732738 17.130434 17.247082 16.123806 16.460966 16.881226 16.697300 18.620180 18.889603 
dram[5]: 14.957717 15.130453 13.189430 13.403934 15.381945 15.401999 20.000000 20.263008 17.155298 17.230320 16.123806 16.197531 16.800762 16.642115 18.788912 18.532072 
dram[6]: 15.078857 15.162880 13.298311 13.082318 15.523434 15.415398 20.485550 20.920897 17.214077 17.014875 15.856759 15.577836 16.326077 16.341215 18.244307 18.225439 
dram[7]: 15.427387 15.280778 13.278381 13.164933 15.878137 15.667551 21.070154 21.675840 16.977022 17.350782 15.723036 15.779064 16.029104 16.213432 18.348776 18.291645 
dram[8]: 15.053191 15.053191 13.034204 13.189430 15.828495 16.028946 21.107801 21.465778 17.257908 17.299999 15.765020 15.814285 16.417326 16.556129 18.551579 18.454451 
dram[9]: 14.945078 15.228153 13.258511 13.243648 15.702260 15.885253 21.583435 21.400967 17.232750 17.436087 15.341706 15.605287 16.326077 16.363974 18.415882 18.415882 
dram[10]: 15.175890 15.111064 13.194341 13.199255 15.626102 16.369514 21.755678 21.426844 17.316895 17.453249 15.421855 15.584690 16.051003 16.051003 18.075897 18.649734 
dram[11]: 15.188922 15.188922 12.962692 13.024623 15.779163 15.695306 22.122347 21.849569 17.197866 17.188076 15.395045 15.229579 16.036396 15.820467 18.282158 18.541821 
average row locality = 6793738/417232 = 16.282879
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     32760     32760     32832     32832     32832     32832     32832     32832     32852     32852     32832     32832     32643     32640     32640     32640 
dram[1]:     32760     32760     32832     32832     32832     32832     32832     32832     32852     32852     32832     32832     32640     32640     32640     32640 
dram[2]:     32760     32760     32832     32832     32832     32832     32832     32832     32853     32852     32832     32832     32640     32640     32640     32640 
dram[3]:     32760     32760     32832     32832     32832     32832     32832     32832     32852     32852     32832     32832     32640     32640     32640     32640 
dram[4]:     32772     32772     32832     32832     32832     32832     32832     32832     32852     32852     32832     32832     32640     32640     32640     32640 
dram[5]:     32772     32772     32832     32832     32832     32832     32832     32832     32852     32852     32832     32832     32640     32640     32640     32640 
dram[6]:     32772     32772     32832     32832     32832     32832     32832     32832     32853     32852     32832     32832     32640     32640     32640     32640 
dram[7]:     32772     32772     32832     32832     32832     32832     32832     32832     32856     32856     32832     32832     32640     32640     32640     32640 
dram[8]:     32772     32772     32832     32832     32832     32832     32832     32832     32856     32856     32832     32832     32640     32640     32640     32640 
dram[9]:     32772     32772     32832     32832     32832     32832     32832     32832     32856     32856     32832     32832     32640     32640     32640     32640 
dram[10]:     32772     32772     32832     32832     32832     32832     32832     32832     32856     32856     32832     32832     32640     32640     32640     32640 
dram[11]:     32772     32772     32832     32832     32832     32832     32832     32832     32853     32852     32832     32832     32640     32640     32640     32640 
total dram reads = 6293510
bank skew: 32856/32640 = 1.01
chip skew: 524472/524440 = 1.00
number of total write accesses:
dram[0]:     10408     10408     10432     10432     10432     10432     10432     10432     10428     10428     10372     10368     10432     10432     10432     10432 
dram[1]:     10408     10408     10432     10432     10432     10432     10432     10432     10428     10428     10368     10368     10432     10432     10432     10432 
dram[2]:     10408     10408     10432     10432     10432     10432     10432     10432     10432     10432     10368     10368     10432     10432     10432     10432 
dram[3]:     10408     10408     10432     10432     10432     10432     10432     10432     10432     10432     10368     10368     10432     10432     10432     10432 
dram[4]:     10412     10412     10432     10432     10432     10432     10432     10432     10432     10432     10368     10368     10432     10432     10432     10432 
dram[5]:     10412     10412     10432     10432     10432     10432     10432     10432     10432     10432     10368     10368     10432     10432     10432     10432 
dram[6]:     10412     10412     10432     10432     10432     10432     10432     10432     10432     10428     10368     10368     10432     10432     10432     10432 
dram[7]:     10412     10412     10432     10432     10432     10432     10432     10432     10436     10436     10368     10368     10432     10432     10432     10432 
dram[8]:     10412     10412     10432     10432     10432     10432     10432     10432     10436     10436     10368     10368     10432     10432     10432     10432 
dram[9]:     10412     10412     10432     10432     10432     10432     10432     10432     10436     10436     10368     10368     10432     10432     10432     10432 
dram[10]:     10412     10412     10432     10432     10432     10432     10432     10432     10436     10436     10368     10368     10432     10432     10432     10432 
dram[11]:     10412     10412     10432     10432     10432     10432     10432     10432     10433     10428     10368     10368     10432     10432     10432     10432 
total dram writes = 2000909
bank skew: 10436/10368 = 1.01
chip skew: 166752/166728 = 1.00
average mf latency per bank:
dram[0]:        472       472       488       487       469       470       478       479      1722      1723       470       470       483       482       480       481
dram[1]:        471       472       487       487       469       469       478       478      1721      1723       469       470       483       483       480       480
dram[2]:        472       473       488       488       470       469       479       479      1822      1846       470       471       483       484       480       481
dram[3]:        473       474       488       489       470       470       479       480      1846      1848       470       471       483       484       480       481
dram[4]:        474       474       489       489       470       470       479       479      1846      1849       470       471       484       484       480       480
dram[5]:        474       474       488       488       470       469       478       478      1847      1845       470       470       484       484       481       480
dram[6]:        474       474       489       489       470       470       480       479      1747      1723       471       470       484       485       479       480
dram[7]:        474       474       489       489       469       471       479       479      1821      1845       470       471       484       484       479       479
dram[8]:        475       475       489       489       470       470       478       479      1844      1848       470       471       485       484       479       479
dram[9]:        475       475       489       488       470       469       478       478      1847      1847       469       470       484       483       478       478
dram[10]:        475       475       488       489       470       470       478       479      1846      1846       470       471       485       484       478       478
dram[11]:        475       475       489       489       470       471       479       479      1746      1723       470       470       485       485       478       478
maximum mf latency per bank:
dram[0]:        676       714       718       708       831       855       702       735       688       675       691       672       692       669       662       696
dram[1]:        687       694       663       686       772       841       669       704       648       649       689       682       644       650       659       669
dram[2]:        760       828       687       698       822       823       646       656       682       664       697       685       660       673       675       778
dram[3]:        689       674       691       686       776       852       737       636       680       643       711       717       635       669       681       688
dram[4]:        693       857       728       710       821       853       707       736       662       656       668       751       629       655       662       680
dram[5]:        724       738       701       699       768       832       678       658       664       671       675       681       626       658       721       694
dram[6]:        679       663       698       686       794       839       761       662       691       711       776       689       663       649       684       700
dram[7]:        731       674       688       732       772       850       702       671       646       717       680       699       668       699       667       706
dram[8]:        739       795       725       679       835       843       656       662       655       690       689       684       653       676       714       672
dram[9]:        697       710       698       689       832       793       686       676       680       692       679       703       658       669       676       719
dram[10]:        694       678       645       706       780       841       707       715       643       666       688       771       634       676       691       717
dram[11]:        691       647       690       683       804       876       688       714       692       672       687       680       728       690       715       806

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9027420 n_act=35086 n_pre=35070 n_ref_event=0 n_req=566126 n_rd=524443 n_rd_L2_A=0 n_write=0 n_wr_bk=166732 bw_util=0.2825
n_activity=4229248 dram_eff=0.6537
bk0: 32760a 8999012i bk1: 32760a 8985399i bk2: 32832a 9138096i bk3: 32832a 9128890i bk4: 32832a 9130625i bk5: 32832a 9117761i bk6: 32832a 9098050i bk7: 32832a 9091343i bk8: 32852a 9134118i bk9: 32852a 9116254i bk10: 32832a 9077154i bk11: 32832a 9065678i bk12: 32643a 9144900i bk13: 32640a 9142518i bk14: 32640a 9137210i bk15: 32640a 9119377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938053
Row_Buffer_Locality_read = 0.961468
Row_Buffer_Locality_write = 0.643452
Bank_Level_Parallism = 3.540296
Bank_Level_Parallism_Col = 3.191118
Bank_Level_Parallism_Ready = 1.673312
write_to_read_ratio_blp_rw_average = 0.255962
GrpLevelPara = 2.326382 

BW Util details:
bwutil = 0.282536 
total_CMD = 9785300 
util_bw = 2764700 
Wasted_Col = 677887 
Wasted_Row = 62046 
Idle = 6280667 

BW Util Bottlenecks: 
RCDc_limit = 178302 
RCDWRc_limit = 51432 
WTRc_limit = 456501 
RTWc_limit = 538935 
CCDLc_limit = 446208 
rwq = 0 
CCDLc_limit_alone = 392546 
WTRc_limit_alone = 430442 
RTWc_limit_alone = 511332 

Commands details: 
total_CMD = 9785300 
n_nop = 9027420 
Read = 524443 
Write = 0 
L2_Alloc = 0 
L2_WB = 166732 
n_act = 35086 
n_pre = 35070 
n_ref = 0 
n_req = 566126 
total_req = 691175 

Dual Bus Interface Util: 
issued_total_row = 70156 
issued_total_col = 691175 
Row_Bus_Util =  0.007170 
CoL_Bus_Util = 0.070634 
Either_Row_CoL_Bus_Util = 0.077451 
Issued_on_Two_Bus_Simul_Util = 0.000353 
issued_two_Eff = 0.004553 
queue_avg = 2.345937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9027628 n_act=35018 n_pre=35002 n_ref_event=0 n_req=566122 n_rd=524440 n_rd_L2_A=0 n_write=0 n_wr_bk=166728 bw_util=0.2825
n_activity=4378697 dram_eff=0.6314
bk0: 32760a 9013301i bk1: 32760a 8996179i bk2: 32832a 9148199i bk3: 32832a 9142689i bk4: 32832a 9131305i bk5: 32832a 9123877i bk6: 32832a 9109553i bk7: 32832a 9093297i bk8: 32852a 9135444i bk9: 32852a 9117925i bk10: 32832a 9078322i bk11: 32832a 9062987i bk12: 32640a 9155290i bk13: 32640a 9151789i bk14: 32640a 9149098i bk15: 32640a 9138374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938172
Row_Buffer_Locality_read = 0.961485
Row_Buffer_Locality_write = 0.644859
Bank_Level_Parallism = 3.516732
Bank_Level_Parallism_Col = 3.166895
Bank_Level_Parallism_Ready = 1.664137
write_to_read_ratio_blp_rw_average = 0.255904
GrpLevelPara = 2.312453 

BW Util details:
bwutil = 0.282533 
total_CMD = 9785300 
util_bw = 2764672 
Wasted_Col = 694859 
Wasted_Row = 62375 
Idle = 6263394 

BW Util Bottlenecks: 
RCDc_limit = 179580 
RCDWRc_limit = 52296 
WTRc_limit = 460394 
RTWc_limit = 535292 
CCDLc_limit = 461407 
rwq = 0 
CCDLc_limit_alone = 408017 
WTRc_limit_alone = 433989 
RTWc_limit_alone = 508307 

Commands details: 
total_CMD = 9785300 
n_nop = 9027628 
Read = 524440 
Write = 0 
L2_Alloc = 0 
L2_WB = 166728 
n_act = 35018 
n_pre = 35002 
n_ref = 0 
n_req = 566122 
total_req = 691168 

Dual Bus Interface Util: 
issued_total_row = 70020 
issued_total_col = 691168 
Row_Bus_Util =  0.007156 
CoL_Bus_Util = 0.070633 
Either_Row_CoL_Bus_Util = 0.077430 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.004641 
queue_avg = 2.327024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028178 n_act=34699 n_pre=34683 n_ref_event=0 n_req=566125 n_rd=524441 n_rd_L2_A=0 n_write=0 n_wr_bk=166736 bw_util=0.2825
n_activity=4198805 dram_eff=0.6585
bk0: 32760a 9005953i bk1: 32760a 8985815i bk2: 32832a 9141730i bk3: 32832a 9131490i bk4: 32832a 9129924i bk5: 32832a 9117966i bk6: 32832a 9104329i bk7: 32832a 9090037i bk8: 32853a 9131811i bk9: 32852a 9112763i bk10: 32832a 9068275i bk11: 32832a 9046368i bk12: 32640a 9156679i bk13: 32640a 9144114i bk14: 32640a 9142234i bk15: 32640a 9129695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938736
Row_Buffer_Locality_read = 0.961830
Row_Buffer_Locality_write = 0.648186
Bank_Level_Parallism = 3.518179
Bank_Level_Parallism_Col = 3.174295
Bank_Level_Parallism_Ready = 1.669737
write_to_read_ratio_blp_rw_average = 0.253061
GrpLevelPara = 2.320039 

BW Util details:
bwutil = 0.282537 
total_CMD = 9785300 
util_bw = 2764708 
Wasted_Col = 686996 
Wasted_Row = 62576 
Idle = 6271020 

BW Util Bottlenecks: 
RCDc_limit = 174341 
RCDWRc_limit = 51750 
WTRc_limit = 463536 
RTWc_limit = 536578 
CCDLc_limit = 460093 
rwq = 0 
CCDLc_limit_alone = 406188 
WTRc_limit_alone = 436636 
RTWc_limit_alone = 509573 

Commands details: 
total_CMD = 9785300 
n_nop = 9028178 
Read = 524441 
Write = 0 
L2_Alloc = 0 
L2_WB = 166736 
n_act = 34699 
n_pre = 34683 
n_ref = 0 
n_req = 566125 
total_req = 691177 

Dual Bus Interface Util: 
issued_total_row = 69382 
issued_total_col = 691177 
Row_Bus_Util =  0.007090 
CoL_Bus_Util = 0.070634 
Either_Row_CoL_Bus_Util = 0.077373 
Issued_on_Two_Bus_Simul_Util = 0.000351 
issued_two_Eff = 0.004540 
queue_avg = 2.404199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9027893 n_act=34878 n_pre=34862 n_ref_event=0 n_req=566124 n_rd=524440 n_rd_L2_A=0 n_write=0 n_wr_bk=166736 bw_util=0.2825
n_activity=3997497 dram_eff=0.6916
bk0: 32760a 9005003i bk1: 32760a 8986031i bk2: 32832a 9139176i bk3: 32832a 9127658i bk4: 32832a 9120348i bk5: 32832a 9106532i bk6: 32832a 9103488i bk7: 32832a 9081207i bk8: 32852a 9126761i bk9: 32852a 9101114i bk10: 32832a 9061178i bk11: 32832a 9044662i bk12: 32640a 9153939i bk13: 32640a 9145880i bk14: 32640a 9144862i bk15: 32640a 9123922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938420
Row_Buffer_Locality_read = 0.961675
Row_Buffer_Locality_write = 0.645835
Bank_Level_Parallism = 3.496635
Bank_Level_Parallism_Col = 3.152576
Bank_Level_Parallism_Ready = 1.669696
write_to_read_ratio_blp_rw_average = 0.250503
GrpLevelPara = 2.316595 

BW Util details:
bwutil = 0.282536 
total_CMD = 9785300 
util_bw = 2764704 
Wasted_Col = 677097 
Wasted_Row = 61718 
Idle = 6281781 

BW Util Bottlenecks: 
RCDc_limit = 167992 
RCDWRc_limit = 52230 
WTRc_limit = 456592 
RTWc_limit = 532408 
CCDLc_limit = 459374 
rwq = 0 
CCDLc_limit_alone = 405807 
WTRc_limit_alone = 429989 
RTWc_limit_alone = 505444 

Commands details: 
total_CMD = 9785300 
n_nop = 9027893 
Read = 524440 
Write = 0 
L2_Alloc = 0 
L2_WB = 166736 
n_act = 34878 
n_pre = 34862 
n_ref = 0 
n_req = 566124 
total_req = 691176 

Dual Bus Interface Util: 
issued_total_row = 69740 
issued_total_col = 691176 
Row_Bus_Util =  0.007127 
CoL_Bus_Util = 0.070634 
Either_Row_CoL_Bus_Util = 0.077403 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.004633 
queue_avg = 2.458789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028193 n_act=34753 n_pre=34737 n_ref_event=0 n_req=566150 n_rd=524464 n_rd_L2_A=0 n_write=0 n_wr_bk=166744 bw_util=0.2825
n_activity=4181604 dram_eff=0.6612
bk0: 32772a 8995050i bk1: 32772a 8987642i bk2: 32832a 9135066i bk3: 32832a 9128040i bk4: 32832a 9120725i bk5: 32832a 9109275i bk6: 32832a 9100470i bk7: 32832a 9088920i bk8: 32852a 9126896i bk9: 32852a 9106778i bk10: 32832a 9060323i bk11: 32832a 9051249i bk12: 32640a 9147253i bk13: 32640a 9136900i bk14: 32640a 9136406i bk15: 32640a 9120727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938643
Row_Buffer_Locality_read = 0.961803
Row_Buffer_Locality_write = 0.647268
Bank_Level_Parallism = 3.531177
Bank_Level_Parallism_Col = 3.188968
Bank_Level_Parallism_Ready = 1.676336
write_to_read_ratio_blp_rw_average = 0.253625
GrpLevelPara = 2.323148 

BW Util details:
bwutil = 0.282550 
total_CMD = 9785300 
util_bw = 2764832 
Wasted_Col = 682808 
Wasted_Row = 65814 
Idle = 6271846 

BW Util Bottlenecks: 
RCDc_limit = 171694 
RCDWRc_limit = 52009 
WTRc_limit = 458721 
RTWc_limit = 541019 
CCDLc_limit = 462603 
rwq = 0 
CCDLc_limit_alone = 408047 
WTRc_limit_alone = 431855 
RTWc_limit_alone = 513329 

Commands details: 
total_CMD = 9785300 
n_nop = 9028193 
Read = 524464 
Write = 0 
L2_Alloc = 0 
L2_WB = 166744 
n_act = 34753 
n_pre = 34737 
n_ref = 0 
n_req = 566150 
total_req = 691208 

Dual Bus Interface Util: 
issued_total_row = 69490 
issued_total_col = 691208 
Row_Bus_Util =  0.007101 
CoL_Bus_Util = 0.070637 
Either_Row_CoL_Bus_Util = 0.077372 
Issued_on_Two_Bus_Simul_Util = 0.000367 
issued_two_Eff = 0.004743 
queue_avg = 2.527067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028229 n_act=34679 n_pre=34663 n_ref_event=0 n_req=566150 n_rd=524464 n_rd_L2_A=0 n_write=0 n_wr_bk=166744 bw_util=0.2825
n_activity=4336664 dram_eff=0.6375
bk0: 32772a 9002935i bk1: 32772a 8987544i bk2: 32832a 9141011i bk3: 32832a 9131420i bk4: 32832a 9127881i bk5: 32832a 9116586i bk6: 32832a 9105516i bk7: 32832a 9094913i bk8: 32852a 9133054i bk9: 32852a 9115267i bk10: 32832a 9073769i bk11: 32832a 9052181i bk12: 32640a 9148059i bk13: 32640a 9140701i bk14: 32640a 9144870i bk15: 32640a 9124772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938774
Row_Buffer_Locality_read = 0.961854
Row_Buffer_Locality_write = 0.648395
Bank_Level_Parallism = 3.523577
Bank_Level_Parallism_Col = 3.182298
Bank_Level_Parallism_Ready = 1.672098
write_to_read_ratio_blp_rw_average = 0.253896
GrpLevelPara = 2.318040 

BW Util details:
bwutil = 0.282550 
total_CMD = 9785300 
util_bw = 2764832 
Wasted_Col = 694915 
Wasted_Row = 68768 
Idle = 6256785 

BW Util Bottlenecks: 
RCDc_limit = 176039 
RCDWRc_limit = 52785 
WTRc_limit = 462026 
RTWc_limit = 533944 
CCDLc_limit = 472249 
rwq = 0 
CCDLc_limit_alone = 418135 
WTRc_limit_alone = 435090 
RTWc_limit_alone = 506766 

Commands details: 
total_CMD = 9785300 
n_nop = 9028229 
Read = 524464 
Write = 0 
L2_Alloc = 0 
L2_WB = 166744 
n_act = 34679 
n_pre = 34663 
n_ref = 0 
n_req = 566150 
total_req = 691208 

Dual Bus Interface Util: 
issued_total_row = 69342 
issued_total_col = 691208 
Row_Bus_Util =  0.007086 
CoL_Bus_Util = 0.070637 
Either_Row_CoL_Bus_Util = 0.077368 
Issued_on_Two_Bus_Simul_Util = 0.000356 
issued_two_Eff = 0.004595 
queue_avg = 2.496276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49628
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9027724 n_act=34909 n_pre=34893 n_ref_event=0 n_req=566150 n_rd=524465 n_rd_L2_A=0 n_write=0 n_wr_bk=166740 bw_util=0.2825
n_activity=4184599 dram_eff=0.6607
bk0: 32772a 9008752i bk1: 32772a 8986581i bk2: 32832a 9132138i bk3: 32832a 9122147i bk4: 32832a 9124538i bk5: 32832a 9109031i bk6: 32832a 9109433i bk7: 32832a 9094464i bk8: 32853a 9133298i bk9: 32852a 9105377i bk10: 32832a 9069870i bk11: 32832a 9046608i bk12: 32640a 9144292i bk13: 32640a 9134980i bk14: 32640a 9136912i bk15: 32640a 9117035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938368
Row_Buffer_Locality_read = 0.961608
Row_Buffer_Locality_write = 0.645964
Bank_Level_Parallism = 3.512043
Bank_Level_Parallism_Col = 3.166173
Bank_Level_Parallism_Ready = 1.672078
write_to_read_ratio_blp_rw_average = 0.252157
GrpLevelPara = 2.316605 

BW Util details:
bwutil = 0.282548 
total_CMD = 9785300 
util_bw = 2764820 
Wasted_Col = 690211 
Wasted_Row = 67870 
Idle = 6262399 

BW Util Bottlenecks: 
RCDc_limit = 175815 
RCDWRc_limit = 52012 
WTRc_limit = 455510 
RTWc_limit = 538783 
CCDLc_limit = 467358 
rwq = 0 
CCDLc_limit_alone = 413932 
WTRc_limit_alone = 429311 
RTWc_limit_alone = 511556 

Commands details: 
total_CMD = 9785300 
n_nop = 9027724 
Read = 524465 
Write = 0 
L2_Alloc = 0 
L2_WB = 166740 
n_act = 34909 
n_pre = 34893 
n_ref = 0 
n_req = 566150 
total_req = 691205 

Dual Bus Interface Util: 
issued_total_row = 69802 
issued_total_col = 691205 
Row_Bus_Util =  0.007133 
CoL_Bus_Util = 0.070637 
Either_Row_CoL_Bus_Util = 0.077420 
Issued_on_Two_Bus_Simul_Util = 0.000351 
issued_two_Eff = 0.004529 
queue_avg = 2.535085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028294 n_act=34648 n_pre=34632 n_ref_event=0 n_req=566160 n_rd=524472 n_rd_L2_A=0 n_write=0 n_wr_bk=166752 bw_util=0.2826
n_activity=4013378 dram_eff=0.6889
bk0: 32772a 9007241i bk1: 32772a 8996594i bk2: 32832a 9131824i bk3: 32832a 9113380i bk4: 32832a 9120391i bk5: 32832a 9104897i bk6: 32832a 9109235i bk7: 32832a 9099420i bk8: 32856a 9119185i bk9: 32856a 9102152i bk10: 32832a 9056876i bk11: 32832a 9036791i bk12: 32640a 9133182i bk13: 32640a 9128444i bk14: 32640a 9131829i bk15: 32640a 9107765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938830
Row_Buffer_Locality_read = 0.961857
Row_Buffer_Locality_write = 0.649132
Bank_Level_Parallism = 3.499019
Bank_Level_Parallism_Col = 3.164773
Bank_Level_Parallism_Ready = 1.673337
write_to_read_ratio_blp_rw_average = 0.250683
GrpLevelPara = 2.320536 

BW Util details:
bwutil = 0.282556 
total_CMD = 9785300 
util_bw = 2764896 
Wasted_Col = 682118 
Wasted_Row = 70732 
Idle = 6267554 

BW Util Bottlenecks: 
RCDc_limit = 177550 
RCDWRc_limit = 52350 
WTRc_limit = 455030 
RTWc_limit = 544095 
CCDLc_limit = 456927 
rwq = 0 
CCDLc_limit_alone = 402948 
WTRc_limit_alone = 429123 
RTWc_limit_alone = 516023 

Commands details: 
total_CMD = 9785300 
n_nop = 9028294 
Read = 524472 
Write = 0 
L2_Alloc = 0 
L2_WB = 166752 
n_act = 34648 
n_pre = 34632 
n_ref = 0 
n_req = 566160 
total_req = 691224 

Dual Bus Interface Util: 
issued_total_row = 69280 
issued_total_col = 691224 
Row_Bus_Util =  0.007080 
CoL_Bus_Util = 0.070639 
Either_Row_CoL_Bus_Util = 0.077362 
Issued_on_Two_Bus_Simul_Util = 0.000357 
issued_two_Eff = 0.004621 
queue_avg = 2.553275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028387 n_act=34580 n_pre=34564 n_ref_event=0 n_req=566160 n_rd=524472 n_rd_L2_A=0 n_write=0 n_wr_bk=166752 bw_util=0.2826
n_activity=4184746 dram_eff=0.6607
bk0: 32772a 9010469i bk1: 32772a 8995218i bk2: 32832a 9127593i bk3: 32832a 9121194i bk4: 32832a 9122068i bk5: 32832a 9110360i bk6: 32832a 9099567i bk7: 32832a 9092072i bk8: 32856a 9127876i bk9: 32856a 9104280i bk10: 32832a 9054165i bk11: 32832a 9038312i bk12: 32640a 9137758i bk13: 32640a 9134603i bk14: 32640a 9132137i bk15: 32640a 9118522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938950
Row_Buffer_Locality_read = 0.961899
Row_Buffer_Locality_write = 0.650235
Bank_Level_Parallism = 3.506033
Bank_Level_Parallism_Col = 3.178950
Bank_Level_Parallism_Ready = 1.673226
write_to_read_ratio_blp_rw_average = 0.251051
GrpLevelPara = 2.319534 

BW Util details:
bwutil = 0.282556 
total_CMD = 9785300 
util_bw = 2764896 
Wasted_Col = 690607 
Wasted_Row = 81297 
Idle = 6248500 

BW Util Bottlenecks: 
RCDc_limit = 181529 
RCDWRc_limit = 51497 
WTRc_limit = 458636 
RTWc_limit = 536231 
CCDLc_limit = 460762 
rwq = 0 
CCDLc_limit_alone = 406357 
WTRc_limit_alone = 432159 
RTWc_limit_alone = 508303 

Commands details: 
total_CMD = 9785300 
n_nop = 9028387 
Read = 524472 
Write = 0 
L2_Alloc = 0 
L2_WB = 166752 
n_act = 34580 
n_pre = 34564 
n_ref = 0 
n_req = 566160 
total_req = 691224 

Dual Bus Interface Util: 
issued_total_row = 69144 
issued_total_col = 691224 
Row_Bus_Util =  0.007066 
CoL_Bus_Util = 0.070639 
Either_Row_CoL_Bus_Util = 0.077352 
Issued_on_Two_Bus_Simul_Util = 0.000353 
issued_two_Eff = 0.004565 
queue_avg = 2.562937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56294
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028200 n_act=34653 n_pre=34637 n_ref_event=0 n_req=566160 n_rd=524472 n_rd_L2_A=0 n_write=0 n_wr_bk=166752 bw_util=0.2826
n_activity=4342196 dram_eff=0.6368
bk0: 32772a 9017755i bk1: 32772a 8996360i bk2: 32832a 9137084i bk3: 32832a 9124013i bk4: 32832a 9128782i bk5: 32832a 9110915i bk6: 32832a 9118270i bk7: 32832a 9110796i bk8: 32856a 9124393i bk9: 32856a 9105912i bk10: 32832a 9060933i bk11: 32832a 9044194i bk12: 32640a 9141241i bk13: 32640a 9135988i bk14: 32640a 9134165i bk15: 32640a 9117135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938821
Row_Buffer_Locality_read = 0.961859
Row_Buffer_Locality_write = 0.648988
Bank_Level_Parallism = 3.497490
Bank_Level_Parallism_Col = 3.169484
Bank_Level_Parallism_Ready = 1.671775
write_to_read_ratio_blp_rw_average = 0.251517
GrpLevelPara = 2.312158 

BW Util details:
bwutil = 0.282556 
total_CMD = 9785300 
util_bw = 2764896 
Wasted_Col = 704761 
Wasted_Row = 84641 
Idle = 6231002 

BW Util Bottlenecks: 
RCDc_limit = 181709 
RCDWRc_limit = 50668 
WTRc_limit = 462766 
RTWc_limit = 536548 
CCDLc_limit = 474928 
rwq = 0 
CCDLc_limit_alone = 420491 
WTRc_limit_alone = 435202 
RTWc_limit_alone = 509675 

Commands details: 
total_CMD = 9785300 
n_nop = 9028200 
Read = 524472 
Write = 0 
L2_Alloc = 0 
L2_WB = 166752 
n_act = 34653 
n_pre = 34637 
n_ref = 0 
n_req = 566160 
total_req = 691224 

Dual Bus Interface Util: 
issued_total_row = 69290 
issued_total_col = 691224 
Row_Bus_Util =  0.007081 
CoL_Bus_Util = 0.070639 
Either_Row_CoL_Bus_Util = 0.077371 
Issued_on_Two_Bus_Simul_Util = 0.000349 
issued_two_Eff = 0.004509 
queue_avg = 2.538300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9028240 n_act=34657 n_pre=34641 n_ref_event=0 n_req=566160 n_rd=524472 n_rd_L2_A=0 n_write=0 n_wr_bk=166752 bw_util=0.2826
n_activity=4203113 dram_eff=0.6578
bk0: 32772a 9008564i bk1: 32772a 8989182i bk2: 32832a 9136384i bk3: 32832a 9122469i bk4: 32832a 9115129i bk5: 32832a 9107935i bk6: 32832a 9116336i bk7: 32832a 9098147i bk8: 32856a 9127435i bk9: 32856a 9104521i bk10: 32832a 9053378i bk11: 32832a 9035913i bk12: 32640a 9134644i bk13: 32640a 9134472i bk14: 32640a 9132581i bk15: 32640a 9115433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938814
Row_Buffer_Locality_read = 0.961885
Row_Buffer_Locality_write = 0.648556
Bank_Level_Parallism = 3.489049
Bank_Level_Parallism_Col = 3.165120
Bank_Level_Parallism_Ready = 1.673967
write_to_read_ratio_blp_rw_average = 0.249785
GrpLevelPara = 2.306209 

BW Util details:
bwutil = 0.282556 
total_CMD = 9785300 
util_bw = 2764896 
Wasted_Col = 705796 
Wasted_Row = 85395 
Idle = 6229213 

BW Util Bottlenecks: 
RCDc_limit = 183011 
RCDWRc_limit = 51811 
WTRc_limit = 457532 
RTWc_limit = 539035 
CCDLc_limit = 471688 
rwq = 0 
CCDLc_limit_alone = 417375 
WTRc_limit_alone = 430771 
RTWc_limit_alone = 511483 

Commands details: 
total_CMD = 9785300 
n_nop = 9028240 
Read = 524472 
Write = 0 
L2_Alloc = 0 
L2_WB = 166752 
n_act = 34657 
n_pre = 34641 
n_ref = 0 
n_req = 566160 
total_req = 691224 

Dual Bus Interface Util: 
issued_total_row = 69298 
issued_total_col = 691224 
Row_Bus_Util =  0.007082 
CoL_Bus_Util = 0.070639 
Either_Row_CoL_Bus_Util = 0.077367 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.004573 
queue_avg = 2.544513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54451
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9785300 n_nop=9027861 n_act=34864 n_pre=34848 n_ref_event=0 n_req=566151 n_rd=524465 n_rd_L2_A=0 n_write=0 n_wr_bk=166741 bw_util=0.2825
n_activity=4029915 dram_eff=0.6861
bk0: 32772a 9016628i bk1: 32772a 8990453i bk2: 32832a 9134715i bk3: 32832a 9120297i bk4: 32832a 9122213i bk5: 32832a 9101251i bk6: 32832a 9109975i bk7: 32832a 9094119i bk8: 32853a 9121989i bk9: 32852a 9099540i bk10: 32832a 9051382i bk11: 32832a 9036338i bk12: 32640a 9131512i bk13: 32640a 9118368i bk14: 32640a 9129394i bk15: 32640a 9107476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938448
Row_Buffer_Locality_read = 0.961677
Row_Buffer_Locality_write = 0.646188
Bank_Level_Parallism = 3.458310
Bank_Level_Parallism_Col = 3.136995
Bank_Level_Parallism_Ready = 1.670273
write_to_read_ratio_blp_rw_average = 0.248311
GrpLevelPara = 2.300700 

BW Util details:
bwutil = 0.282549 
total_CMD = 9785300 
util_bw = 2764824 
Wasted_Col = 702398 
Wasted_Row = 87278 
Idle = 6230800 

BW Util Bottlenecks: 
RCDc_limit = 185846 
RCDWRc_limit = 52097 
WTRc_limit = 456651 
RTWc_limit = 548285 
CCDLc_limit = 466380 
rwq = 0 
CCDLc_limit_alone = 412223 
WTRc_limit_alone = 430080 
RTWc_limit_alone = 520699 

Commands details: 
total_CMD = 9785300 
n_nop = 9027861 
Read = 524465 
Write = 0 
L2_Alloc = 0 
L2_WB = 166741 
n_act = 34864 
n_pre = 34848 
n_ref = 0 
n_req = 566151 
total_req = 691206 

Dual Bus Interface Util: 
issued_total_row = 69712 
issued_total_col = 691206 
Row_Bus_Util =  0.007124 
CoL_Bus_Util = 0.070637 
Either_Row_CoL_Bus_Util = 0.077406 
Issued_on_Two_Bus_Simul_Util = 0.000356 
issued_two_Eff = 0.004593 
queue_avg = 2.567370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722341, Miss = 262243, Miss_rate = 0.363, Pending_hits = 21434, Reservation_fails = 0
L2_cache_bank[1]: Access = 722330, Miss = 262240, Miss_rate = 0.363, Pending_hits = 20900, Reservation_fails = 0
L2_cache_bank[2]: Access = 722285, Miss = 262240, Miss_rate = 0.363, Pending_hits = 20789, Reservation_fails = 0
L2_cache_bank[3]: Access = 722367, Miss = 262240, Miss_rate = 0.363, Pending_hits = 20806, Reservation_fails = 0
L2_cache_bank[4]: Access = 740480, Miss = 262245, Miss_rate = 0.354, Pending_hits = 20998, Reservation_fails = 0
L2_cache_bank[5]: Access = 744707, Miss = 262244, Miss_rate = 0.352, Pending_hits = 21250, Reservation_fails = 0
L2_cache_bank[6]: Access = 744584, Miss = 262244, Miss_rate = 0.352, Pending_hits = 21359, Reservation_fails = 0
L2_cache_bank[7]: Access = 744903, Miss = 262244, Miss_rate = 0.352, Pending_hits = 21628, Reservation_fails = 0
L2_cache_bank[8]: Access = 744777, Miss = 262256, Miss_rate = 0.352, Pending_hits = 21449, Reservation_fails = 0
L2_cache_bank[9]: Access = 744908, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20931, Reservation_fails = 0
L2_cache_bank[10]: Access = 744928, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20748, Reservation_fails = 0
L2_cache_bank[11]: Access = 744541, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20801, Reservation_fails = 0
L2_cache_bank[12]: Access = 726777, Miss = 262254, Miss_rate = 0.361, Pending_hits = 21043, Reservation_fails = 0
L2_cache_bank[13]: Access = 722375, Miss = 262252, Miss_rate = 0.363, Pending_hits = 21211, Reservation_fails = 0
L2_cache_bank[14]: Access = 740325, Miss = 262256, Miss_rate = 0.354, Pending_hits = 21365, Reservation_fails = 0
L2_cache_bank[15]: Access = 744796, Miss = 262256, Miss_rate = 0.352, Pending_hits = 21660, Reservation_fails = 0
L2_cache_bank[16]: Access = 744635, Miss = 262256, Miss_rate = 0.352, Pending_hits = 21458, Reservation_fails = 0
L2_cache_bank[17]: Access = 744793, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20910, Reservation_fails = 0
L2_cache_bank[18]: Access = 744870, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20795, Reservation_fails = 0
L2_cache_bank[19]: Access = 744882, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20884, Reservation_fails = 0
L2_cache_bank[20]: Access = 744810, Miss = 262256, Miss_rate = 0.352, Pending_hits = 20976, Reservation_fails = 0
L2_cache_bank[21]: Access = 744779, Miss = 262256, Miss_rate = 0.352, Pending_hits = 21256, Reservation_fails = 0
L2_cache_bank[22]: Access = 726804, Miss = 262253, Miss_rate = 0.361, Pending_hits = 21428, Reservation_fails = 0
L2_cache_bank[23]: Access = 722490, Miss = 262252, Miss_rate = 0.363, Pending_hits = 21658, Reservation_fails = 0
L2_total_cache_accesses = 17695487
L2_total_cache_misses = 6294023
L2_total_cache_miss_rate = 0.3557
L2_total_cache_pending_hits = 507737
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 507737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1573380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4720130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 507737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10356735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7338239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10357248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=17695487
icnt_total_pkts_simt_to_mem=17695487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
Req_Network_injected_packets_num = 17695487
Req_Network_cycles = 3815724
Req_Network_injected_packets_per_cycle =       4.6375 
Req_Network_conflicts_per_cycle =       1.4698
Req_Network_conflicts_per_cycle_util =       1.5064
Req_Bank_Level_Parallism =       4.7529
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1932

Reply_Network_injected_packets_num = 17695487
Reply_Network_cycles = 3815724
Reply_Network_injected_packets_per_cycle =        4.6375
Reply_Network_conflicts_per_cycle =        1.7017
Reply_Network_conflicts_per_cycle_util =       1.7362
Reply_Bank_Level_Parallism =       4.7315
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8395
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1546
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 4 hrs, 39 min, 13 sec (16753 sec)
gpgpu_simulation_rate = 40819 (inst/sec)
gpgpu_simulation_rate = 227 (cycle/sec)
gpgpu_silicon_slowdown = 6013215x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3224ae10..

