// Seed: 411816187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = 1;
  int  id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output supply0 id_4
    , id_8,
    output wand id_5,
    output wand id_6
);
  assign id_8 = 1'b0;
  buf primCall (id_5, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2;
  id_1(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
endmodule
module module_3 (
    output wor id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri id_6
);
  always @(posedge id_3 or 1) begin : LABEL_0
    id_6 = id_2;
  end
  module_2 modCall_1 ();
endmodule
