Analysis & Synthesis report for msystem
Sun Mar 06 22:42:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |arm4usoc|arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl
 12. State Machine - |arm4usoc|arm4u_cpu:ARM4U|execute:e|mem_mem_ctrl
 13. State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|state
 14. State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_mem_ctrl
 15. State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_alu_operation
 16. State Machine - |arm4usoc|arm4u_cpu:ARM4U|cache:c|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated
 22. Source assignments for arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated
 23. Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated
 24. Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated
 25. Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated
 26. Source assignments for boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated
 27. Source assignments for wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated
 28. Parameter Settings for User Entity Instance: my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U
 30. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c
 31. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram
 32. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram
 33. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1
 34. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2
 35. Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3
 36. Parameter Settings for User Entity Instance: avalon_to_wb_bridge:A2WB_instr
 37. Parameter Settings for User Entity Instance: avalon_to_wb_bridge:A2WB_data
 38. Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem
 39. Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem
 40. Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: uart:u_uart0
 42. Parameter Settings for User Entity Instance: test_module:u_test_module
 43. Parameter Settings for User Entity Instance: timer_module:u_timer_module
 44. Parameter Settings for User Entity Instance: interrupt_controller:u_interrupt_controller
 45. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram
 46. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl
 47. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter
 48. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port
 49. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
 50. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
 51. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
 53. Parameter Settings for User Entity Instance: wishbone_arbiter:u_wishbone_arbiter
 54. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 55. Parameter Settings for Inferred Entity Instance: arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0
 56. altpll Parameter Settings by Entity Instance
 57. altsyncram Parameter Settings by Entity Instance
 58. lpm_mult Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "wishbone_arbiter:u_wishbone_arbiter"
 60. Port Connectivity Checks: "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
 61. Port Connectivity Checks: "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
 62. Port Connectivity Checks: "wb_sdram_ctrl:u_sdram"
 63. Port Connectivity Checks: "interrupt_controller:u_interrupt_controller"
 64. Port Connectivity Checks: "test_module:u_test_module"
 65. Port Connectivity Checks: "uart:u_uart0"
 66. Port Connectivity Checks: "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram"
 67. Port Connectivity Checks: "avalon_to_wb_bridge:A2WB_data"
 68. Port Connectivity Checks: "avalon_to_wb_bridge:A2WB_instr"
 69. Port Connectivity Checks: "arm4u_cpu:ARM4U|cache:c"
 70. Port Connectivity Checks: "arm4u_cpu:ARM4U"
 71. Port Connectivity Checks: "my_clocks_resets:u_clk_r|my_pll:my_pll_inst"
 72. Port Connectivity Checks: "my_clocks_resets:u_clk_r"
 73. SignalTap II Logic Analyzer Settings
 74. Elapsed Time Per Partition
 75. Connections to In-System Debugging Instance "auto_signaltap_0"
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 06 22:42:05 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; msystem                                         ;
; Top-level Entity Name              ; arm4usoc                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 7,548                                           ;
;     Total combinational functions  ; 5,622                                           ;
;     Dedicated logic registers      ; 3,623                                           ;
; Total registers                    ; 3623                                            ;
; Total pins                         ; 49                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 386,944                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; arm4usoc           ; msystem            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                             ; Off                ; On                 ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; PowerPlay Power Optimization                                               ; Off                ; Normal compilation ;
; HDL message level                                                          ; Level3             ; Level2             ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; soc/wb-bridge/avalon_to_wb_bridge.v        ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v                              ;         ;
; soc/arm4u/writeback.vhd                    ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/writeback.vhd                                          ;         ;
; soc/arm4u/register_file.vhd                ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/register_file.vhd                                      ;         ;
; soc/arm4u/memory.vhd                       ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/memory.vhd                                             ;         ;
; soc/arm4u/forwarding.vhd                   ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/forwarding.vhd                                         ;         ;
; soc/arm4u/fetch.vhd                        ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/fetch.vhd                                              ;         ;
; soc/arm4u/execute.vhd                      ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/execute.vhd                                            ;         ;
; soc/arm4u/decode.vhd                       ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/decode.vhd                                             ;         ;
; soc/arm4u/cpu.vhd                          ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/cpu.vhd                                                ;         ;
; soc/arm4u/cache.vhd                        ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/cache.vhd                                              ;         ;
; soc/arm4u/barrelshift.vhd                  ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/barrelshift.vhd                                        ;         ;
; soc/arm4u/arm_types.vhd                    ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/arm_types.vhd                                          ;         ;
; soc/arm4u/alu.vhd                          ; yes             ; User VHDL File                         ; D:/arm4u-soc2/soc/arm4u/alu.vhd                                                ;         ;
; soc/arm4u-msystem.v                        ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/soc/arm4u-msystem.v                                              ;         ;
; vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v   ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v                         ;         ;
; vlog/sdram/wb_sdram_ctrl/wb_port.v         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v                               ;         ;
; vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v      ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v                            ;         ;
; vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v                       ;         ;
; vlog/sdram/wb_sdram_ctrl/dpram_altera.v    ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v                          ;         ;
; vlog/sdram/wb_sdram_ctrl/bufram.v          ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/bufram.v                                ;         ;
; vlog/sdram/wb_sdram_ctrl/arbiter.v         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v                               ;         ;
; vlog/system/wishbone_arbiter.v             ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/wishbone_arbiter.v                                   ;         ;
; vlog/system/memory_configuration.v         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/memory_configuration.v                               ;         ;
; vlog/system/uart.v                         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/uart.v                                               ;         ;
; vlog/system/timer_module.v                 ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/timer_module.v                                       ;         ;
; vlog/system/test_module.v                  ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/test_module.v                                        ;         ;
; vlog/system/system_config_defines.v        ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/system_config_defines.v                              ;         ;
; vlog/system/register_addresses.v           ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/register_addresses.v                                 ;         ;
; vlog/system/interrupt_controller.v         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/interrupt_controller.v                               ;         ;
; vlog/system/boot_mem32.v                   ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/vlog/system/boot_mem32.v                                         ;         ;
; my_clocks_resets.v                         ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/my_clocks_resets.v                                               ;         ;
; sram/my_sram_2048_32_byte_en.v             ; yes             ; User Verilog HDL File                  ; D:/arm4u-soc2/sram/my_sram_2048_32_byte_en.v                                   ;         ;
; sram/sram_2048_32_byte_en.v                ; yes             ; User Wizard-Generated File             ; D:/arm4u-soc2/sram/sram_2048_32_byte_en.v                                      ;         ;
; my_pll.v                                   ; yes             ; User Wizard-Generated File             ; D:/arm4u-soc2/my_pll.v                                                         ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/my_pll_altpll.v                         ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/my_pll_altpll.v                                               ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_bfr1.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_bfr1.tdf                                           ;         ;
; db/altsyncram_r9r1.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_r9r1.tdf                                           ;         ;
; db/altsyncram_5sg1.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_5sg1.tdf                                           ;         ;
; db/altsyncram_6el1.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_6el1.tdf                                           ;         ;
; sw/hello-world-my/hello-world.mif          ; yes             ; Auto-Found Memory Initialization File  ; D:/arm4u-soc2/sw/hello-world-my/hello-world.mif                                ;         ;
; db/altsyncram_gpi2.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_gpi2.tdf                                           ;         ;
; sld_signaltap.vhd                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_d124.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/altsyncram_d124.tdf                                           ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/mux_tsc.tdf                                                   ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/decode_dvf.tdf                                                ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_qgi.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cntr_qgi.tdf                                                  ;         ;
; db/cmpr_tgc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cmpr_tgc.tdf                                                  ;         ;
; db/cntr_m9j.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cntr_m9j.tdf                                                  ;         ;
; db/cntr_hgi.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cntr_hgi.tdf                                                  ;         ;
; db/cmpr_rgc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cmpr_rgc.tdf                                                  ;         ;
; db/cntr_23j.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cntr_23j.tdf                                                  ;         ;
; db/cmpr_ngc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/cmpr_ngc.tdf                                                  ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_mult.tdf                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_7dt.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/arm4u-soc2/db/mult_7dt.tdf                                                  ;         ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,548                                                                                                             ;
;                                             ;                                                                                                                   ;
; Total combinational functions               ; 5622                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                   ;
;     -- 4 input functions                    ; 3522                                                                                                              ;
;     -- 3 input functions                    ; 1114                                                                                                              ;
;     -- <=2 input functions                  ; 986                                                                                                               ;
;                                             ;                                                                                                                   ;
; Logic elements by mode                      ;                                                                                                                   ;
;     -- normal mode                          ; 4891                                                                                                              ;
;     -- arithmetic mode                      ; 731                                                                                                               ;
;                                             ;                                                                                                                   ;
; Total registers                             ; 3623                                                                                                              ;
;     -- Dedicated logic registers            ; 3623                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                 ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 49                                                                                                                ;
; Total memory bits                           ; 386944                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                 ;
; Total PLLs                                  ; 1                                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3393                                                                                                              ;
; Total fan-out                               ; 35516                                                                                                             ;
; Average fan-out                             ; 3.68                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |arm4usoc                                                                                               ; 5622 (17)         ; 3623 (0)     ; 386944      ; 6            ; 0       ; 3         ; 49   ; 0            ; |arm4usoc                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |arm4u_cpu:ARM4U|                                                                                    ; 2020 (15)         ; 466 (0)      ; 38528       ; 6            ; 0       ; 3         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cache:c|                                                                                         ; 31 (31)           ; 35 (35)      ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:g_data_sram|                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_bfr1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram:g_tag_sram|                                                                        ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_r9r1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |decode:d|                                                                                        ; 671 (671)         ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|decode:d                                                                                                                                                                                                                                                                                                             ; work         ;
;       |execute:e|                                                                                       ; 1131 (155)        ; 89 (89)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e                                                                                                                                                                                                                                                                                                            ; work         ;
;          |alu:alu|                                                                                      ; 292 (292)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu:alu                                                                                                                                                                                                                                                                                                    ; work         ;
;          |barrelshift:bs|                                                                               ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwa|                                                                               ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwa                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwb|                                                                               ; 111 (111)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwb                                                                                                                                                                                                                                                                                             ; work         ;
;          |forwarding:fwc|                                                                               ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwc                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0                                                                                                                                                                                                                                                                                             ; work         ;
;             |mult_7dt:auto_generated|                                                                   ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;       |fetch:f|                                                                                         ; 98 (98)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|fetch:f                                                                                                                                                                                                                                                                                                              ; work         ;
;       |memory:m|                                                                                        ; 5 (5)             ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|memory:m                                                                                                                                                                                                                                                                                                             ; work         ;
;       |register_file:rf|                                                                                ; 15 (15)           ; 15 (15)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:reg_array[0][31]__1|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:reg_array[0][31]__2|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:reg_array[0][31]__3|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_5sg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |writeback:w|                                                                                     ; 54 (54)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|arm4u_cpu:ARM4U|writeback:w                                                                                                                                                                                                                                                                                                          ; work         ;
;    |avalon_to_wb_bridge:A2WB_data|                                                                      ; 51 (51)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|avalon_to_wb_bridge:A2WB_data                                                                                                                                                                                                                                                                                                        ; work         ;
;    |avalon_to_wb_bridge:A2WB_instr|                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|avalon_to_wb_bridge:A2WB_instr                                                                                                                                                                                                                                                                                                       ; work         ;
;    |boot_mem32:u_boot_mem|                                                                              ; 2 (2)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|boot_mem32:u_boot_mem                                                                                                                                                                                                                                                                                                                ; work         ;
;       |my_sram_2048_32_byte_en:u_mem|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem                                                                                                                                                                                                                                                                                  ; work         ;
;          |sram_2048_32_byte_en:sram|                                                                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_6el1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated                                                                                                                                                                                         ; work         ;
;    |interrupt_controller:u_interrupt_controller|                                                        ; 298 (298)         ; 163 (163)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|interrupt_controller:u_interrupt_controller                                                                                                                                                                                                                                                                                          ; work         ;
;    |my_clocks_resets:u_clk_r|                                                                           ; 24 (23)           ; 22 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|my_clocks_resets:u_clk_r                                                                                                                                                                                                                                                                                                             ; work         ;
;       |my_pll:my_pll_inst|                                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |altpll:altpll_component|                                                                      ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                  ; work         ;
;             |my_pll_altpll:auto_generated|                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 501 (1)           ; 1137 (138)   ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 500 (0)           ; 999 (0)      ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 500 (19)          ; 999 (312)    ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_d124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 95 (95)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 163 (1)           ; 361 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 138 (0)           ; 345 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 207 (207)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 138 (0)           ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 161 (11)          ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_qgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 69 (69)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |test_module:u_test_module|                                                                          ; 191 (191)         ; 127 (127)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|test_module:u_test_module                                                                                                                                                                                                                                                                                                            ; work         ;
;    |timer_module:u_timer_module|                                                                        ; 531 (531)         ; 153 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|timer_module:u_timer_module                                                                                                                                                                                                                                                                                                          ; work         ;
;    |uart:u_uart0|                                                                                       ; 501 (501)         ; 412 (412)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|uart:u_uart0                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |wb_sdram_ctrl:u_sdram|                                                                              ; 1110 (0)          ; 1017 (0)     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram                                                                                                                                                                                                                                                                                                                ; work         ;
;       |arbiter:arbiter|                                                                                 ; 603 (2)           ; 792 (1)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter                                                                                                                                                                                                                                                                                                ; work         ;
;          |wb_port:wbports[0].wb_port|                                                                   ; 601 (273)         ; 791 (236)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                                                                                                     ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                                                                                                                       ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                                ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                                ; work         ;
;                      |altsyncram_gpi2:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated                                                                                                                                                 ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 327 (327)         ; 555 (555)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                              ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                           ; 507 (507)         ; 225 (225)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                          ; work         ;
;    |wishbone_arbiter:u_wishbone_arbiter|                                                                ; 256 (256)         ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arm4usoc|wishbone_arbiter:u_wishbone_arbiter                                                                                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                ;
; arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                                ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536  ; ./sw/hello-world-my/hello-world.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 69           ; 4096         ; 69           ; 282624 ; None                                ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                         ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram ; D:/arm4u-soc2/sram/sram_2048_32_byte_en.v ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst                                   ; D:/arm4u-soc2/my_pll.v                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl                                                                                                                                               ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+
; Name                        ; wb_mem_ctrl.STORE_BYTE~reg0 ; wb_mem_ctrl.STORE_WORD~reg0 ; wb_mem_ctrl.LOAD_BURST~reg0 ; wb_mem_ctrl.LOAD_BYTE~reg0 ; wb_mem_ctrl.LOAD_WORD~reg0 ; wb_mem_ctrl.NO_MEM_OP~reg0 ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+
; wb_mem_ctrl.NO_MEM_OP~reg0  ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ;
; wb_mem_ctrl.LOAD_WORD~reg0  ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 1                          ;
; wb_mem_ctrl.LOAD_BYTE~reg0  ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 1                          ;
; wb_mem_ctrl.LOAD_BURST~reg0 ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 1                          ;
; wb_mem_ctrl.STORE_WORD~reg0 ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 1                          ;
; wb_mem_ctrl.STORE_BYTE~reg0 ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|execute:e|mem_mem_ctrl                                                                                                                                                    ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+
; Name                         ; mem_mem_ctrl.STORE_BYTE~reg0 ; mem_mem_ctrl.STORE_WORD~reg0 ; mem_mem_ctrl.LOAD_BURST~reg0 ; mem_mem_ctrl.LOAD_BYTE~reg0 ; mem_mem_ctrl.LOAD_WORD~reg0 ; mem_mem_ctrl.NO_MEM_OP~reg0 ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+
; mem_mem_ctrl.NO_MEM_OP~reg0  ; 0                            ; 0                            ; 0                            ; 0                           ; 0                           ; 0                           ;
; mem_mem_ctrl.LOAD_WORD~reg0  ; 0                            ; 0                            ; 0                            ; 0                           ; 1                           ; 1                           ;
; mem_mem_ctrl.LOAD_BYTE~reg0  ; 0                            ; 0                            ; 0                            ; 1                           ; 0                           ; 1                           ;
; mem_mem_ctrl.LOAD_BURST~reg0 ; 0                            ; 0                            ; 1                            ; 0                           ; 0                           ; 1                           ;
; mem_mem_ctrl.STORE_WORD~reg0 ; 0                            ; 1                            ; 0                            ; 0                           ; 0                           ; 1                           ;
; mem_mem_ctrl.STORE_BYTE~reg0 ; 1                            ; 0                            ; 0                            ; 0                           ; 0                           ; 1                           ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|state                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+------------------+------------------+------------------+--------------------+--------------------+------------------------+------------------------------------+-----------------------+---------------------------+-------------------------+--------------------------+-----------------------------+------------------+
; Name                               ; state.FIQ_CYCLE2 ; state.IRQ_CYCLE2 ; state.SWI_CYCLE2 ; state.UNDEF_CYCLE2 ; state.RESET_CYCLE2 ; state.LDMSTM_WRITEBACK ; state.LDMSTM_RETURN_FROM_EXCEPTION ; state.LDMSTM_TRANSFER ; state.LOADSTORE_WRITEBACK ; state.ONE_LATENCY_CYCLE ; state.TWO_LATENCY_CYCLES ; state.RETURN_FROM_EXCEPTION ; state.MAIN_STATE ;
+------------------------------------+------------------+------------------+------------------+--------------------+--------------------+------------------------+------------------------------------+-----------------------+---------------------------+-------------------------+--------------------------+-----------------------------+------------------+
; state.MAIN_STATE                   ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 0                ;
; state.RETURN_FROM_EXCEPTION        ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 1                           ; 1                ;
; state.TWO_LATENCY_CYCLES           ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 1                        ; 0                           ; 1                ;
; state.ONE_LATENCY_CYCLE            ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 1                       ; 0                        ; 0                           ; 1                ;
; state.LOADSTORE_WRITEBACK          ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 1                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.LDMSTM_TRANSFER              ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 1                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.LDMSTM_RETURN_FROM_EXCEPTION ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 1                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.LDMSTM_WRITEBACK             ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 1                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.RESET_CYCLE2                 ; 0                ; 0                ; 0                ; 0                  ; 1                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.UNDEF_CYCLE2                 ; 0                ; 0                ; 0                ; 1                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.SWI_CYCLE2                   ; 0                ; 0                ; 1                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.IRQ_CYCLE2                   ; 0                ; 1                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
; state.FIQ_CYCLE2                   ; 1                ; 0                ; 0                ; 0                  ; 0                  ; 0                      ; 0                                  ; 0                     ; 0                         ; 0                       ; 0                        ; 0                           ; 1                ;
+------------------------------------+------------------+------------------+------------------+--------------------+--------------------+------------------------+------------------------------------+-----------------------+---------------------------+-------------------------+--------------------------+-----------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_mem_ctrl                                                                                                                                                     ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+
; Name                         ; exe_mem_ctrl.STORE_BYTE~reg0 ; exe_mem_ctrl.STORE_WORD~reg0 ; exe_mem_ctrl.LOAD_BURST~reg0 ; exe_mem_ctrl.LOAD_BYTE~reg0 ; exe_mem_ctrl.LOAD_WORD~reg0 ; exe_mem_ctrl.NO_MEM_OP~reg0 ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+
; exe_mem_ctrl.NO_MEM_OP~reg0  ; 0                            ; 0                            ; 0                            ; 0                           ; 0                           ; 0                           ;
; exe_mem_ctrl.LOAD_WORD~reg0  ; 0                            ; 0                            ; 0                            ; 0                           ; 1                           ; 1                           ;
; exe_mem_ctrl.LOAD_BYTE~reg0  ; 0                            ; 0                            ; 0                            ; 1                           ; 0                           ; 1                           ;
; exe_mem_ctrl.LOAD_BURST~reg0 ; 0                            ; 0                            ; 1                            ; 0                           ; 0                           ; 1                           ;
; exe_mem_ctrl.STORE_WORD~reg0 ; 0                            ; 1                            ; 0                            ; 0                           ; 0                           ; 1                           ;
; exe_mem_ctrl.STORE_BYTE~reg0 ; 1                            ; 0                            ; 0                            ; 0                           ; 0                           ; 1                           ;
+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_alu_operation                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; exe_alu_operation.ALU_RSC~reg0 ; exe_alu_operation.ALU_RSB~reg0 ; exe_alu_operation.ALU_SBC~reg0 ; exe_alu_operation.ALU_SUB~reg0 ; exe_alu_operation.ALU_ADC~reg0 ; exe_alu_operation.ALU_ADD~reg0 ; exe_alu_operation.ALU_RWF~reg0 ; exe_alu_operation.ALU_BIC~reg0 ; exe_alu_operation.ALU_EOR~reg0 ; exe_alu_operation.ALU_AND~reg0 ; exe_alu_operation.ALU_ORR~reg0 ; exe_alu_operation.ALU_NOT~reg0 ; exe_alu_operation.ALU_NOP~reg0 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; exe_alu_operation.ALU_NOP~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; exe_alu_operation.ALU_NOT~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
; exe_alu_operation.ALU_ORR~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_AND~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_EOR~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_BIC~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_RWF~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_ADD~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_ADC~reg0 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_SUB~reg0 ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_SBC~reg0 ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_RSB~reg0 ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
; exe_alu_operation.ALU_RSC~reg0 ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |arm4usoc|arm4u_cpu:ARM4U|cache:c|state                     ;
+---------------+---------------+--------------+--------------+---------------+
; Name          ; state.S_DELAY ; state.S_READ ; state.S_WAIT ; state.S_READY ;
+---------------+---------------+--------------+--------------+---------------+
; state.S_READY ; 0             ; 0            ; 0            ; 0             ;
; state.S_WAIT  ; 0             ; 0            ; 1            ; 1             ;
; state.S_READ  ; 0             ; 1            ; 0            ; 1             ;
; state.S_DELAY ; 1             ; 0            ; 0            ; 1             ;
+---------------+---------------+--------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_we[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][30]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][29]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][28]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][27]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][26]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][25]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][24]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][23]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][22]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][21]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][20]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][19]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][18]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][17]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][16]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][14]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][13]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][12]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][10]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][9]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][8]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_adr[0][2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][30]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][29]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][28]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][27]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][26]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][25]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][24]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][23]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][22]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][21]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][20]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][19]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][18]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][17]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][16]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][14]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][13]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][12]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][10]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][9]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][8]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_dat[0][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_sel[0][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_sel[0][2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_sel[0][1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_bufw_sel[0][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; timer_module:u_timer_module|wb_rdata32[19,23,24,27,28,31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; uart:u_uart0|wb_rdata32[16..21,24..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arm4u_cpu:ARM4U|cache:c|r_flush                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59..65]                                                                               ; Lost fanout                                                                                                                                                                                         ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                      ; Merged with wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                 ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                                                                                      ; Merged with wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                 ;
; timer_module:u_timer_module|wb_rdata32[16..18,20..22,25,26,29]                                                                                                                          ; Merged with timer_module:u_timer_module|wb_rdata32[30]                                                                                                                                              ;
; uart:u_uart0|wb_rdata32[8..15,22]                                                                                                                                                       ; Merged with uart:u_uart0|wb_rdata32[23]                                                                                                                                                             ;
; avalon_to_wb_bridge:A2WB_instr|readdata[0]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[0]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[1]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[1]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[2]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[2]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[3]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[3]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[4]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[4]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[5]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[5]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[6]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[6]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[7]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[7]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[8]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[8]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[9]                                                                                                                                              ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[9]                                                                                                                                               ;
; avalon_to_wb_bridge:A2WB_instr|readdata[10]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[10]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[11]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[11]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[12]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[12]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[13]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[13]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[14]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[14]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[15]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[15]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[16]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[16]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[17]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[17]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[18]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[18]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[19]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[19]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[20]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[20]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[21]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[21]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[22]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[22]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[23]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[23]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[24]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[24]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[25]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[25]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[26]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[26]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[27]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[27]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[28]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[28]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[29]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[29]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[30]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[30]                                                                                                                                              ;
; avalon_to_wb_bridge:A2WB_instr|readdata[31]                                                                                                                                             ; Merged with avalon_to_wb_bridge:A2WB_data|readdata[31]                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|port_enc[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl.NO_MEM_OP~reg0                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl.STORE_WORD~reg0                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; arm4u_cpu:ARM4U|memory:m|wb_mem_ctrl.STORE_BYTE~reg0                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; arm4u_cpu:ARM4U|decode:d|state.FIQ_CYCLE2                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; uart:u_uart0|tx_fifo_rp[4]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; uart:u_uart0|tx_fifo_wp[4]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 157                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; Total Number of Removed Registers = 25                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3623  ;
; Number of registers using Synchronous Clear  ; 317   ;
; Number of registers using Synchronous Load   ; 158   ;
; Number of registers using Asynchronous Clear ; 534   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2317  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart:u_uart0|txd                                                                                                                                                              ; 3       ;
; my_clocks_resets:u_clk_r|o_sdr_rst                                                                                                                                            ; 117     ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                            ; 122     ;
; arm4u_cpu:ARM4U|decode:d|reset_l                                                                                                                                              ; 14      ;
; uart:u_uart0|uart0_cts_n_d[1]                                                                                                                                                 ; 2       ;
; uart:u_uart0|uart0_cts_n_d[2]                                                                                                                                                 ; 2       ;
; uart:u_uart0|uart0_cts_n_d[3]                                                                                                                                                 ; 2       ;
; uart:u_uart0|rxd_d[0]                                                                                                                                                         ; 2       ;
; uart:u_uart0|rxd_d[1]                                                                                                                                                         ; 2       ;
; uart:u_uart0|rxd_d[3]                                                                                                                                                         ; 2       ;
; uart:u_uart0|rxd_d[4]                                                                                                                                                         ; 2       ;
; timer_module:u_timer_module|timer0_value_reg[0]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer0_value_reg[1]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer0_value_reg[2]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer0_value_reg[3]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer0_value_reg[4]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[5]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[6]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[7]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer0_value_reg[8]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[9]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[10]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[11]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[12]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[13]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[14]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[15]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[16]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[17]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[18]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[19]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[20]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[21]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[22]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer0_value_reg[23]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[0]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer1_value_reg[1]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer1_value_reg[2]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer1_value_reg[3]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer1_value_reg[4]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[5]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[6]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[7]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer1_value_reg[8]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[9]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[10]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[11]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[12]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[13]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[14]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[15]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[16]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[17]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[18]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[19]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[20]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[21]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[22]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer1_value_reg[23]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[0]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer2_value_reg[1]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer2_value_reg[2]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer2_value_reg[3]                                                                                                                               ; 3       ;
; timer_module:u_timer_module|timer2_value_reg[4]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[5]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[6]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[7]                                                                                                                               ; 4       ;
; timer_module:u_timer_module|timer2_value_reg[8]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[9]                                                                                                                               ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[10]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[11]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[12]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[13]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[14]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[15]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[16]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[17]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[18]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[19]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[20]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[21]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[22]                                                                                                                              ; 5       ;
; timer_module:u_timer_module|timer2_value_reg[23]                                                                                                                              ; 5       ;
; uart:u_uart0|uart0_cts_n_d[0]                                                                                                                                                 ; 1       ;
; uart:u_uart0|rxd_d[2]                                                                                                                                                         ; 1       ;
; uart:u_uart0|rx_fifo_empty                                                                                                                                                    ; 7       ;
; test_module:u_test_module|random_num[5]                                                                                                                                       ; 2       ;
; test_module:u_test_module|random_num[6]                                                                                                                                       ; 2       ;
; test_module:u_test_module|random_num[7]                                                                                                                                       ; 4       ;
; test_module:u_test_module|random_num[1]                                                                                                                                       ; 3       ;
; test_module:u_test_module|random_num[0]                                                                                                                                       ; 2       ;
; test_module:u_test_module|random_num[4]                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; Total number of inverted registers = 109*                                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|n                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|r_burstoffset[0]                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|uart:u_uart0|tx_fifo_wp[4]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|uart:u_uart0|tx_fifo_rp[4]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                                                             ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|random_num[3]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|irq_timer[5]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|firq_timer[5]                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|uart:u_uart0|tx_fifo_count[4]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|firq0_enable_reg[0]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|irq1_enable_reg[31]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|firq1_enable_reg[31]                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|irq0_enable_reg[0]                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arm4usoc|uart:u_uart0|tx_fifo[0][1]                                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |arm4usoc|uart:u_uart0|rx_int_timer[18]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arm4usoc|uart:u_uart0|rx_fifo[0][5]                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|wb_rdata32[16]                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_cycle_count[26]                                                                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |arm4usoc|uart:u_uart0|txd_state[3]                                                                                                                                           ;
; 17:1               ; 32 bits   ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|refresh_count[31]                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_data[20]                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[3]                                                                                                           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|wb_rdata32[10]                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|wb_rdata32[4]                                                                                                                             ;
; 20:1               ; 5 bits    ; 65 LEs        ; 15 LEs               ; 50 LEs                 ; Yes        ; |arm4usoc|avalon_to_wb_bridge:A2WB_data|readdata[31]                                                                                                                          ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |arm4usoc|avalon_to_wb_bridge:A2WB_data|readdata[5]                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|wb_rdata32[11]                                                                                                                          ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[2]                                                                                     ;
; 10:1               ; 17 bits   ; 102 LEs       ; 51 LEs               ; 51 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|wb_rdata32[18]                                                                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|wb_rdata32[1]                                                                                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|wb_rdata32[2]                                                                                                                           ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |arm4usoc|avalon_to_wb_bridge:A2WB_data|readdata[8]                                                                                                                           ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[0]                                                                                        ;
; 11:1               ; 10 bits   ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; Yes        ; |arm4usoc|interrupt_controller:u_interrupt_controller|wb_rdata32[2]                                                                                                           ;
; 12:1               ; 9 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |arm4usoc|avalon_to_wb_bridge:A2WB_data|readdata[16]                                                                                                                          ;
; 13:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_condition[3]                                                                                                                           ;
; 22:1               ; 32 bits   ; 448 LEs       ; 64 LEs               ; 384 LEs                ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[10]                                                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_data[15]                                                                                                                       ;
; 23:1               ; 3 bits    ; 45 LEs        ; 3 LEs                ; 42 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_data[11]                                                                                                                       ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_data[5]                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_data[4]                                                                                                                        ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|uart:u_uart0|wb_rdata32[5]                                                                                                                                          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_barrelshift_type[1]                                                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_literal_shift_amnt[3]                                                                                                                  ;
; 30:1               ; 6 bits    ; 120 LEs       ; 12 LEs               ; 108 LEs                ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                    ;
; 26:1               ; 5 bits    ; 85 LEs        ; 15 LEs               ; 70 LEs                 ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |arm4usoc|test_module:u_test_module|random_num[5]                                                                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer0_value_reg[0]                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer0_value_reg[7]                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer1_value_reg[1]                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer1_value_reg[7]                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer2_value_reg[2]                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer2_value_reg[7]                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer0_value_reg[13]                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer1_value_reg[14]                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|timer_module:u_timer_module|timer2_value_reg[21]                                                                                                                    ;
; 23:1               ; 16 bits   ; 240 LEs       ; 32 LEs               ; 208 LEs                ; Yes        ; |arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_o[13]                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|writeback:w|wb_data[28]                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |arm4usoc|wishbone_arbiter:u_wishbone_arbiter|o_s0_wb_dat[23]                                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage1_dout[28]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage2_dout[1]                                                                                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage2_dout[4]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage3_dout[3]                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage3_dout[20]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[4]                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[12]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage3_dout[29]                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs|stage4_dout[25]                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|fetch:f|inst_cache_adr[6]                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|rfile_A_adr[1]                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwb|op_data[25]                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|writeback:w|wb_data[5]                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwc|op_data[11]                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwa|op_data[24]                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |arm4usoc|wishbone_arbiter:u_wishbone_arbiter|current_slave                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |arm4usoc|wishbone_arbiter:u_wishbone_arbiter|current_slave[1]                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|Selector3                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|cache:c|Selector2                                                                                                                                   ;
; 8:1                ; 22 bits   ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu:alu|Selector16                                                                                                                        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu:alu|Selector31                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_mem_ctrl                                                                                                                               ;
; 10:1               ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu_opb[6]                                                                                                                                ;
; 12:1               ; 15 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; No         ; |arm4usoc|arm4u_cpu:ARM4U|execute:e|alu_opb[30]                                                                                                                               ;
; 14:1               ; 9 bits    ; 81 LEs        ; 18 LEs               ; 63 LEs                 ; No         ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|exe_alu_operation                                                                                                                          ;
; 14:1               ; 15 bits   ; 135 LEs       ; 15 LEs               ; 120 LEs                ; No         ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|ldmstm_next_bitmask[14]                                                                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |arm4usoc|arm4u_cpu:ARM4U|decode:d|state                                                                                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |arm4usoc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |arm4usoc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                  ;
+-------------------------------+--------------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                               ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                               ;
; LOCK_HIGH                     ; 1                        ; Untyped                                               ;
; LOCK_LOW                      ; 1                        ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                               ;
; SKIP_VCO                      ; OFF                      ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                               ;
; BANDWIDTH                     ; 0                        ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer                                        ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer                                        ;
; CLK1_MULTIPLY_BY              ; 8                        ; Signed Integer                                        ;
; CLK0_MULTIPLY_BY              ; 4                        ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 5                        ; Signed Integer                                        ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer                                        ;
; CLK1_DIVIDE_BY                ; 5                        ; Signed Integer                                        ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer                                        ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer                                        ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer                                        ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                               ;
; VCO_MIN                       ; 0                        ; Untyped                                               ;
; VCO_MAX                       ; 0                        ; Untyped                                               ;
; VCO_CENTER                    ; 0                        ; Untyped                                               ;
; PFD_MIN                       ; 0                        ; Untyped                                               ;
; PFD_MAX                       ; 0                        ; Untyped                                               ;
; M_INITIAL                     ; 0                        ; Untyped                                               ;
; M                             ; 0                        ; Untyped                                               ;
; N                             ; 1                        ; Untyped                                               ;
; M2                            ; 1                        ; Untyped                                               ;
; N2                            ; 1                        ; Untyped                                               ;
; SS                            ; 1                        ; Untyped                                               ;
; C0_HIGH                       ; 0                        ; Untyped                                               ;
; C1_HIGH                       ; 0                        ; Untyped                                               ;
; C2_HIGH                       ; 0                        ; Untyped                                               ;
; C3_HIGH                       ; 0                        ; Untyped                                               ;
; C4_HIGH                       ; 0                        ; Untyped                                               ;
; C5_HIGH                       ; 0                        ; Untyped                                               ;
; C6_HIGH                       ; 0                        ; Untyped                                               ;
; C7_HIGH                       ; 0                        ; Untyped                                               ;
; C8_HIGH                       ; 0                        ; Untyped                                               ;
; C9_HIGH                       ; 0                        ; Untyped                                               ;
; C0_LOW                        ; 0                        ; Untyped                                               ;
; C1_LOW                        ; 0                        ; Untyped                                               ;
; C2_LOW                        ; 0                        ; Untyped                                               ;
; C3_LOW                        ; 0                        ; Untyped                                               ;
; C4_LOW                        ; 0                        ; Untyped                                               ;
; C5_LOW                        ; 0                        ; Untyped                                               ;
; C6_LOW                        ; 0                        ; Untyped                                               ;
; C7_LOW                        ; 0                        ; Untyped                                               ;
; C8_LOW                        ; 0                        ; Untyped                                               ;
; C9_LOW                        ; 0                        ; Untyped                                               ;
; C0_INITIAL                    ; 0                        ; Untyped                                               ;
; C1_INITIAL                    ; 0                        ; Untyped                                               ;
; C2_INITIAL                    ; 0                        ; Untyped                                               ;
; C3_INITIAL                    ; 0                        ; Untyped                                               ;
; C4_INITIAL                    ; 0                        ; Untyped                                               ;
; C5_INITIAL                    ; 0                        ; Untyped                                               ;
; C6_INITIAL                    ; 0                        ; Untyped                                               ;
; C7_INITIAL                    ; 0                        ; Untyped                                               ;
; C8_INITIAL                    ; 0                        ; Untyped                                               ;
; C9_INITIAL                    ; 0                        ; Untyped                                               ;
; C0_MODE                       ; BYPASS                   ; Untyped                                               ;
; C1_MODE                       ; BYPASS                   ; Untyped                                               ;
; C2_MODE                       ; BYPASS                   ; Untyped                                               ;
; C3_MODE                       ; BYPASS                   ; Untyped                                               ;
; C4_MODE                       ; BYPASS                   ; Untyped                                               ;
; C5_MODE                       ; BYPASS                   ; Untyped                                               ;
; C6_MODE                       ; BYPASS                   ; Untyped                                               ;
; C7_MODE                       ; BYPASS                   ; Untyped                                               ;
; C8_MODE                       ; BYPASS                   ; Untyped                                               ;
; C9_MODE                       ; BYPASS                   ; Untyped                                               ;
; C0_PH                         ; 0                        ; Untyped                                               ;
; C1_PH                         ; 0                        ; Untyped                                               ;
; C2_PH                         ; 0                        ; Untyped                                               ;
; C3_PH                         ; 0                        ; Untyped                                               ;
; C4_PH                         ; 0                        ; Untyped                                               ;
; C5_PH                         ; 0                        ; Untyped                                               ;
; C6_PH                         ; 0                        ; Untyped                                               ;
; C7_PH                         ; 0                        ; Untyped                                               ;
; C8_PH                         ; 0                        ; Untyped                                               ;
; C9_PH                         ; 0                        ; Untyped                                               ;
; L0_HIGH                       ; 1                        ; Untyped                                               ;
; L1_HIGH                       ; 1                        ; Untyped                                               ;
; G0_HIGH                       ; 1                        ; Untyped                                               ;
; G1_HIGH                       ; 1                        ; Untyped                                               ;
; G2_HIGH                       ; 1                        ; Untyped                                               ;
; G3_HIGH                       ; 1                        ; Untyped                                               ;
; E0_HIGH                       ; 1                        ; Untyped                                               ;
; E1_HIGH                       ; 1                        ; Untyped                                               ;
; E2_HIGH                       ; 1                        ; Untyped                                               ;
; E3_HIGH                       ; 1                        ; Untyped                                               ;
; L0_LOW                        ; 1                        ; Untyped                                               ;
; L1_LOW                        ; 1                        ; Untyped                                               ;
; G0_LOW                        ; 1                        ; Untyped                                               ;
; G1_LOW                        ; 1                        ; Untyped                                               ;
; G2_LOW                        ; 1                        ; Untyped                                               ;
; G3_LOW                        ; 1                        ; Untyped                                               ;
; E0_LOW                        ; 1                        ; Untyped                                               ;
; E1_LOW                        ; 1                        ; Untyped                                               ;
; E2_LOW                        ; 1                        ; Untyped                                               ;
; E3_LOW                        ; 1                        ; Untyped                                               ;
; L0_INITIAL                    ; 1                        ; Untyped                                               ;
; L1_INITIAL                    ; 1                        ; Untyped                                               ;
; G0_INITIAL                    ; 1                        ; Untyped                                               ;
; G1_INITIAL                    ; 1                        ; Untyped                                               ;
; G2_INITIAL                    ; 1                        ; Untyped                                               ;
; G3_INITIAL                    ; 1                        ; Untyped                                               ;
; E0_INITIAL                    ; 1                        ; Untyped                                               ;
; E1_INITIAL                    ; 1                        ; Untyped                                               ;
; E2_INITIAL                    ; 1                        ; Untyped                                               ;
; E3_INITIAL                    ; 1                        ; Untyped                                               ;
; L0_MODE                       ; BYPASS                   ; Untyped                                               ;
; L1_MODE                       ; BYPASS                   ; Untyped                                               ;
; G0_MODE                       ; BYPASS                   ; Untyped                                               ;
; G1_MODE                       ; BYPASS                   ; Untyped                                               ;
; G2_MODE                       ; BYPASS                   ; Untyped                                               ;
; G3_MODE                       ; BYPASS                   ; Untyped                                               ;
; E0_MODE                       ; BYPASS                   ; Untyped                                               ;
; E1_MODE                       ; BYPASS                   ; Untyped                                               ;
; E2_MODE                       ; BYPASS                   ; Untyped                                               ;
; E3_MODE                       ; BYPASS                   ; Untyped                                               ;
; L0_PH                         ; 0                        ; Untyped                                               ;
; L1_PH                         ; 0                        ; Untyped                                               ;
; G0_PH                         ; 0                        ; Untyped                                               ;
; G1_PH                         ; 0                        ; Untyped                                               ;
; G2_PH                         ; 0                        ; Untyped                                               ;
; G3_PH                         ; 0                        ; Untyped                                               ;
; E0_PH                         ; 0                        ; Untyped                                               ;
; E1_PH                         ; 0                        ; Untyped                                               ;
; E2_PH                         ; 0                        ; Untyped                                               ;
; E3_PH                         ; 0                        ; Untyped                                               ;
; M_PH                          ; 0                        ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                               ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                                               ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                                               ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                               ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                               ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                               ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                        ;
+-------------------------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U ;
+----------------------+-------+-------------------------------+
; Parameter Name       ; Value ; Type                          ;
+----------------------+-------+-------------------------------+
; CACHE_BLOCK_BITWIDTH ; 5     ; Signed Integer                ;
+----------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; instr_baddr_bitwdth ; 32    ; Signed Integer                         ;
; block_bitwidth      ; 5     ; Signed Integer                         ;
; cache_size          ; 4096  ; Signed Integer                         ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bfr1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 21                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 21                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_r9r1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_5sg1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_5sg1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_5sg1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avalon_to_wb_bridge:A2WB_instr ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DW             ; 32    ; Signed Integer                                     ;
; AW             ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avalon_to_wb_bridge:A2WB_data ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DW             ; 32    ; Signed Integer                                    ;
; AW             ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                            ;
; WB_SWIDTH      ; 4     ; Signed Integer                            ;
; MADDR_WIDTH    ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                          ;
; ADDRESS_WIDTH  ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                            ;
+------------------------------------+-------------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                                         ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 11                                  ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 2048                                ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                         ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                   ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                                   ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                         ;
; INIT_FILE                          ; ./sw/hello-world-my/hello-world.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_6el1                     ; Untyped                                                                         ;
+------------------------------------+-------------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                   ;
; WB_SWIDTH      ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_module:u_test_module ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                                ;
; WB_SWIDTH      ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer_module:u_timer_module ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                                  ;
; WB_SWIDTH      ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interrupt_controller:u_interrupt_controller ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                                                  ;
; WB_SWIDTH      ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                   ;
; CLK_FREQ_MHZ   ; 80     ; Signed Integer                           ;
; POWERUP_DELAY  ; 200    ; Signed Integer                           ;
; BURST_LENGTH   ; 8      ; Signed Integer                           ;
; WB_PORTS       ; 1      ; Signed Integer                           ;
; BUF_WIDTH      ; 3      ; Signed Integer                           ;
; ROW_WIDTH      ; 13     ; Signed Integer                           ;
; COL_WIDTH      ; 9      ; Signed Integer                           ;
; BA_WIDTH       ; 2      ; Signed Integer                           ;
; tCAC           ; 3      ; Signed Integer                           ;
; tRAC           ; 5      ; Signed Integer                           ;
; tRP            ; 2      ; Signed Integer                           ;
; tRC            ; 9      ; Signed Integer                           ;
; tMRD           ; 2      ; Signed Integer                           ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 80    ; Signed Integer                                                  ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                  ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                  ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                  ;
; COL_WIDTH      ; 9     ; Signed Integer                                                  ;
; BA_WIDTH       ; 2     ; Signed Integer                                                  ;
; tCAC           ; 3     ; Signed Integer                                                  ;
; tRAC           ; 5     ; Signed Integer                                                  ;
; tRP            ; 2     ; Signed Integer                                                  ;
; tRC            ; 9     ; Signed Integer                                                  ;
; tMRD           ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter ;
+----------------+--------+----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                     ;
+----------------+--------+----------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                   ;
; WB_PORTS       ; 1      ; Signed Integer                                           ;
; BUF_WIDTH      ; 3      ; Signed Integer                                           ;
+----------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                              ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                            ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                 ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                       ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                       ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                       ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                       ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_gpi2        ; Untyped                                                                                                                              ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                              ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wishbone_arbiter:u_wishbone_arbiter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                                          ;
; WB_SWIDTH      ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 69                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 69                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 39473                                                                                                                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 57581                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                      ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 233                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 32           ; Untyped                   ;
; LPM_WIDTHB                                     ; 32           ; Untyped                   ;
; LPM_WIDTHP                                     ; 64           ; Untyped                   ;
; LPM_WIDTHR                                     ; 64           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                     ;
; Entity Instance                           ; arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 21                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 21                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                       ;
;     -- LPM_WIDTHB                     ; 32                                       ;
;     -- LPM_WIDTHP                     ; 64                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wishbone_arbiter:u_wishbone_arbiter"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_s0_wb_adr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s0_wb_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s0_wb_we  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s0_wb_dat ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s0_wb_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s0_wb_cyc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s0_wb_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s0_wb_ack ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_s0_wb_err ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_s2_wb_err ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s4_wb_adr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s4_wb_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s4_wb_we  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s4_wb_dat ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s4_wb_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s4_wb_cyc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s4_wb_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s4_wb_ack ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_s4_wb_err ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s8_wb_adr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s8_wb_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s8_wb_we  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s8_wb_dat ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s8_wb_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s8_wb_cyc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s8_wb_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s8_wb_ack ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_s8_wb_err ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s9_wb_adr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s9_wb_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s9_wb_we  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s9_wb_dat ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_s9_wb_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s9_wb_cyc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_s9_wb_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_s9_wb_ack ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_s9_wb_err ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram" ;
+------+--------+----------+---------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------+
; do_b ; Output ; Info     ; Explicitly unconnected                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:u_sdram"                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wb_cti_i ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; wb_bte_i ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_controller:u_interrupt_controller" ;
+--------------+-------+----------+---------------------------------------+
; Port         ; Type  ; Severity ; Details                               ;
+--------------+-------+----------+---------------------------------------+
; i_uart1_int  ; Input ; Info     ; Stuck at GND                          ;
; i_ethmac_int ; Input ; Info     ; Stuck at GND                          ;
+--------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_module:u_test_module"                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mem_ctrl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_led       ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_phy_rst_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "uart:u_uart0"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; i_uart_cts_n ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram"                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avalon_to_wb_bridge:A2WB_data"                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_av_burstcount_i[7..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wbm_rty_i               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wbm_cti_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wbm_bte_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avalon_to_wb_bridge:A2WB_instr"                                                                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_av_byteenable_i       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_av_byteenable_i[3..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; s_av_burstcount_i[7..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_av_write_i            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; s_av_writedata_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wbm_rty_i               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wbm_cti_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wbm_bte_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "arm4u_cpu:ARM4U|cache:c" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; coe_cpu_flush ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "arm4u_cpu:ARM4U"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; inr_irq[29..0] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_clocks_resets:u_clk_r|my_pll:my_pll_inst"                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c3     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "my_clocks_resets:u_clk_r"   ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; i_memory_initialized ; Input ; Info     ; Stuck at VCC ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 69                  ; 69               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:56     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:02     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                    ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Name                                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                 ; Details ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[0]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[0]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[10]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[10]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[11]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[11]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[12]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[12]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[13]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[13]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[14]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[14]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[15]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[15]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[16]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[16]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[17]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[17]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[18]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[18]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[19]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[19]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[1]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[1]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[20]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[20]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[21]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[21]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[22]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[22]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[23]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[23]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[24]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[24]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[25]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[25]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[26]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[26]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[27]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[27]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[28]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[28]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[29]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[29]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[2]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[2]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[30]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[30]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[31]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[31]                                                                        ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[3]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[3]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[4]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[4]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[5]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[5]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[6]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[6]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[7]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[7]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[8]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[8]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[9]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_data|wbm_adr_o[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|execute:e|mem_exe_data[9]                                                                         ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[8]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[8]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[9]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[9]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[10]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[10]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[11]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[11]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[12]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[12]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[13]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[13]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[14]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[14]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[15]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[15]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[16]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[16]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[17]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[17]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[18]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[18]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[19]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[19]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[20]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[20]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[21]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[21]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[22]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[22]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[23]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[23]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[24]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[24]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[25]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[25]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[26]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[26]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[27]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[27]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[28]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[28]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[29]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[29]                                                                             ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[3]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[3]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[4]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[4]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[5]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[5]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[6]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[6]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[7]                                                                              ; N/A     ;
; avalon_to_wb_bridge:A2WB_instr|wbm_adr_o[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; arm4u_cpu:ARM4U|cache:c|r_address[7]                                                                              ; N/A     ;
; i_uart0_tx                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i_uart0_tx                                                                                                        ; N/A     ;
; i_uart0_tx                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i_uart0_tx                                                                                                        ; N/A     ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|c0     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|locked ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|locked           ; N/A     ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|locked ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|locked           ; N/A     ;
; my_clocks_resets:u_clk_r|o_sdr_rst                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|o_sdr_rst~_wirecell                                                                      ; N/A     ;
; my_clocks_resets:u_clk_r|o_sdr_rst                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|o_sdr_rst~_wirecell                                                                      ; N/A     ;
; my_clocks_resets:u_clk_r|o_sys_rst                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|o_sys_rst~_wirecell                                                                      ; N/A     ;
; my_clocks_resets:u_clk_r|o_sys_rst                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_clocks_resets:u_clk_r|o_sys_rst~_wirecell                                                                      ; N/A     ;
; o_uart0_rx                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart:u_uart0|txd~_wirecell                                                                                        ; N/A     ;
; o_uart0_rx                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart:u_uart0|txd~_wirecell                                                                                        ; N/A     ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 06 22:40:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc/wb-bridge/avalon_to_wb_bridge.v
    Info (12023): Found entity 1: avalon_to_wb_bridge
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/writeback.vhd
    Info (12022): Found design unit 1: writeback-rtl
    Info (12023): Found entity 1: writeback
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/register_file.vhd
    Info (12022): Found design unit 1: register_file-synth
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/memory.vhd
    Info (12022): Found design unit 1: memory-rtl
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/forwarding.vhd
    Info (12022): Found design unit 1: forwarding-rtl
    Info (12023): Found entity 1: forwarding
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/fetch.vhd
    Info (12022): Found design unit 1: fetch-rtl
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/execute.vhd
    Info (12022): Found design unit 1: execute-rtl
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/decode.vhd
    Info (12022): Found design unit 1: decode-rtl
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/cpu.vhd
    Info (12022): Found design unit 1: arm4u_cpu-bench
    Info (12023): Found entity 1: arm4u_cpu
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/cache.vhd
    Info (12022): Found design unit 1: cache-synth
    Info (12023): Found entity 1: cache
Info (12021): Found 3 design units, including 1 entities, in source file soc/arm4u/barrelshift.vhd
    Info (12022): Found design unit 1: barrelshift-rtl
    Info (12022): Found design unit 2: barrelshift-optimized
    Info (12023): Found entity 1: barrelshift
Info (12021): Found 2 design units, including 0 entities, in source file soc/arm4u/arm_types.vhd
    Info (12022): Found design unit 1: arm_types
    Info (12022): Found design unit 2: arm_types-body
Info (12021): Found 2 design units, including 1 entities, in source file soc/arm4u/alu.vhd
    Info (12022): Found design unit 1: alu-rtl
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file soc/arm4u-msystem.v
    Info (12023): Found entity 1: arm4usoc
Info (12021): Found 1 design units, including 1 entities, in source file vlog/gpio/gpio_top.v
    Info (12023): Found entity 1: gpio_top
Info (12021): Found 0 design units, including 0 entities, in source file vlog/gpio/gpio_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/tiny_spi/rtl/verilog/tiny_spi.v
    Info (12023): Found entity 1: tiny_spi
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/wb_port.v
    Info (12023): Found entity 1: wb_port
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/bufram.v
    Info (12023): Found entity 1: bufram
Info (12021): Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/wishbone_arbiter.v
    Info (12023): Found entity 1: wishbone_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_cache.v
    Info (12023): Found entity 1: a23_cache
Info (12021): Found 0 design units, including 0 entities, in source file vlog/system/memory_configuration.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/lib/generic_sram_line_en.v
    Info (12023): Found entity 1: generic_sram_line_en
Info (12021): Found 1 design units, including 1 entities, in source file vlog/lib/generic_sram_byte_en.v
    Info (12023): Found entity 1: generic_sram_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file vlog/lib/generic_iobuf.v
    Info (12023): Found entity 1: generic_iobuf
Info (12021): Found 0 design units, including 0 entities, in source file vlog/tb/global_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/tb/dumpvcd.v
    Info (12023): Found entity 1: dumpvcd
Info (12021): Found 0 design units, including 0 entities, in source file vlog/tb/debug_functions.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/uart.v
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/timer_module.v
    Info (12023): Found entity 1: timer_module
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/test_module.v
    Info (12023): Found entity 1: test_module
Info (12021): Found 0 design units, including 0 entities, in source file vlog/system/system_functions.v
Info (12021): Found 0 design units, including 0 entities, in source file vlog/system/system_config_defines.v
Info (12021): Found 0 design units, including 0 entities, in source file vlog/system/register_addresses.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/ethmac_wb.v
    Info (12023): Found entity 1: ethmac_wb
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/ddr3_afifo.v
    Info (12023): Found entity 1: ddr3_afifo
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/boot_mem128.v
    Info (12023): Found entity 1: boot_mem128
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/boot_mem32.v
    Info (12023): Found entity 1: boot_mem32
Info (12021): Found 1 design units, including 1 entities, in source file vlog/system/afifo.v
    Info (12023): Found entity 1: afifo
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_wishbone.v
    Info (12023): Found entity 1: a23_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_register_bank.v
    Info (12023): Found entity 1: a23_register_bank
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_multiply.v
    Info (12023): Found entity 1: a23_multiply
Info (12021): Found 0 design units, including 0 entities, in source file vlog/amber23/a23_localparams.v
Info (12021): Found 0 design units, including 0 entities, in source file vlog/amber23/a23_functions.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_fetch.v
    Info (12023): Found entity 1: a23_fetch
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_execute.v
    Info (12023): Found entity 1: a23_execute
Info (10281): Verilog HDL Declaration information at a23_localparams.v(49): object "BRANCH" differs only in case from object "branch" in the same scope
Info (10499): HDL info at a23_decode.v(234): see declaration for object "branch"
Info (10281): Verilog HDL Declaration information at a23_localparams.v(107): object "IRQ" differs only in case from object "irq" in the same scope
Info (10499): HDL info at a23_decode.v(323): see declaration for object "irq"
Info (10281): Verilog HDL Declaration information at a23_localparams.v(108): object "FIRQ" differs only in case from object "firq" in the same scope
Info (10499): HDL info at a23_decode.v(324): see declaration for object "firq"
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_decode.v
    Info (12023): Found entity 1: a23_decode
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_core.v
    Info (12023): Found entity 1: a23_core
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_coprocessor.v
    Info (12023): Found entity 1: a23_coprocessor
Info (12021): Found 0 design units, including 0 entities, in source file vlog/amber23/a23_config_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_barrel_shift.v
    Info (12023): Found entity 1: a23_barrel_shift
Info (12021): Found 1 design units, including 1 entities, in source file vlog/amber23/a23_alu.v
    Info (12023): Found entity 1: a23_alu
Info (12021): Found 1 design units, including 1 entities, in source file my_clocks_resets.v
    Info (12023): Found entity 1: my_clocks_resets
Info (12021): Found 1 design units, including 1 entities, in source file sram/my_sram_2048_32_byte_en.v
    Info (12023): Found entity 1: my_sram_2048_32_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file sram/my_sram_256_128_byte_en.v
    Info (12023): Found entity 1: my_sram_256_128_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file sram/my_sram_256_21_line_en.v
    Info (12023): Found entity 1: my_sram_256_21_line_en
Info (12021): Found 1 design units, including 1 entities, in source file sram/sram_256_128_byte_en.v
    Info (12023): Found entity 1: sram_256_128_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file sram/sram_256_21_line_en.v
    Info (12023): Found entity 1: sram_256_21_line_en
Info (12021): Found 1 design units, including 1 entities, in source file sram/sram_2048_32_byte_en.v
    Info (12023): Found entity 1: sram_2048_32_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file my_pll.v
    Info (12023): Found entity 1: my_pll
Info (12021): Found 1 design units, including 1 entities, in source file vlog/simplegpio/simple_gpio.v
    Info (12023): Found entity 1: simple_gpio
Warning (10236): Verilog HDL Implicit Net warning at arm4u-msystem.v(536): created implicit net for "test_mem_ctrl"
Warning (10236): Verilog HDL Implicit Net warning at arm4u-msystem.v(547): created implicit net for "phy_reset_n"
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "arm4usoc" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at register_addresses.v(49): object "AMBER_TEST_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(50): object "AMBER_TEST_FIRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(51): object "AMBER_TEST_IRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(52): object "AMBER_TEST_UART_CONTROL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(53): object "AMBER_TEST_UART_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(54): object "AMBER_TEST_UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(55): object "AMBER_TEST_SIM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(56): object "AMBER_TEST_MEM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(57): object "AMBER_TEST_CYCLES" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(58): object "AMBER_TEST_LED" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(59): object "AMBER_TEST_PHY_RST" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(61): object "AMBER_TEST_RANDOM_NUM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(62): object "AMBER_TEST_RANDOM_NUM00" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(63): object "AMBER_TEST_RANDOM_NUM01" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(64): object "AMBER_TEST_RANDOM_NUM02" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(65): object "AMBER_TEST_RANDOM_NUM03" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(66): object "AMBER_TEST_RANDOM_NUM04" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(67): object "AMBER_TEST_RANDOM_NUM05" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(68): object "AMBER_TEST_RANDOM_NUM06" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(69): object "AMBER_TEST_RANDOM_NUM07" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(70): object "AMBER_TEST_RANDOM_NUM08" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(71): object "AMBER_TEST_RANDOM_NUM09" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(72): object "AMBER_TEST_RANDOM_NUM10" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(73): object "AMBER_TEST_RANDOM_NUM11" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(74): object "AMBER_TEST_RANDOM_NUM12" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(75): object "AMBER_TEST_RANDOM_NUM13" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(76): object "AMBER_TEST_RANDOM_NUM14" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(77): object "AMBER_TEST_RANDOM_NUM15" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(81): object "AMBER_IC_IRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(82): object "AMBER_IC_IRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(83): object "AMBER_IC_IRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(84): object "AMBER_IC_IRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(85): object "AMBER_IC_INT_SOFTSET_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(86): object "AMBER_IC_INT_SOFTCLEAR_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(87): object "AMBER_IC_FIRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(88): object "AMBER_IC_FIRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(89): object "AMBER_IC_FIRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(90): object "AMBER_IC_FIRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(91): object "AMBER_IC_IRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(92): object "AMBER_IC_IRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(93): object "AMBER_IC_IRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(94): object "AMBER_IC_IRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(95): object "AMBER_IC_INT_SOFTSET_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(96): object "AMBER_IC_INT_SOFTCLEAR_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(97): object "AMBER_IC_FIRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(98): object "AMBER_IC_FIRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(99): object "AMBER_IC_FIRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(100): object "AMBER_IC_FIRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(101): object "AMBER_IC_INT_SOFTSET_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(102): object "AMBER_IC_INT_SOFTCLEAR_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(103): object "AMBER_IC_INT_SOFTSET_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(104): object "AMBER_IC_INT_SOFTCLEAR_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(108): object "AMBER_TM_TIMER0_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(109): object "AMBER_TM_TIMER0_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(110): object "AMBER_TM_TIMER0_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(111): object "AMBER_TM_TIMER0_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(112): object "AMBER_TM_TIMER1_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(113): object "AMBER_TM_TIMER1_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(114): object "AMBER_TM_TIMER1_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(115): object "AMBER_TM_TIMER1_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(116): object "AMBER_TM_TIMER2_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(117): object "AMBER_TM_TIMER2_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(118): object "AMBER_TM_TIMER2_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(119): object "AMBER_TM_TIMER2_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(123): object "AMBER_UART_PID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(124): object "AMBER_UART_PID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(125): object "AMBER_UART_PID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(126): object "AMBER_UART_PID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(127): object "AMBER_UART_CID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(128): object "AMBER_UART_CID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(129): object "AMBER_UART_CID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(130): object "AMBER_UART_CID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(131): object "AMBER_UART_DR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(132): object "AMBER_UART_RSR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(133): object "AMBER_UART_LCRH" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(134): object "AMBER_UART_LCRM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(135): object "AMBER_UART_LCRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(136): object "AMBER_UART_CR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(137): object "AMBER_UART_FR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(138): object "AMBER_UART_IIR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(139): object "AMBER_UART_ICR" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(44): object "REGOP" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(45): object "MULT" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(46): object "SWAP" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(47): object "TRANS" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(48): object "MTRANS" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(49): object "BRANCH" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(50): object "CODTRANS" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(51): object "COREGOP" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(52): object "CORTRANS" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(53): object "SWI" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(57): object "AND" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(58): object "EOR" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(59): object "SUB" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(60): object "RSB" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(61): object "ADD" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(62): object "ADC" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(63): object "SBC" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(64): object "RSC" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(65): object "TST" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(66): object "TEQ" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(67): object "CMP" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(68): object "CMN" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(69): object "ORR" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(70): object "MOV" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(71): object "BIC" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(72): object "MVN" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(94): object "NV" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(99): object "LSL" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(100): object "LSR" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(101): object "ASR" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(102): object "RRX" declared but not used
Info (10035): Verilog HDL or VHDL information at a23_localparams.v(103): object "ROR" declared but not used
Info (10662): Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information
Info (10662): Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information
Info (10662): Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information
Info (10662): Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(363): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(365): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(366): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(396): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(398): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(432): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(434): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(517): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(519): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(520): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arm4u-msystem.v(613): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "i_uart0_rts" at arm4u-msystem.v(82) has no fan-out
Info (12128): Elaborating entity "my_clocks_resets" for hierarchy "my_clocks_resets:u_clk_r"
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(26): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(27): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(28): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(60): truncated unsized constant literal with size 32 to size 18 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(66): truncated unsized constant literal with size 32 to size 18 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at my_clocks_resets.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at my_clocks_resets.v(79): loss of carry in addition or borrow in subtraction
Info (12128): Elaborating entity "my_pll" for hierarchy "my_clocks_resets:u_clk_r|my_pll:my_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated"
Info (12128): Elaborating entity "arm4u_cpu" for hierarchy "arm4u_cpu:ARM4U"
Info (12129): Elaborating entity "cache" using architecture "A:synth" for hierarchy "arm4u_cpu:ARM4U|cache:c"
Info (10035): Verilog HDL or VHDL information at math_real.vhd(2827): object "ZERO" declared but not used
Info (10035): Verilog HDL or VHDL information at math_real.vhd(2828): object "ONE" declared but not used
Info (10035): Verilog HDL or VHDL information at cache.vhd(85): object "s_data_wren" declared but not used
Info (10035): Verilog HDL or VHDL information at cache.vhd(95): object "nextstate" declared but not used
Warning (10445): VHDL Subtype or Type Declaration warning at cache.vhd(139): subtype or type has null range
Warning (10443): VHDL warning at cache.vhd(139): ignored choice with illegal range bounds
Warning (10862): input port "coe_cpu_address[1..0]" at cache.vhd(50) has no fan-out
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram"
Info (12130): Elaborated megafunction instantiation "arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram"
Info (12133): Instantiated megafunction "arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfr1.tdf
    Info (12023): Found entity 1: altsyncram_bfr1
Info (12128): Elaborating entity "altsyncram_bfr1" for hierarchy "arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram"
Info (12130): Elaborated megafunction instantiation "arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram"
Info (12133): Instantiated megafunction "arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9r1.tdf
    Info (12023): Found entity 1: altsyncram_r9r1
Info (12128): Elaborating entity "altsyncram_r9r1" for hierarchy "arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated"
Info (12129): Elaborating entity "fetch" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|fetch:f"
Info (12129): Elaborating entity "decode" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|decode:d"
Info (10035): Verilog HDL or VHDL information at decode.vhd(265): object "i" declared but not used
Warning (10862): input port "low_flags[2]" at decode.vhd(38) has no fan-out
Info (12129): Elaborating entity "execute" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|execute:e"
Info (12129): Elaborating entity "forwarding" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|execute:e|forwarding:fwa"
Info (12129): Elaborating entity "barrelshift" using architecture "A:optimized" for hierarchy "arm4u_cpu:ARM4U|execute:e|barrelshift:bs"
Warning (10862): input port "op_c_data[31..8]" at barrelshift.vhd(38) has no fan-out
Info (12129): Elaborating entity "alu" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|execute:e|alu:alu"
Info (12129): Elaborating entity "memory" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|memory:m"
Info (12129): Elaborating entity "writeback" using architecture "A:rtl" for hierarchy "arm4u_cpu:ARM4U|writeback:w"
Info (12129): Elaborating entity "register_file" using architecture "A:synth" for hierarchy "arm4u_cpu:ARM4U|register_file:rf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1"
Info (12130): Elaborated megafunction instantiation "arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1"
Info (12133): Instantiated megafunction "arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sg1.tdf
    Info (12023): Found entity 1: altsyncram_5sg1
Info (12128): Elaborating entity "altsyncram_5sg1" for hierarchy "arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated"
Info (12128): Elaborating entity "avalon_to_wb_bridge" for hierarchy "avalon_to_wb_bridge:A2WB_instr"
Info (10662): Verilog HDL Assignment information at avalon_to_wb_bridge.v(61): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at avalon_to_wb_bridge.v(63): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at avalon_to_wb_bridge.v(65): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "s_av_burstcount_i" at avalon_to_wb_bridge.v(37) has no fan-out
Warning (10862): input port "wbm_rty_i" at avalon_to_wb_bridge.v(55) has no fan-out
Info (12128): Elaborating entity "boot_mem32" for hierarchy "boot_mem32:u_boot_mem"
Info (10662): Verilog HDL Assignment information at boot_mem32.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "i_wb_adr[31..14]" at boot_mem32.v(52) has no fan-out
Warning (10862): input port "i_wb_adr[1..0]" at boot_mem32.v(52) has no fan-out
Warning (10862): input port "i_wb_cyc" at boot_mem32.v(57) has no fan-out
Info (12128): Elaborating entity "my_sram_2048_32_byte_en" for hierarchy "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem"
Info (10035): Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(14): object "DATA_WIDTH" declared but not used
Info (10035): Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(15): object "ADDRESS_WIDTH" declared but not used
Info (12128): Elaborating entity "sram_2048_32_byte_en" for hierarchy "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sw/hello-world-my/hello-world.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6el1.tdf
    Info (12023): Found entity 1: altsyncram_6el1
Info (12128): Elaborating entity "altsyncram_6el1" for hierarchy "boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated"
Info (12128): Elaborating entity "uart" for hierarchy "uart:u_uart0"
Info (10035): Verilog HDL or VHDL information at register_addresses.v(49): object "AMBER_TEST_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(50): object "AMBER_TEST_FIRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(51): object "AMBER_TEST_IRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(52): object "AMBER_TEST_UART_CONTROL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(53): object "AMBER_TEST_UART_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(54): object "AMBER_TEST_UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(55): object "AMBER_TEST_SIM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(56): object "AMBER_TEST_MEM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(57): object "AMBER_TEST_CYCLES" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(58): object "AMBER_TEST_LED" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(59): object "AMBER_TEST_PHY_RST" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(61): object "AMBER_TEST_RANDOM_NUM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(62): object "AMBER_TEST_RANDOM_NUM00" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(63): object "AMBER_TEST_RANDOM_NUM01" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(64): object "AMBER_TEST_RANDOM_NUM02" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(65): object "AMBER_TEST_RANDOM_NUM03" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(66): object "AMBER_TEST_RANDOM_NUM04" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(67): object "AMBER_TEST_RANDOM_NUM05" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(68): object "AMBER_TEST_RANDOM_NUM06" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(69): object "AMBER_TEST_RANDOM_NUM07" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(70): object "AMBER_TEST_RANDOM_NUM08" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(71): object "AMBER_TEST_RANDOM_NUM09" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(72): object "AMBER_TEST_RANDOM_NUM10" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(73): object "AMBER_TEST_RANDOM_NUM11" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(74): object "AMBER_TEST_RANDOM_NUM12" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(75): object "AMBER_TEST_RANDOM_NUM13" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(76): object "AMBER_TEST_RANDOM_NUM14" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(77): object "AMBER_TEST_RANDOM_NUM15" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(81): object "AMBER_IC_IRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(82): object "AMBER_IC_IRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(83): object "AMBER_IC_IRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(84): object "AMBER_IC_IRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(85): object "AMBER_IC_INT_SOFTSET_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(86): object "AMBER_IC_INT_SOFTCLEAR_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(87): object "AMBER_IC_FIRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(88): object "AMBER_IC_FIRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(89): object "AMBER_IC_FIRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(90): object "AMBER_IC_FIRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(91): object "AMBER_IC_IRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(92): object "AMBER_IC_IRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(93): object "AMBER_IC_IRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(94): object "AMBER_IC_IRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(95): object "AMBER_IC_INT_SOFTSET_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(96): object "AMBER_IC_INT_SOFTCLEAR_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(97): object "AMBER_IC_FIRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(98): object "AMBER_IC_FIRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(99): object "AMBER_IC_FIRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(100): object "AMBER_IC_FIRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(101): object "AMBER_IC_INT_SOFTSET_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(102): object "AMBER_IC_INT_SOFTCLEAR_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(103): object "AMBER_IC_INT_SOFTSET_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(104): object "AMBER_IC_INT_SOFTCLEAR_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(108): object "AMBER_TM_TIMER0_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(109): object "AMBER_TM_TIMER0_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(110): object "AMBER_TM_TIMER0_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(111): object "AMBER_TM_TIMER0_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(112): object "AMBER_TM_TIMER1_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(113): object "AMBER_TM_TIMER1_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(114): object "AMBER_TM_TIMER1_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(115): object "AMBER_TM_TIMER1_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(116): object "AMBER_TM_TIMER2_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(117): object "AMBER_TM_TIMER2_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(118): object "AMBER_TM_TIMER2_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(119): object "AMBER_TM_TIMER2_CLR" declared but not used
Warning (10230): Verilog HDL assignment warning at uart.v(156): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (10)
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(159): loss of carry in addition or borrow in subtraction
Warning (10230): Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (10)
Info (10035): Verilog HDL or VHDL information at uart.v(223): object "i" declared but not used
Info (10662): Verilog HDL Assignment information at uart.v(164): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(165): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(166): truncated unsized constant literal with size 32 to size 24 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(177): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(178): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(179): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(180): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(186): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(191): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(192): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(197): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(198): truncated unsized constant literal with size 32 to size 10 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(200): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(203): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(204): truncated unsized constant literal with size 32 to size 10 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(205): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(210): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(211): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(212): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(213): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(214): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(220): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(277): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(282): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(286): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(288): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at uart.v(294): truncated unsized constant literal with size 32 to size 24 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(296): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at uart.v(302): truncated unsized constant literal with size 32 to size 24 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(387): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(393): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(397): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(401): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at uart.v(408): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(409): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(410): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at uart.v(440): truncated unsized constant literal with size 32 to size 10 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(445): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at uart.v(569): truncated unsized constant literal with size 32 to size 10 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at uart.v(571): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at uart.v(598): truncated unsized constant literal with size 32 to size 8 with no loss of information
Warning (10862): input port "i_wb_adr[31..16]" at uart.v(72) has no fan-out
Warning (10862): input port "i_wb_sel" at uart.v(73) has no fan-out
Warning (10862): input port "i_wb_dat[31..8]" at uart.v(76) has no fan-out
Warning (10862): input port "i_wb_cyc" at uart.v(77) has no fan-out
Info (12128): Elaborating entity "test_module" for hierarchy "test_module:u_test_module"
Info (10035): Verilog HDL or VHDL information at register_addresses.v(52): object "AMBER_TEST_UART_CONTROL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(53): object "AMBER_TEST_UART_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(54): object "AMBER_TEST_UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(81): object "AMBER_IC_IRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(82): object "AMBER_IC_IRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(83): object "AMBER_IC_IRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(84): object "AMBER_IC_IRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(85): object "AMBER_IC_INT_SOFTSET_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(86): object "AMBER_IC_INT_SOFTCLEAR_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(87): object "AMBER_IC_FIRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(88): object "AMBER_IC_FIRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(89): object "AMBER_IC_FIRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(90): object "AMBER_IC_FIRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(91): object "AMBER_IC_IRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(92): object "AMBER_IC_IRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(93): object "AMBER_IC_IRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(94): object "AMBER_IC_IRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(95): object "AMBER_IC_INT_SOFTSET_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(96): object "AMBER_IC_INT_SOFTCLEAR_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(97): object "AMBER_IC_FIRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(98): object "AMBER_IC_FIRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(99): object "AMBER_IC_FIRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(100): object "AMBER_IC_FIRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(101): object "AMBER_IC_INT_SOFTSET_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(102): object "AMBER_IC_INT_SOFTCLEAR_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(103): object "AMBER_IC_INT_SOFTSET_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(104): object "AMBER_IC_INT_SOFTCLEAR_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(108): object "AMBER_TM_TIMER0_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(109): object "AMBER_TM_TIMER0_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(110): object "AMBER_TM_TIMER0_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(111): object "AMBER_TM_TIMER0_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(112): object "AMBER_TM_TIMER1_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(113): object "AMBER_TM_TIMER1_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(114): object "AMBER_TM_TIMER1_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(115): object "AMBER_TM_TIMER1_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(116): object "AMBER_TM_TIMER2_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(117): object "AMBER_TM_TIMER2_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(118): object "AMBER_TM_TIMER2_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(119): object "AMBER_TM_TIMER2_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(123): object "AMBER_UART_PID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(124): object "AMBER_UART_PID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(125): object "AMBER_UART_PID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(126): object "AMBER_UART_PID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(127): object "AMBER_UART_CID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(128): object "AMBER_UART_CID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(129): object "AMBER_UART_CID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(130): object "AMBER_UART_CID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(131): object "AMBER_UART_DR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(132): object "AMBER_UART_RSR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(133): object "AMBER_UART_LCRH" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(134): object "AMBER_UART_LCRM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(135): object "AMBER_UART_LCRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(136): object "AMBER_UART_CR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(137): object "AMBER_UART_FR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(138): object "AMBER_UART_IIR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(139): object "AMBER_UART_ICR" declared but not used
Warning (10036): Verilog HDL or VHDL warning at test_module.v(84): object "test_status_set" assigned a value but never read
Info (10662): Verilog HDL Assignment information at test_module.v(70): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(71): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(81): truncated unsized constant literal with size 32 to size 3 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(82): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(93): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at test_module.v(94): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10272): Verilog HDL Case Statement warning at test_module.v(143): case item expression covers a value already covered by a previous case item
Warning (10040): Verilog HDL or VHDL arithmetic warning at test_module.v(213): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at test_module.v(225): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at test_module.v(272): loss of carry in addition or borrow in subtraction
Info (10872): Using initial value '0' for net "sim_ctrl_reg" at test_module.v(81)
Warning (10862): input port "i_wb_adr[31..16]" at test_module.v(53) has no fan-out
Warning (10862): input port "i_wb_sel" at test_module.v(54) has no fan-out
Warning (10862): input port "i_wb_cyc" at test_module.v(58) has no fan-out
Info (12128): Elaborating entity "timer_module" for hierarchy "timer_module:u_timer_module"
Info (10035): Verilog HDL or VHDL information at register_addresses.v(49): object "AMBER_TEST_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(50): object "AMBER_TEST_FIRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(51): object "AMBER_TEST_IRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(52): object "AMBER_TEST_UART_CONTROL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(53): object "AMBER_TEST_UART_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(54): object "AMBER_TEST_UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(55): object "AMBER_TEST_SIM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(56): object "AMBER_TEST_MEM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(57): object "AMBER_TEST_CYCLES" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(58): object "AMBER_TEST_LED" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(59): object "AMBER_TEST_PHY_RST" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(61): object "AMBER_TEST_RANDOM_NUM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(62): object "AMBER_TEST_RANDOM_NUM00" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(63): object "AMBER_TEST_RANDOM_NUM01" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(64): object "AMBER_TEST_RANDOM_NUM02" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(65): object "AMBER_TEST_RANDOM_NUM03" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(66): object "AMBER_TEST_RANDOM_NUM04" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(67): object "AMBER_TEST_RANDOM_NUM05" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(68): object "AMBER_TEST_RANDOM_NUM06" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(69): object "AMBER_TEST_RANDOM_NUM07" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(70): object "AMBER_TEST_RANDOM_NUM08" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(71): object "AMBER_TEST_RANDOM_NUM09" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(72): object "AMBER_TEST_RANDOM_NUM10" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(73): object "AMBER_TEST_RANDOM_NUM11" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(74): object "AMBER_TEST_RANDOM_NUM12" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(75): object "AMBER_TEST_RANDOM_NUM13" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(76): object "AMBER_TEST_RANDOM_NUM14" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(77): object "AMBER_TEST_RANDOM_NUM15" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(81): object "AMBER_IC_IRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(82): object "AMBER_IC_IRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(83): object "AMBER_IC_IRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(84): object "AMBER_IC_IRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(85): object "AMBER_IC_INT_SOFTSET_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(86): object "AMBER_IC_INT_SOFTCLEAR_0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(87): object "AMBER_IC_FIRQ0_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(88): object "AMBER_IC_FIRQ0_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(89): object "AMBER_IC_FIRQ0_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(90): object "AMBER_IC_FIRQ0_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(91): object "AMBER_IC_IRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(92): object "AMBER_IC_IRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(93): object "AMBER_IC_IRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(94): object "AMBER_IC_IRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(95): object "AMBER_IC_INT_SOFTSET_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(96): object "AMBER_IC_INT_SOFTCLEAR_1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(97): object "AMBER_IC_FIRQ1_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(98): object "AMBER_IC_FIRQ1_RAWSTAT" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(99): object "AMBER_IC_FIRQ1_ENABLESET" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(100): object "AMBER_IC_FIRQ1_ENABLECLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(101): object "AMBER_IC_INT_SOFTSET_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(102): object "AMBER_IC_INT_SOFTCLEAR_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(103): object "AMBER_IC_INT_SOFTSET_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(104): object "AMBER_IC_INT_SOFTCLEAR_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(123): object "AMBER_UART_PID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(124): object "AMBER_UART_PID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(125): object "AMBER_UART_PID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(126): object "AMBER_UART_PID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(127): object "AMBER_UART_CID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(128): object "AMBER_UART_CID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(129): object "AMBER_UART_CID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(130): object "AMBER_UART_CID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(131): object "AMBER_UART_DR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(132): object "AMBER_UART_RSR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(133): object "AMBER_UART_LCRH" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(134): object "AMBER_UART_LCRM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(135): object "AMBER_UART_LCRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(136): object "AMBER_UART_CR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(137): object "AMBER_UART_FR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(138): object "AMBER_UART_IIR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(139): object "AMBER_UART_ICR" declared but not used
Warning (10036): Verilog HDL or VHDL warning at timer_module.v(85): object "wb_wdata32" assigned a value but never read
Info (10662): Verilog HDL Assignment information at timer_module.v(67): truncated unsized constant literal with size 32 to size 16 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(68): truncated unsized constant literal with size 32 to size 16 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(69): truncated unsized constant literal with size 32 to size 16 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(73): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(74): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(75): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(78): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at timer_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(161): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(162): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(163): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(195): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(196): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(197): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(230): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(231): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at timer_module.v(232): loss of carry in addition or borrow in subtraction
Warning (10862): input port "i_wb_adr[31..16]" at timer_module.v(49) has no fan-out
Warning (10862): input port "i_wb_sel" at timer_module.v(50) has no fan-out
Warning (10862): input port "i_wb_dat[31..16]" at timer_module.v(53) has no fan-out
Warning (10862): input port "i_wb_cyc" at timer_module.v(54) has no fan-out
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "interrupt_controller:u_interrupt_controller"
Info (10035): Verilog HDL or VHDL information at register_addresses.v(49): object "AMBER_TEST_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(50): object "AMBER_TEST_FIRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(51): object "AMBER_TEST_IRQ_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(52): object "AMBER_TEST_UART_CONTROL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(53): object "AMBER_TEST_UART_STATUS" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(54): object "AMBER_TEST_UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(55): object "AMBER_TEST_SIM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(56): object "AMBER_TEST_MEM_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(57): object "AMBER_TEST_CYCLES" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(58): object "AMBER_TEST_LED" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(59): object "AMBER_TEST_PHY_RST" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(61): object "AMBER_TEST_RANDOM_NUM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(62): object "AMBER_TEST_RANDOM_NUM00" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(63): object "AMBER_TEST_RANDOM_NUM01" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(64): object "AMBER_TEST_RANDOM_NUM02" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(65): object "AMBER_TEST_RANDOM_NUM03" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(66): object "AMBER_TEST_RANDOM_NUM04" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(67): object "AMBER_TEST_RANDOM_NUM05" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(68): object "AMBER_TEST_RANDOM_NUM06" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(69): object "AMBER_TEST_RANDOM_NUM07" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(70): object "AMBER_TEST_RANDOM_NUM08" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(71): object "AMBER_TEST_RANDOM_NUM09" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(72): object "AMBER_TEST_RANDOM_NUM10" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(73): object "AMBER_TEST_RANDOM_NUM11" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(74): object "AMBER_TEST_RANDOM_NUM12" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(75): object "AMBER_TEST_RANDOM_NUM13" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(76): object "AMBER_TEST_RANDOM_NUM14" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(77): object "AMBER_TEST_RANDOM_NUM15" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(101): object "AMBER_IC_INT_SOFTSET_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(102): object "AMBER_IC_INT_SOFTCLEAR_2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(103): object "AMBER_IC_INT_SOFTSET_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(104): object "AMBER_IC_INT_SOFTCLEAR_3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(108): object "AMBER_TM_TIMER0_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(109): object "AMBER_TM_TIMER0_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(110): object "AMBER_TM_TIMER0_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(111): object "AMBER_TM_TIMER0_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(112): object "AMBER_TM_TIMER1_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(113): object "AMBER_TM_TIMER1_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(114): object "AMBER_TM_TIMER1_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(115): object "AMBER_TM_TIMER1_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(116): object "AMBER_TM_TIMER2_LOAD" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(117): object "AMBER_TM_TIMER2_VALUE" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(118): object "AMBER_TM_TIMER2_CTRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(119): object "AMBER_TM_TIMER2_CLR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(123): object "AMBER_UART_PID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(124): object "AMBER_UART_PID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(125): object "AMBER_UART_PID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(126): object "AMBER_UART_PID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(127): object "AMBER_UART_CID0" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(128): object "AMBER_UART_CID1" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(129): object "AMBER_UART_CID2" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(130): object "AMBER_UART_CID3" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(131): object "AMBER_UART_DR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(132): object "AMBER_UART_RSR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(133): object "AMBER_UART_LCRH" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(134): object "AMBER_UART_LCRM" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(135): object "AMBER_UART_LCRL" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(136): object "AMBER_UART_CR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(137): object "AMBER_UART_FR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(138): object "AMBER_UART_IIR" declared but not used
Info (10035): Verilog HDL or VHDL information at register_addresses.v(139): object "AMBER_UART_ICR" declared but not used
Warning (10036): Verilog HDL or VHDL warning at interrupt_controller.v(99): object "wb_wdata32" assigned a value but never read
Info (10662): Verilog HDL Assignment information at interrupt_controller.v(80): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at interrupt_controller.v(81): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at interrupt_controller.v(98): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "i_wb_adr[31..16]" at interrupt_controller.v(49) has no fan-out
Warning (10862): input port "i_wb_sel" at interrupt_controller.v(50) has no fan-out
Warning (10862): input port "i_wb_cyc" at interrupt_controller.v(54) has no fan-out
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:u_sdram"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(76): object "INTERLEAVED" declared but not used
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(80): object "PROGRAMMED_BL" declared but not used
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(100): object "CMD_BST" declared but not used
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(102): object "CMD_READ_AP" declared but not used
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(104): object "CMD_WRITE_AP" declared but not used
Info (10035): Verilog HDL or VHDL information at sdram_ctrl.v(109): object "CMD_SELF" declared but not used
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(152): truncated unsized constant literal with size 32 to size 16 with no loss of information
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(156): truncated unsized constant literal with size 32 to size 13 with no loss of information
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(159): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(160): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(166): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(167): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(181): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(198): truncated unsized constant literal with size 32 to size 3 with no loss of information
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(200): truncated unsized constant literal with size 32 to size 2 with no loss of information
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at sdram_ctrl.v(270): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(319): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(338): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(343): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(349): loss of carry in addition or borrow in subtraction
Info (12128): Elaborating entity "arbiter" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter"
Info (10662): Verilog HDL Assignment information at arbiter.v(202): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at arbiter.v(172): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10230): Verilog HDL assignment warning at arbiter.v(193): truncated value with size 32 to match size of target (1)
Warning (10776): Verilog HDL warning at arbiter.v(188): variable ff1 in static task or function ff1 may have unintended latch behavior
Warning (10241): Verilog HDL Function Declaration warning at arbiter.v(188): function "ff1" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Info (10662): Verilog HDL Assignment information at arbiter.v(216): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10030): Net "ff1[0]" at arbiter.v(188) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"
Info (10035): Verilog HDL or VHDL information at wb_port.v(119): object "CLASSIC" declared but not used
Info (10035): Verilog HDL or VHDL information at wb_port.v(120): object "CONST_BURST" declared but not used
Info (10035): Verilog HDL or VHDL information at wb_port.v(122): object "END_BURST" declared but not used
Info (10035): Verilog HDL or VHDL information at wb_port.v(128): object "WRAP16_BURST" declared but not used
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(131): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(133): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(135): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(137): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(149): loss of carry in addition or borrow in subtraction
Info (10662): Verilog HDL Assignment information at wb_port.v(228): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(328): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at wb_port.v(330): loss of carry in addition or borrow in subtraction
Warning (10230): Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)
Warning (10862): input port "wb_adr_i[1..0]" at wb_port.v(34) has no fan-out
Warning (10862): input port "adr_i[31..5]" at wb_port.v(48) has no fan-out
Warning (10862): input port "adr_i[0]" at wb_port.v(48) has no fan-out
Warning (10862): input port "bufw_adr_i[1..0]" at wb_port.v(58) has no fan-out
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gpi2.tdf
    Info (12023): Found entity 1: altsyncram_gpi2
Info (12128): Elaborating entity "altsyncram_gpi2" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated"
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
Info (10662): Verilog HDL Assignment information at dual_clock_fifo.v(67): truncated unsized constant literal with size 32 to size 3 with no loss of information
Info (10662): Verilog HDL Assignment information at dual_clock_fifo.v(68): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at dual_clock_fifo.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at dual_clock_fifo.v(91): truncated unsized constant literal with size 32 to size 3 with no loss of information
Info (10662): Verilog HDL Assignment information at dual_clock_fifo.v(92): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10040): Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(94): loss of carry in addition or borrow in subtraction
Warning (10040): Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(95): loss of carry in addition or borrow in subtraction
Info (12128): Elaborating entity "wishbone_arbiter" for hierarchy "wishbone_arbiter:u_wishbone_arbiter"
Info (10662): Verilog HDL Assignment information at wishbone_arbiter.v(195): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at wishbone_arbiter.v(196): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at wishbone_arbiter.v(200): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "trigger_in" at sld_signaltap.vhd(118) has no fan-out
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d124.tdf
    Info (12023): Found entity 1: altsyncram_d124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "arm4u_cpu:ARM4U|execute:e|Mult0"
Info (12130): Elaborated megafunction instantiation "arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[10]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[11]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[12]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[13]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[14]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[15]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[5]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[6]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[7]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[8]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[9]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[0]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[4]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[3]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[2]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[1]" to the node "wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[1]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdr_cs_n" is stuck at GND
    Warning (13410): Pin "sdr_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated|ALTSYNCRAM"
Warning (15899): PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (128000): Starting physical synthesis optimizations for speed
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_uart0_rts"
Info (21057): Implemented 8201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 7858 logic cells
    Info (21064): Implemented 282 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Sun Mar 06 22:42:06 2016
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:17


