# testlist generated on 2025-01-22 16:04 GMT
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/andn-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - andn
  - andn
  - andn
  - andn
  - andn
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/clz-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - clz
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/cpop-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - cpop
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ctz-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - ctz
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/max-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - max
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/maxu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - maxu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/min-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - min
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/minu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - minu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orcb_32-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - orcb_32
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orn-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - orn
  - orn
  - orn
  - orn
  - orn
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rev8_32-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - rev8_32
  - rev8_32
  - rev8_32
  - rev8_32
  - rev8_32
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rol-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - rol
  - rol
  - rol
  - rol
  - rol
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ror-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - ror
  - ror
  - ror
  - ror
  - ror
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - rori
  - rori
  - rori
  - rori
  - rori
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.b-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - sext.b
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.h-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - sext.h
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/xnor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - xnor
  - xnor
  - xnor
  - xnor
  - xnor
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/zext.h_32-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IZbb
  coverage_labels:
  - zext.h_32
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - add
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - addi
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - and
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - andi
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - auipc
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/beq-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - beq
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bge-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bge
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bgeu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bgeu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/blt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - blt
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bltu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bne-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bne
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - fence
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jal
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jalr
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lb-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lbu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lbu-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lh-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lhu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lhu-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lui
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lw-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/misalign1-jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - misalign1-jalr
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - or
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - ori
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sb-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sh-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sll
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slli
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slt
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slti
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltiu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sra
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srai
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srl
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srli
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sub
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sw-align
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xor
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xori
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/div-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - div
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/divu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - divu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mul-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mul
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulh-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulh
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhsu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhsu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/rem-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - rem
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S
/home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
  commit_id: '-'
  work_dir: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/remu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - remu
  test_path: 
    /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S
