
*** Running vivado
    with args -log forw_back_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source forw_back_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source forw_back_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.cache/ip 
Command: synth_design -top forw_back_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'forw_back_wrapper' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/hdl/forw_back_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'forw_back' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:13]
INFO: [Synth 8-6157] synthesizing module 'forw_back_axi_smc_7' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_axi_smc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_axi_smc_7' (1#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_axi_smc_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'forw_back_forw_back_0_15' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_forw_back_0_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_forw_back_0_15' (2#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_forw_back_0_15_stub.v:6]
WARNING: [Synth 8-7023] instance 'forw_back_0' of module 'forw_back_forw_back_0_15' has 55 connections declared, but only 52 given [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:209]
INFO: [Synth 8-6157] synthesizing module 'forw_back_ps8_0_axi_periph_7' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:412]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10NNHV7' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:712]
INFO: [Synth 8-6157] synthesizing module 'forw_back_auto_ds_0' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_auto_ds_0' (3#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'forw_back_auto_pc_0' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_auto_pc_0' (4#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'forw_back_auto_pc_0' has 56 connections declared, but only 54 given [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:1055]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10NNHV7' (5#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:712]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_ps8_0_axi_periph_7' (6#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:412]
INFO: [Synth 8-6157] synthesizing module 'forw_back_rst_ps8_0_100M_7' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_rst_ps8_0_100M_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_rst_ps8_0_100M_7' (7#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_rst_ps8_0_100M_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'forw_back_rst_ps8_0_100M_7' has 10 connections declared, but only 6 given [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:323]
INFO: [Synth 8-6157] synthesizing module 'forw_back_zynq_ultra_ps_e_0_0' [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_zynq_ultra_ps_e_0_0' (8#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/.Xil/Vivado-3436-ZERO/realtime/forw_back_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'forw_back_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:330]
INFO: [Synth 8-6155] done synthesizing module 'forw_back' (9#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/synth/forw_back.v:13]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_wrapper' (10#1) [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/hdl/forw_back_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_10NNHV7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10NNHV7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port ACLK
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.680 ; gain = 36.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.234 ; gain = 42.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.234 ; gain = 42.117
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'forw_back_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'forw_back_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/forw_back_axi_smc_7/forw_back_axi_smc_7_in_context.xdc] for cell 'forw_back_i/axi_smc'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/forw_back_axi_smc_7/forw_back_axi_smc_7_in_context.xdc] for cell 'forw_back_i/axi_smc'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_0_in_context.xdc] for cell 'forw_back_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_0_in_context.xdc] for cell 'forw_back_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_ds_0/forw_back_auto_ds_0/forw_back_auto_ds_0_in_context.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_ds_0/forw_back_auto_ds_0/forw_back_auto_ds_0_in_context.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_pc_0/forw_back_auto_pc_0/forw_back_auto_pc_0_in_context.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_pc_0/forw_back_auto_pc_0/forw_back_auto_pc_0_in_context.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/forw_back_forw_back_0_15/forw_back_forw_back_0_15_in_context.xdc] for cell 'forw_back_i/forw_back_0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/forw_back_forw_back_0_15/forw_back_forw_back_0_15_in_context.xdc] for cell 'forw_back_i/forw_back_0'
Parsing XDC File [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1424.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.508 ; gain = 96.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.508 ; gain = 96.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for forw_back_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for forw_back_i/forw_back_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.508 ; gain = 96.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1424.508 ; gain = 96.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port ACLK
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port ARESETN
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design forw_back_ps8_0_axi_periph_7 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.508 ; gain = 96.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'forw_back_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'forw_back_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2021.973 ; gain = 693.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2022.047 ; gain = 693.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2032.406 ; gain = 704.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |forw_back_auto_ds_0           |         1|
|2     |forw_back_auto_pc_0           |         1|
|3     |forw_back_axi_smc_7           |         1|
|4     |forw_back_forw_back_0_15      |         1|
|5     |forw_back_rst_ps8_0_100M_7    |         1|
|6     |forw_back_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |forw_back_auto_ds_0           |     1|
|2     |forw_back_auto_pc_0           |     1|
|3     |forw_back_axi_smc_7           |     1|
|4     |forw_back_forw_back_0_15      |     1|
|5     |forw_back_rst_ps8_0_100M_7    |     1|
|6     |forw_back_zynq_ultra_ps_e_0_0 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  1568|
|2     |  forw_back_i        |forw_back                    |  1568|
|3     |    ps8_0_axi_periph |forw_back_ps8_0_axi_periph_7 |   519|
|4     |      s00_couplers   |s00_couplers_imp_10NNHV7     |   519|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2047.203 ; gain = 664.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.203 ; gain = 719.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2084.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2089.172 ; gain = 1680.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/synth_1/forw_back_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file forw_back_wrapper_utilization_synth.rpt -pb forw_back_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 16:30:48 2022...
