Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FullAdder.v" in library work
Compiling verilog file "Adder.v" in library work
Module <FullAdder> compiled
Compiling verilog file "Counter.v" in library work
Module <Adder> compiled
Compiling verilog file "seven_seg.v" in library work
Module <Counter> compiled
Compiling verilog file "Debouncer.v" in library work
Module <seven_seg> compiled
Compiling verilog file "count_2.v" in library work
Module <Debouncer> compiled
Compiling verilog file "top_module.v" in library work
Module <count_2> compiled
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.

Analyzing hierarchy for module <Debouncer> in library <work> with parameters.
	powerWait = "00000000000000000000000000001000"

Analyzing hierarchy for module <count_2> in library <work>.

Analyzing hierarchy for module <seven_seg> in library <work>.

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
Module <top_module> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
	powerWait = 32'sb00000000000000000000000000001000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Counter> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <Counter> is correct for synthesis.
 
Analyzing module <Adder> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <Adder> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <count_2> in library <work>.
Module <count_2> is correct for synthesis.
 
Analyzing module <seven_seg> in library <work>.
Module <seven_seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <count_2>.
    Related source file is "count_2.v".
    Found 2-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <count_2> synthesized.


Synthesizing Unit <seven_seg>.
    Related source file is "seven_seg.v".
    Found 4x7-bit ROM for signal <segments>.
    Summary:
	inferred   1 ROM(s).
Unit <seven_seg> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
    Found 1-bit xor2 for signal <y>.
    Found 1-bit xor2 for signal <t0>.
Unit <FullAdder> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "Adder.v".
Unit <Adder> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 8-bit register for signal <count>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Counter> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "Debouncer.v".
WARNING:Xst:646 - Signal <count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <passValue>.
    Found 1-bit register for signal <previousIn>.
    Found 1-bit register for signal <reset>.
    Found 1-bit xor2 for signal <reset$xor0000> created at line 41.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "top_module.v".
WARNING:Xst:647 - Input <btn<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Led>.
    Found 7-bit register for signal <seg>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x7-bit ROM                                           : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 2
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x7-bit ROM                                           : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_5> (without init value) has a constant value of 1 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <top_module> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_3> <seg_6> 

Optimizing unit <top_module> ...

Optimizing unit <Counter> ...

Optimizing unit <Debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 1.
FlipFlop seg_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 20
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 4
#      LUT4                        : 5
#      LUT4_D                      : 1
#      VCC                         : 1
# FlipFlops/Latches                : 29
#      FD                          : 10
#      FDC                         : 9
#      FDE                         : 3
#      FDR                         : 6
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 9
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       11  out of    960     1%  
 Number of Slice Flip Flops:             15  out of   1920     0%  
 Number of 4 input LUTs:                 18  out of   1920     0%  
 Number of IOs:                          34
 Number of bonded IOBs:                  30  out of     83    36%  
    IOB Flip Flops:                      14
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 27    |
boton/out                          | NONE(count_freq/q_1)   | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------------+-------+
Control Signal                     | Buffer(FF name)                | Load  |
-----------------------------------+--------------------------------+-------+
boton/reset(boton/reset:Q)         | NONE(boton/waitCounter/count_0)| 9     |
-----------------------------------+--------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.419ns (Maximum Frequency: 292.453MHz)
   Minimum input arrival time before clock: 4.314ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'boton/out'
  Clock period: 2.115ns (frequency: 472.891MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.115ns (Levels of Logic = 1)
  Source:            count_freq/q_0 (FF)
  Destination:       count_freq/q_1 (FF)
  Source Clock:      boton/out rising
  Destination Clock: boton/out rising

  Data Path: count_freq/q_0 to count_freq/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.514   0.721  count_freq/q_0 (count_freq/q_0)
     LUT2:I0->O            1   0.612   0.000  count_freq/Mcount_q_xor<0>11 (count_freq/Mcount_q)
     FDE:D                     0.268          count_freq/q_1
    ----------------------------------------
    Total                      2.115ns (1.394ns logic, 0.721ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 3.419ns (frequency: 292.453MHz)
  Total number of paths / destination ports: 51 / 12
-------------------------------------------------------------------------
Delay:               3.419ns (Levels of Logic = 2)
  Source:            boton/previousIn (FF)
  Destination:       boton/out (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: boton/previousIn to boton/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.387  boton/previousIn (boton/previousIn)
     LUT3:I2->O            3   0.612   0.454  boton/reset_and00001 (boton/reset_and0000)
     LUT4:I3->O            1   0.612   0.357  boton/out_or00001 (boton/out_or0000)
     FDE:CE                    0.483          boton/out
    ----------------------------------------
    Total                      3.419ns (2.221ns logic, 1.198ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Offset:              4.314ns (Levels of Logic = 3)
  Source:            sw<7> (PAD)
  Destination:       boton/out (FF)
  Destination Clock: mclk rising

  Data Path: sw<7> to boton/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  sw_7_IBUF (sw_7_IBUF)
     LUT3:I0->O            3   0.612   0.454  boton/reset_and00001 (boton/reset_and0000)
     LUT4:I3->O            1   0.612   0.357  boton/out_or00001 (boton/out_or0000)
     FDE:CE                    0.483          boton/out
    ----------------------------------------
    Total                      4.314ns (2.813ns logic, 1.501ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'boton/out'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            sw<7> (PAD)
  Destination:       count_freq/q_1 (FF)
  Destination Clock: boton/out rising

  Data Path: sw<7> to count_freq/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  sw_7_IBUF (sw_7_IBUF)
     FDE:CE                    0.483          count_freq/q_1
    ----------------------------------------
    Total                      2.127ns (1.589ns logic, 0.538ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            seg_0_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      mclk rising

  Data Path: seg_0_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  seg_0_1 (seg_0_1)
     OBUF:I->O                 3.169          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.88 secs
 
--> 

Total memory usage is 253056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

