

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 20:35:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  996450|  996450|  996450|  996450|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                   |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        |- Col_Loop         |  38324|  38324|      1474|          -|          -|    26|    no    |
        | + Filter1_Loop    |   1472|   1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |     12|     12|         4|          -|          -|     3|    no    |
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 235
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 9 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 3 
11 --> 12 20 
12 --> 13 11 
13 --> 18 14 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 
19 --> 12 
20 --> 21 29 
21 --> 22 20 
22 --> 27 23 
23 --> 24 22 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 
28 --> 21 
29 --> 30 38 
30 --> 31 29 
31 --> 36 32 
32 --> 33 31 
33 --> 34 
34 --> 35 
35 --> 32 
36 --> 37 
37 --> 30 
38 --> 39 47 
39 --> 40 38 
40 --> 45 41 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 41 
45 --> 46 
46 --> 39 
47 --> 48 56 
48 --> 49 47 
49 --> 54 50 
50 --> 51 49 
51 --> 52 
52 --> 53 
53 --> 50 
54 --> 55 
55 --> 48 
56 --> 57 65 
57 --> 58 56 
58 --> 63 59 
59 --> 60 58 
60 --> 61 
61 --> 62 
62 --> 59 
63 --> 64 
64 --> 57 
65 --> 66 74 
66 --> 67 65 
67 --> 72 68 
68 --> 69 67 
69 --> 70 
70 --> 71 
71 --> 68 
72 --> 73 
73 --> 66 
74 --> 75 83 
75 --> 76 74 
76 --> 81 77 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 77 
81 --> 82 
82 --> 75 
83 --> 84 92 
84 --> 85 83 
85 --> 90 86 
86 --> 87 85 
87 --> 88 
88 --> 89 
89 --> 86 
90 --> 91 
91 --> 84 
92 --> 93 101 
93 --> 94 92 
94 --> 99 95 
95 --> 96 94 
96 --> 97 
97 --> 98 
98 --> 95 
99 --> 100 
100 --> 93 
101 --> 102 110 
102 --> 103 101 
103 --> 108 104 
104 --> 105 103 
105 --> 106 
106 --> 107 
107 --> 104 
108 --> 109 
109 --> 102 
110 --> 111 119 
111 --> 112 110 
112 --> 117 113 
113 --> 114 112 
114 --> 115 
115 --> 116 
116 --> 113 
117 --> 118 
118 --> 111 
119 --> 120 128 
120 --> 121 119 
121 --> 126 122 
122 --> 123 121 
123 --> 124 
124 --> 125 
125 --> 122 
126 --> 127 
127 --> 120 
128 --> 129 137 
129 --> 130 128 
130 --> 135 131 
131 --> 132 130 
132 --> 133 
133 --> 134 
134 --> 131 
135 --> 136 
136 --> 129 
137 --> 138 146 
138 --> 139 137 
139 --> 144 140 
140 --> 141 139 
141 --> 142 
142 --> 143 
143 --> 140 
144 --> 145 
145 --> 138 
146 --> 147 155 
147 --> 148 146 
148 --> 153 149 
149 --> 150 148 
150 --> 151 
151 --> 152 
152 --> 149 
153 --> 154 
154 --> 147 
155 --> 156 164 
156 --> 157 155 
157 --> 162 158 
158 --> 159 157 
159 --> 160 
160 --> 161 
161 --> 158 
162 --> 163 
163 --> 156 
164 --> 165 173 
165 --> 166 164 
166 --> 171 167 
167 --> 168 166 
168 --> 169 
169 --> 170 
170 --> 167 
171 --> 172 
172 --> 165 
173 --> 174 182 
174 --> 175 173 
175 --> 180 176 
176 --> 177 175 
177 --> 178 
178 --> 179 
179 --> 176 
180 --> 181 
181 --> 174 
182 --> 183 191 
183 --> 184 182 
184 --> 189 185 
185 --> 186 184 
186 --> 187 
187 --> 188 
188 --> 185 
189 --> 190 
190 --> 183 
191 --> 192 200 
192 --> 193 191 
193 --> 198 194 
194 --> 195 193 
195 --> 196 
196 --> 197 
197 --> 194 
198 --> 199 
199 --> 192 
200 --> 201 209 
201 --> 202 200 
202 --> 207 203 
203 --> 204 202 
204 --> 205 
205 --> 206 
206 --> 203 
207 --> 208 
208 --> 201 
209 --> 210 218 
210 --> 211 209 
211 --> 216 212 
212 --> 213 211 
213 --> 214 
214 --> 215 
215 --> 212 
216 --> 217 
217 --> 210 
218 --> 219 227 
219 --> 220 218 
220 --> 225 221 
221 --> 222 220 
222 --> 223 
223 --> 224 
224 --> 221 
225 --> 226 
226 --> 219 
227 --> 228 
228 --> 229 227 
229 --> 234 230 
230 --> 231 229 
231 --> 232 
232 --> 233 
233 --> 230 
234 --> 235 
235 --> 228 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 238 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 239 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.76ns)   --->   "br label %0" [conv/conv_1.cpp:11]   --->   Operation 240 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ 0, %Row_Loop_begin ], [ %add_ln11, %Col_Loop_end ]" [conv/conv_1.cpp:11]   --->   Operation 241 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0_0, -6" [conv/conv_1.cpp:11]   --->   Operation 242 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 243 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 %c_0_0, 1" [conv/conv_1.cpp:11]   --->   Operation 244 'add' 'add_ln11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop, label %Col_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 246 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 247 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_156 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_0, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 248 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i10 %tmp_156 to i11" [conv/conv_1.cpp:14]   --->   Operation 249 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:14]   --->   Operation 250 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv/conv_1.cpp:41]   --->   Operation 251 'specregionend' 'empty' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 252 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (1.76ns)   --->   "br label %5" [conv/conv_1.cpp:11]   --->   Operation 253 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%f_0_0 = phi i6 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter1_Loop_end ]" [conv/conv_1.cpp:14]   --->   Operation 254 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0_0, -32" [conv/conv_1.cpp:14]   --->   Operation 255 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 256 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %f_0_0, 1" [conv/conv_1.cpp:14]   --->   Operation 257 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv/conv_1.cpp:14]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 259 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 260 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 261 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 262 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0_0 to i11" [conv/conv_1.cpp:35]   --->   Operation 263 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.73ns)   --->   "%add_ln35_1 = add i11 %zext_ln14, %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 264 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 265 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 266 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:18]   --->   Operation 267 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv/conv_1.cpp:40]   --->   Operation 268 'specregionend' 'empty_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "br label %0" [conv/conv_1.cpp:11]   --->   Operation 269 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv_1.cpp:18]   --->   Operation 270 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv_1.cpp:26]   --->   Operation 271 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv_1.cpp:18]   --->   Operation 272 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 273 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv_1.cpp:18]   --->   Operation 274 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv/conv_1.cpp:18]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 276 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 277 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wr_0_0 to i5" [conv/conv_1.cpp:26]   --->   Operation 278 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_159 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 279 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i4 %tmp_159 to i8" [conv/conv_1.cpp:26]   --->   Operation 280 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %tmp_159 to i5" [conv/conv_1.cpp:26]   --->   Operation 281 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_5, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 282 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_160 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wr_0_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 283 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_160 to i8" [conv/conv_1.cpp:26]   --->   Operation 284 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (1.87ns)   --->   "%sub_ln26_1 = sub i8 %zext_ln26_6, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 285 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i8 %sub_ln26_1 to i9" [conv/conv_1.cpp:26]   --->   Operation 286 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:21]   --->   Operation 287 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 288 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 289 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 289 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_26, %4 ]" [conv/conv_1.cpp:26]   --->   Operation 290 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %4 ]" [conv/conv_1.cpp:21]   --->   Operation 291 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 292 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 293 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 294 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 295 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %4" [conv/conv_1.cpp:21]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:26]   --->   Operation 297 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i5 %zext_ln26_12, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 298 'add' 'add_ln26_45' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_167_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_45, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 299 'bitconcatenate' 'tmp_167_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (1.73ns)   --->   "%add_ln26_46 = add i10 %zext_ln35_1, %tmp_167_cast" [conv/conv_1.cpp:26]   --->   Operation 300 'add' 'add_ln26_46' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i10 %add_ln26_46 to i64" [conv/conv_1.cpp:26]   --->   Operation 301 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 302 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0_0, %zext_ln21" [conv/conv_1.cpp:26]   --->   Operation 303 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_1 to i9" [conv/conv_1.cpp:26]   --->   Operation 304 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (1.91ns)   --->   "%add_ln26_47 = add i9 %zext_ln26_15, %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 305 'add' 'add_ln26_47' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i9 %add_ln26_47 to i64" [conv/conv_1.cpp:26]   --->   Operation 306 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 307 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 308 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 308 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 309 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 309 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_10) nounwind" [conv/conv_1.cpp:30]   --->   Operation 310 'specregionend' 'empty_9' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:18]   --->   Operation 311 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 312 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 312 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 313 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 313 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 314 [2/2] (12.3ns)   --->   "%tmp_17 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 314 'fmul' 'tmp_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 34.9>
ST_7 : Operation 315 [1/2] (12.3ns)   --->   "%tmp_17 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 315 'fmul' 'tmp_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_0, %tmp_17" [conv/conv_1.cpp:26]   --->   Operation 316 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 317 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_0, %tmp_17" [conv/conv_1.cpp:26]   --->   Operation 318 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:21]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 25.8>
ST_9 : Operation 320 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 320 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_9 : Operation 321 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 321 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 33.5>
ST_10 : Operation 322 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 322 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv_1.cpp:34]   --->   Operation 323 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 324 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 325 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_8, -1" [conv/conv_1.cpp:34]   --->   Operation 326 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 327 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 328 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 329 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [conv/conv_1.cpp:34]   --->   Operation 330 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 331 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 332 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv_1.cpp:39]   --->   Operation 333 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:14]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.78>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%c_0_1 = phi i5 [ 0, %Row_Loop ], [ %add_ln11_1, %Col_Loop_end1 ]" [conv/conv_1.cpp:11]   --->   Operation 335 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (1.36ns)   --->   "%icmp_ln11_1 = icmp eq i5 %c_0_1, -6" [conv/conv_1.cpp:11]   --->   Operation 336 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (1.78ns)   --->   "%add_ln11_1 = add i5 %c_0_1, 1" [conv/conv_1.cpp:11]   --->   Operation 338 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_1, label %Row_Loop1, label %Col_Loop_begin1" [conv/conv_1.cpp:11]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 341 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_157 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_1, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 342 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %tmp_157 to i11" [conv/conv_1.cpp:35]   --->   Operation 343 'zext' 'zext_ln35' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (1.63ns)   --->   "%add_ln35 = add i11 %zext_ln35, 832" [conv/conv_1.cpp:35]   --->   Operation 344 'add' 'add_ln35' <Predicate = (!icmp_ln11_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:14]   --->   Operation 345 'br' <Predicate = (!icmp_ln11_1)> <Delay = 1.76>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv_1.cpp:41]   --->   Operation 346 'specregionend' 'empty_11' <Predicate = (icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 347 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (1.76ns)   --->   "br label %10" [conv/conv_1.cpp:11]   --->   Operation 348 'br' <Predicate = (icmp_ln11_1)> <Delay = 1.76>

State 12 <SV = 3> <Delay = 1.82>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%f_0_1 = phi i6 [ 0, %Col_Loop_begin1 ], [ %add_ln14_1, %Filter1_Loop_end1 ]" [conv/conv_1.cpp:14]   --->   Operation 349 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (1.42ns)   --->   "%icmp_ln14_1 = icmp eq i6 %f_0_1, -32" [conv/conv_1.cpp:14]   --->   Operation 350 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 351 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i6 %f_0_1, 1" [conv/conv_1.cpp:14]   --->   Operation 352 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %Col_Loop_end1, label %Filter1_Loop_begin1" [conv/conv_1.cpp:14]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 354 'specloopname' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 355 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %f_0_1 to i64" [conv/conv_1.cpp:26]   --->   Operation 356 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %f_0_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 357 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %f_0_1 to i11" [conv/conv_1.cpp:35]   --->   Operation 358 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (1.63ns)   --->   "%add_ln35_3 = add i11 %add_ln35, %zext_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 359 'add' 'add_ln35_3' <Predicate = (!icmp_ln14_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i11 %add_ln35_3 to i64" [conv/conv_1.cpp:35]   --->   Operation 360 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 361 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (1.76ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 362 'br' <Predicate = (!icmp_ln14_1)> <Delay = 1.76>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv_1.cpp:40]   --->   Operation 363 'specregionend' 'empty_13' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "br label %5" [conv/conv_1.cpp:11]   --->   Operation 364 'br' <Predicate = (icmp_ln14_1)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.43>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop_begin1 ], [ %add_ln26, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:26]   --->   Operation 365 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:26]   --->   Operation 366 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv_1.cpp:18]   --->   Operation 367 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 368 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %wr_0_1, 1" [conv/conv_1.cpp:26]   --->   Operation 369 'add' 'add_ln26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop_end1, label %W_Row_Loop_begin1" [conv/conv_1.cpp:18]   --->   Operation 370 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 371 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 372 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %wr_0_1 to i5" [conv/conv_1.cpp:26]   --->   Operation 373 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_162 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 374 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i4 %tmp_162 to i5" [conv/conv_1.cpp:26]   --->   Operation 375 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_9, %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 376 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_163 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 377 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %tmp_163 to i8" [conv/conv_1.cpp:26]   --->   Operation 378 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_164 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 379 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i4 %tmp_164 to i8" [conv/conv_1.cpp:26]   --->   Operation 380 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (1.87ns)   --->   "%sub_ln26_3 = sub i8 %zext_ln26_10, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 381 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i8 %sub_ln26_3 to i9" [conv/conv_1.cpp:26]   --->   Operation 382 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (1.76ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 383 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_1" [conv/conv_1.cpp:31]   --->   Operation 384 'getelementptr' 'conv_1_bias_addr_1' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 385 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv/conv_1.cpp:31]   --->   Operation 385 'load' 'conv_1_bias_load_1' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 14 <SV = 5> <Delay = 6.94>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv/conv_1.cpp:26]   --->   Operation 386 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %9 ]" [conv/conv_1.cpp:21]   --->   Operation 387 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 388 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 389 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 390 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv_1.cpp:21]   --->   Operation 391 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %9" [conv/conv_1.cpp:21]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:26]   --->   Operation 393 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (1.78ns)   --->   "%add_ln26_48 = add i5 %zext_ln26_21, %sub_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 394 'add' 'add_ln26_48' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_173_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_48, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 395 'bitconcatenate' 'tmp_173_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (1.73ns)   --->   "%add_ln26_49 = add i10 %zext_ln35_5, %tmp_173_cast" [conv/conv_1.cpp:26]   --->   Operation 396 'add' 'add_ln26_49' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i10 %add_ln26_49 to i64" [conv/conv_1.cpp:26]   --->   Operation 397 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_1 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 398 'getelementptr' 'conv_1_weights_0_add_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %c_0_1, %zext_ln21_1" [conv/conv_1.cpp:26]   --->   Operation 399 'add' 'add_ln26_4' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i5 %add_ln26_4 to i9" [conv/conv_1.cpp:26]   --->   Operation 400 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (1.91ns)   --->   "%add_ln26_50 = add i9 %zext_ln26_24, %sext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 401 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i9 %add_ln26_50 to i64" [conv/conv_1.cpp:26]   --->   Operation 402 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 403 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 404 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_1 = load float* %conv_1_weights_0_add_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 404 'load' 'conv_1_weights_0_loa_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 405 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 405 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_16) nounwind" [conv/conv_1.cpp:30]   --->   Operation 406 'specregionend' 'empty_17' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 407 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 15.6>
ST_15 : Operation 408 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_1 = load float* %conv_1_weights_0_add_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 408 'load' 'conv_1_weights_0_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_15 : Operation 409 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 409 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 410 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_loa_1, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 410 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 34.9>
ST_16 : Operation 411 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_loa_1, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 411 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 412 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 22.5>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 413 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 414 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 25.8>
ST_18 : Operation 416 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv/conv_1.cpp:31]   --->   Operation 416 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_18 : Operation 417 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv/conv_1.cpp:31]   --->   Operation 417 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 33.5>
ST_19 : Operation 418 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv/conv_1.cpp:31]   --->   Operation 418 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv_1.cpp:34]   --->   Operation 419 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 420 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv_1.cpp:34]   --->   Operation 421 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_14, -1" [conv/conv_1.cpp:34]   --->   Operation 422 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv_1.cpp:34]   --->   Operation 423 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv_1.cpp:34]   --->   Operation 424 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 425 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_15" [conv/conv_1.cpp:34]   --->   Operation 426 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 427 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 428 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv_1.cpp:35]   --->   Operation 428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_7) nounwind" [conv/conv_1.cpp:39]   --->   Operation 429 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:14]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.78>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%c_0_2 = phi i5 [ 0, %Row_Loop1 ], [ %add_ln11_2, %Col_Loop_end2 ]" [conv/conv_1.cpp:11]   --->   Operation 431 'phi' 'c_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (1.36ns)   --->   "%icmp_ln11_2 = icmp eq i5 %c_0_2, -6" [conv/conv_1.cpp:11]   --->   Operation 432 'icmp' 'icmp_ln11_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 433 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (1.78ns)   --->   "%add_ln11_2 = add i5 %c_0_2, 1" [conv/conv_1.cpp:11]   --->   Operation 434 'add' 'add_ln11_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_2, label %Row_Loop2, label %Col_Loop_begin2" [conv/conv_1.cpp:11]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 436 'specloopname' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 437 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_158 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_2, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 438 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i10 %tmp_158 to i12" [conv/conv_1.cpp:35]   --->   Operation 439 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (1.54ns)   --->   "%add_ln35_2 = add i12 %zext_ln35_4, 1664" [conv/conv_1.cpp:35]   --->   Operation 440 'add' 'add_ln35_2' <Predicate = (!icmp_ln11_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (1.76ns)   --->   "br label %11" [conv/conv_1.cpp:14]   --->   Operation 441 'br' <Predicate = (!icmp_ln11_2)> <Delay = 1.76>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2) nounwind" [conv/conv_1.cpp:41]   --->   Operation 442 'specregionend' 'empty_19' <Predicate = (icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 443 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln11_2)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (1.76ns)   --->   "br label %15" [conv/conv_1.cpp:11]   --->   Operation 444 'br' <Predicate = (icmp_ln11_2)> <Delay = 1.76>

State 21 <SV = 4> <Delay = 1.82>
ST_21 : Operation 445 [1/1] (0.00ns)   --->   "%f_0_2 = phi i6 [ 0, %Col_Loop_begin2 ], [ %add_ln14_2, %Filter1_Loop_end2 ]" [conv/conv_1.cpp:14]   --->   Operation 445 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 446 [1/1] (1.42ns)   --->   "%icmp_ln14_2 = icmp eq i6 %f_0_2, -32" [conv/conv_1.cpp:14]   --->   Operation 446 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 447 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i6 %f_0_2, 1" [conv/conv_1.cpp:14]   --->   Operation 448 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %Col_Loop_end2, label %Filter1_Loop_begin2" [conv/conv_1.cpp:14]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 450 'specloopname' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 451 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %f_0_2 to i64" [conv/conv_1.cpp:26]   --->   Operation 452 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i6 %f_0_2 to i10" [conv/conv_1.cpp:35]   --->   Operation 453 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i6 %f_0_2 to i12" [conv/conv_1.cpp:35]   --->   Operation 454 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (1.54ns)   --->   "%add_ln35_5 = add i12 %add_ln35_2, %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 455 'add' 'add_ln35_5' <Predicate = (!icmp_ln14_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i12 %add_ln35_5 to i64" [conv/conv_1.cpp:35]   --->   Operation 456 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv_1.cpp:35]   --->   Operation 457 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (1.76ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 458 'br' <Predicate = (!icmp_ln14_2)> <Delay = 1.76>
ST_21 : Operation 459 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_6) nounwind" [conv/conv_1.cpp:40]   --->   Operation 459 'specregionend' 'empty_21' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "br label %10" [conv/conv_1.cpp:11]   --->   Operation 460 'br' <Predicate = (icmp_ln14_2)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.56>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop_begin2 ], [ %add_ln18_1, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:18]   --->   Operation 461 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:26]   --->   Operation 462 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_2 to i3" [conv/conv_1.cpp:18]   --->   Operation 463 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv_1.cpp:18]   --->   Operation 464 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 465 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_2, 1" [conv/conv_1.cpp:18]   --->   Operation 466 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop_end2, label %W_Row_Loop_begin2" [conv/conv_1.cpp:18]   --->   Operation 467 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 468 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 469 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i2 %wr_0_2 to i5" [conv/conv_1.cpp:26]   --->   Operation 470 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_166 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 471 'bitconcatenate' 'tmp_166' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %tmp_166 to i5" [conv/conv_1.cpp:26]   --->   Operation 472 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_17, %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 473 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [1/1] (1.65ns)   --->   "%add_ln26_2 = add i3 %zext_ln18, 2" [conv/conv_1.cpp:26]   --->   Operation 474 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 475 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i8 %tmp_167 to i9" [conv/conv_1.cpp:26]   --->   Operation 476 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_168 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 477 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i5 %tmp_168 to i9" [conv/conv_1.cpp:26]   --->   Operation 478 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 479 [1/1] (1.91ns)   --->   "%sub_ln26_5 = sub i9 %zext_ln26_19, %zext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 479 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln18_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i9 %sub_ln26_5 to i10" [conv/conv_1.cpp:26]   --->   Operation 480 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 481 [1/1] (1.76ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 481 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_2 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_3" [conv/conv_1.cpp:31]   --->   Operation 482 'getelementptr' 'conv_1_bias_addr_2' <Predicate = (icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 483 [2/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv/conv_1.cpp:31]   --->   Operation 483 'load' 'conv_1_bias_load_2' <Predicate = (icmp_ln18_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 23 <SV = 6> <Delay = 6.85>
ST_23 : Operation 484 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_3_2, %14 ]" [conv/conv_1.cpp:26]   --->   Operation 484 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 485 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %14 ]" [conv/conv_1.cpp:21]   --->   Operation 485 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 486 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 487 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 487 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 488 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 489 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %14" [conv/conv_1.cpp:21]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:26]   --->   Operation 491 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 492 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i5 %zext_ln26_30, %sub_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 492 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_179_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_51, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 493 'bitconcatenate' 'tmp_179_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (1.73ns)   --->   "%add_ln26_52 = add i10 %zext_ln35_9, %tmp_179_cast" [conv/conv_1.cpp:26]   --->   Operation 494 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i10 %add_ln26_52 to i64" [conv/conv_1.cpp:26]   --->   Operation 495 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_2 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 496 'getelementptr' 'conv_1_weights_0_add_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 497 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %c_0_2, %zext_ln21_2" [conv/conv_1.cpp:26]   --->   Operation 497 'add' 'add_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i5 %add_ln26_8 to i10" [conv/conv_1.cpp:26]   --->   Operation 498 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (1.82ns)   --->   "%add_ln26_53 = add i10 %zext_ln26_32, %sext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 499 'add' 'add_ln26_53' <Predicate = (!icmp_ln21_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i10 %add_ln26_53 to i64" [conv/conv_1.cpp:26]   --->   Operation 500 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 501 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 502 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_2 = load float* %conv_1_weights_0_add_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 502 'load' 'conv_1_weights_0_loa_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_23 : Operation 503 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 503 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_23) nounwind" [conv/conv_1.cpp:30]   --->   Operation 504 'specregionend' 'empty_25' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 505 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 15.6>
ST_24 : Operation 506 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_2 = load float* %conv_1_weights_0_add_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 506 'load' 'conv_1_weights_0_loa_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_24 : Operation 507 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 507 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 508 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_loa_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 508 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 34.9>
ST_25 : Operation 509 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_loa_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 509 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 510 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 22.5>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 511 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 512 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 25.8>
ST_27 : Operation 514 [1/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv/conv_1.cpp:31]   --->   Operation 514 'load' 'conv_1_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_27 : Operation 515 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv/conv_1.cpp:31]   --->   Operation 515 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 7> <Delay = 33.5>
ST_28 : Operation 516 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv/conv_1.cpp:31]   --->   Operation 516 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv_1.cpp:34]   --->   Operation 517 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 518 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv_1.cpp:34]   --->   Operation 519 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_21, -1" [conv/conv_1.cpp:34]   --->   Operation 520 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 521 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv_1.cpp:34]   --->   Operation 521 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv_1.cpp:34]   --->   Operation 522 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 523 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_22" [conv/conv_1.cpp:34]   --->   Operation 524 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 525 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 525 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 526 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv_1.cpp:35]   --->   Operation 526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_28 : Operation 527 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_13) nounwind" [conv/conv_1.cpp:39]   --->   Operation 527 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 528 [1/1] (0.00ns)   --->   "br label %11" [conv/conv_1.cpp:14]   --->   Operation 528 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 4> <Delay = 1.78>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%c_0_3 = phi i5 [ 0, %Row_Loop2 ], [ %add_ln11_3, %Col_Loop_end3 ]" [conv/conv_1.cpp:11]   --->   Operation 529 'phi' 'c_0_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (1.36ns)   --->   "%icmp_ln11_3 = icmp eq i5 %c_0_3, -6" [conv/conv_1.cpp:11]   --->   Operation 530 'icmp' 'icmp_ln11_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 531 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 532 [1/1] (1.78ns)   --->   "%add_ln11_3 = add i5 %c_0_3, 1" [conv/conv_1.cpp:11]   --->   Operation 532 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_3, label %Row_Loop3, label %Col_Loop_begin3" [conv/conv_1.cpp:11]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 534 'specloopname' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 535 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_161 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_3, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 536 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i10 %tmp_161 to i12" [conv/conv_1.cpp:35]   --->   Operation 537 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (1.54ns)   --->   "%add_ln35_4 = add i12 %zext_ln35_8, -1600" [conv/conv_1.cpp:35]   --->   Operation 538 'add' 'add_ln35_4' <Predicate = (!icmp_ln11_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 539 [1/1] (1.76ns)   --->   "br label %16" [conv/conv_1.cpp:14]   --->   Operation 539 'br' <Predicate = (!icmp_ln11_3)> <Delay = 1.76>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_5) nounwind" [conv/conv_1.cpp:41]   --->   Operation 540 'specregionend' 'empty_27' <Predicate = (icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 541 'specregionbegin' 'tmp_11' <Predicate = (icmp_ln11_3)> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (1.76ns)   --->   "br label %20" [conv/conv_1.cpp:11]   --->   Operation 542 'br' <Predicate = (icmp_ln11_3)> <Delay = 1.76>

State 30 <SV = 5> <Delay = 1.82>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%f_0_3 = phi i6 [ 0, %Col_Loop_begin3 ], [ %add_ln14_3, %Filter1_Loop_end3 ]" [conv/conv_1.cpp:14]   --->   Operation 543 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [1/1] (1.42ns)   --->   "%icmp_ln14_3 = icmp eq i6 %f_0_3, -32" [conv/conv_1.cpp:14]   --->   Operation 544 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 545 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i6 %f_0_3, 1" [conv/conv_1.cpp:14]   --->   Operation 546 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %Col_Loop_end3, label %Filter1_Loop_begin3" [conv/conv_1.cpp:14]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 548 'specloopname' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 549 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i6 %f_0_3 to i64" [conv/conv_1.cpp:26]   --->   Operation 550 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i6 %f_0_3 to i10" [conv/conv_1.cpp:35]   --->   Operation 551 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i6 %f_0_3 to i12" [conv/conv_1.cpp:35]   --->   Operation 552 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (1.54ns)   --->   "%add_ln35_7 = add i12 %add_ln35_4, %zext_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 553 'add' 'add_ln35_7' <Predicate = (!icmp_ln14_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i12 %add_ln35_7 to i64" [conv/conv_1.cpp:35]   --->   Operation 554 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv_1.cpp:35]   --->   Operation 555 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (1.76ns)   --->   "br label %17" [conv/conv_1.cpp:18]   --->   Operation 556 'br' <Predicate = (!icmp_ln14_3)> <Delay = 1.76>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_12) nounwind" [conv/conv_1.cpp:40]   --->   Operation 557 'specregionend' 'empty_29' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (0.00ns)   --->   "br label %15" [conv/conv_1.cpp:11]   --->   Operation 558 'br' <Predicate = (icmp_ln14_3)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 3.56>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop_begin3 ], [ %add_ln18_2, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:18]   --->   Operation 559 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:26]   --->   Operation 560 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_3 to i3" [conv/conv_1.cpp:18]   --->   Operation 561 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv_1.cpp:18]   --->   Operation 562 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 563 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 563 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_3, 1" [conv/conv_1.cpp:18]   --->   Operation 564 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop_end3, label %W_Row_Loop_begin3" [conv/conv_1.cpp:18]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 566 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 567 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i2 %wr_0_3 to i5" [conv/conv_1.cpp:26]   --->   Operation 568 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_170 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 569 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i4 %tmp_170 to i5" [conv/conv_1.cpp:26]   --->   Operation 570 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i5 %zext_ln26_26, %zext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 571 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 572 [1/1] (1.65ns)   --->   "%add_ln26_3 = add i3 %zext_ln18_1, 3" [conv/conv_1.cpp:26]   --->   Operation 572 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %add_ln26_3, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 573 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i8 %tmp_171 to i9" [conv/conv_1.cpp:26]   --->   Operation 574 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_172 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln26_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 575 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i5 %tmp_172 to i9" [conv/conv_1.cpp:26]   --->   Operation 576 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (1.91ns)   --->   "%sub_ln26_7 = sub i9 %zext_ln26_27, %zext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 577 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i9 %sub_ln26_7 to i10" [conv/conv_1.cpp:26]   --->   Operation 578 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (1.76ns)   --->   "br label %18" [conv/conv_1.cpp:21]   --->   Operation 579 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_3 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:31]   --->   Operation 580 'getelementptr' 'conv_1_bias_addr_3' <Predicate = (icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 581 [2/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv/conv_1.cpp:31]   --->   Operation 581 'load' 'conv_1_bias_load_3' <Predicate = (icmp_ln18_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 32 <SV = 7> <Delay = 6.85>
ST_32 : Operation 582 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_3_3, %19 ]" [conv/conv_1.cpp:26]   --->   Operation 582 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 583 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_3, %19 ]" [conv/conv_1.cpp:21]   --->   Operation 583 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_3 to i5" [conv/conv_1.cpp:21]   --->   Operation 584 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 585 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv_1.cpp:21]   --->   Operation 585 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 586 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 587 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_3, 1" [conv/conv_1.cpp:21]   --->   Operation 587 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %19" [conv/conv_1.cpp:21]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i2 %wc_0_3 to i5" [conv/conv_1.cpp:26]   --->   Operation 589 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 590 [1/1] (1.78ns)   --->   "%add_ln26_54 = add i5 %zext_ln26_39, %sub_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 590 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_185_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_54, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 591 'bitconcatenate' 'tmp_185_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 592 [1/1] (1.73ns)   --->   "%add_ln26_55 = add i10 %zext_ln35_13, %tmp_185_cast" [conv/conv_1.cpp:26]   --->   Operation 592 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i10 %add_ln26_55 to i64" [conv/conv_1.cpp:26]   --->   Operation 593 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 594 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_3 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 594 'getelementptr' 'conv_1_weights_0_add_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 595 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %c_0_3, %zext_ln21_3" [conv/conv_1.cpp:26]   --->   Operation 595 'add' 'add_ln26_12' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i5 %add_ln26_12 to i10" [conv/conv_1.cpp:26]   --->   Operation 596 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 597 [1/1] (1.82ns)   --->   "%add_ln26_56 = add i10 %zext_ln26_41, %sext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 597 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i10 %add_ln26_56 to i64" [conv/conv_1.cpp:26]   --->   Operation 598 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 599 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 599 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 600 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_3 = load float* %conv_1_weights_0_add_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 600 'load' 'conv_1_weights_0_loa_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_32 : Operation 601 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 601 'load' 'conv_input_load_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_32 : Operation 602 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_29) nounwind" [conv/conv_1.cpp:30]   --->   Operation 602 'specregionend' 'empty_33' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "br label %17" [conv/conv_1.cpp:18]   --->   Operation 603 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 33 <SV = 8> <Delay = 15.6>
ST_33 : Operation 604 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_3 = load float* %conv_1_weights_0_add_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 604 'load' 'conv_1_weights_0_loa_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_33 : Operation 605 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 605 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_33 : Operation 606 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_loa_3, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 606 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 34.9>
ST_34 : Operation 607 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_loa_3, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 607 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 608 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 608 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 22.5>
ST_35 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 609 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 610 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 610 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 611 [1/1] (0.00ns)   --->   "br label %18" [conv/conv_1.cpp:21]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 7> <Delay = 25.8>
ST_36 : Operation 612 [1/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv/conv_1.cpp:31]   --->   Operation 612 'load' 'conv_1_bias_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_36 : Operation 613 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv/conv_1.cpp:31]   --->   Operation 613 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 33.5>
ST_37 : Operation 614 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv/conv_1.cpp:31]   --->   Operation 614 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_3 to i32" [conv/conv_1.cpp:34]   --->   Operation 615 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 616 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv_1.cpp:34]   --->   Operation 617 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 618 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_27, -1" [conv/conv_1.cpp:34]   --->   Operation 618 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 619 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv_1.cpp:34]   --->   Operation 619 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv_1.cpp:34]   --->   Operation 620 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 621 [1/1] (6.78ns)   --->   "%tmp_28 = fcmp ogt float %w_sum_3, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 621 'fcmp' 'tmp_28' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_28" [conv/conv_1.cpp:34]   --->   Operation 622 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 623 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_3, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 623 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 624 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv_1.cpp:35]   --->   Operation 624 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_20) nounwind" [conv/conv_1.cpp:39]   --->   Operation 625 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (0.00ns)   --->   "br label %16" [conv/conv_1.cpp:14]   --->   Operation 626 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 5> <Delay = 1.78>
ST_38 : Operation 627 [1/1] (0.00ns)   --->   "%c_0_4 = phi i5 [ 0, %Row_Loop3 ], [ %add_ln11_4, %Col_Loop_end4 ]" [conv/conv_1.cpp:11]   --->   Operation 627 'phi' 'c_0_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 628 [1/1] (1.36ns)   --->   "%icmp_ln11_4 = icmp eq i5 %c_0_4, -6" [conv/conv_1.cpp:11]   --->   Operation 628 'icmp' 'icmp_ln11_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 629 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 629 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 630 [1/1] (1.78ns)   --->   "%add_ln11_4 = add i5 %c_0_4, 1" [conv/conv_1.cpp:11]   --->   Operation 630 'add' 'add_ln11_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_4, label %Row_Loop4, label %Col_Loop_begin4" [conv/conv_1.cpp:11]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 632 'specloopname' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 633 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_165 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_4, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 634 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i10 %tmp_165 to i13" [conv/conv_1.cpp:35]   --->   Operation 635 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (1.67ns)   --->   "%add_ln35_6 = add i13 %zext_ln35_12, 3328" [conv/conv_1.cpp:35]   --->   Operation 636 'add' 'add_ln35_6' <Predicate = (!icmp_ln11_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 637 [1/1] (1.76ns)   --->   "br label %21" [conv/conv_1.cpp:14]   --->   Operation 637 'br' <Predicate = (!icmp_ln11_4)> <Delay = 1.76>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_11) nounwind" [conv/conv_1.cpp:41]   --->   Operation 638 'specregionend' 'empty_35' <Predicate = (icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 639 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln11_4)> <Delay = 0.00>
ST_38 : Operation 640 [1/1] (1.76ns)   --->   "br label %25" [conv/conv_1.cpp:11]   --->   Operation 640 'br' <Predicate = (icmp_ln11_4)> <Delay = 1.76>

State 39 <SV = 6> <Delay = 1.82>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%f_0_4 = phi i6 [ 0, %Col_Loop_begin4 ], [ %add_ln14_4, %Filter1_Loop_end4 ]" [conv/conv_1.cpp:14]   --->   Operation 641 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 642 [1/1] (1.42ns)   --->   "%icmp_ln14_4 = icmp eq i6 %f_0_4, -32" [conv/conv_1.cpp:14]   --->   Operation 642 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 643 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 644 [1/1] (1.82ns)   --->   "%add_ln14_4 = add i6 %f_0_4, 1" [conv/conv_1.cpp:14]   --->   Operation 644 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %Col_Loop_end4, label %Filter1_Loop_begin4" [conv/conv_1.cpp:14]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 646 'specloopname' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 647 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i6 %f_0_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 648 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i6 %f_0_4 to i10" [conv/conv_1.cpp:35]   --->   Operation 649 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i6 %f_0_4 to i13" [conv/conv_1.cpp:35]   --->   Operation 650 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 651 [1/1] (1.67ns)   --->   "%add_ln35_9 = add i13 %add_ln35_6, %zext_ln35_18" [conv/conv_1.cpp:35]   --->   Operation 651 'add' 'add_ln35_9' <Predicate = (!icmp_ln14_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i13 %add_ln35_9 to i64" [conv/conv_1.cpp:35]   --->   Operation 652 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 653 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv_1.cpp:35]   --->   Operation 653 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 654 [1/1] (1.76ns)   --->   "br label %22" [conv/conv_1.cpp:18]   --->   Operation 654 'br' <Predicate = (!icmp_ln14_4)> <Delay = 1.76>
ST_39 : Operation 655 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_19) nounwind" [conv/conv_1.cpp:40]   --->   Operation 655 'specregionend' 'empty_37' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 656 [1/1] (0.00ns)   --->   "br label %20" [conv/conv_1.cpp:11]   --->   Operation 656 'br' <Predicate = (icmp_ln14_4)> <Delay = 0.00>

State 40 <SV = 7> <Delay = 3.25>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop_begin4 ], [ %add_ln18_3, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:18]   --->   Operation 657 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:26]   --->   Operation 658 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 659 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv_1.cpp:18]   --->   Operation 659 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 660 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 660 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 661 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_4, 1" [conv/conv_1.cpp:18]   --->   Operation 661 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 662 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop_end4, label %W_Row_Loop_begin4" [conv/conv_1.cpp:18]   --->   Operation 662 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 663 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 664 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i2 %wr_0_4 to i5" [conv/conv_1.cpp:26]   --->   Operation 665 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_174 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 666 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i4 %tmp_174 to i5" [conv/conv_1.cpp:26]   --->   Operation 667 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 668 [1/1] (1.73ns)   --->   "%sub_ln26_8 = sub i5 %zext_ln26_35, %zext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 668 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i5(i1 true, i2 %wr_0_4, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 669 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i8 %tmp_175 to i9" [conv/conv_1.cpp:26]   --->   Operation 670 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_176 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 true, i2 %wr_0_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 671 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i5 %tmp_176 to i9" [conv/conv_1.cpp:26]   --->   Operation 672 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (1.91ns)   --->   "%sub_ln26_9 = sub i9 %zext_ln26_36, %zext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 673 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln18_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i9 %sub_ln26_9 to i10" [conv/conv_1.cpp:26]   --->   Operation 674 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 675 [1/1] (1.76ns)   --->   "br label %23" [conv/conv_1.cpp:21]   --->   Operation 675 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_40 : Operation 676 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_4 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:31]   --->   Operation 676 'getelementptr' 'conv_1_bias_addr_4' <Predicate = (icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 677 [2/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv/conv_1.cpp:31]   --->   Operation 677 'load' 'conv_1_bias_load_4' <Predicate = (icmp_ln18_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 41 <SV = 8> <Delay = 6.85>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_3_4, %24 ]" [conv/conv_1.cpp:26]   --->   Operation 678 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_4, %24 ]" [conv/conv_1.cpp:21]   --->   Operation 679 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_4 to i5" [conv/conv_1.cpp:21]   --->   Operation 680 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 681 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv_1.cpp:21]   --->   Operation 681 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 682 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 682 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 683 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_4, 1" [conv/conv_1.cpp:21]   --->   Operation 683 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 684 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %24" [conv/conv_1.cpp:21]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i2 %wc_0_4 to i5" [conv/conv_1.cpp:26]   --->   Operation 685 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 686 [1/1] (1.78ns)   --->   "%add_ln26_57 = add i5 %zext_ln26_47, %sub_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 686 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_191_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_57, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 687 'bitconcatenate' 'tmp_191_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 688 [1/1] (1.73ns)   --->   "%add_ln26_58 = add i10 %zext_ln35_17, %tmp_191_cast" [conv/conv_1.cpp:26]   --->   Operation 688 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i10 %add_ln26_58 to i64" [conv/conv_1.cpp:26]   --->   Operation 689 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 690 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_4 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 690 'getelementptr' 'conv_1_weights_0_add_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 691 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %c_0_4, %zext_ln21_4" [conv/conv_1.cpp:26]   --->   Operation 691 'add' 'add_ln26_16' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i5 %add_ln26_16 to i10" [conv/conv_1.cpp:26]   --->   Operation 692 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 693 [1/1] (1.82ns)   --->   "%add_ln26_59 = add i10 %zext_ln26_50, %sext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 693 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i10 %add_ln26_59 to i64" [conv/conv_1.cpp:26]   --->   Operation 694 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 695 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 695 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 696 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_4 = load float* %conv_1_weights_0_add_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 696 'load' 'conv_1_weights_0_loa_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_41 : Operation 697 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 697 'load' 'conv_input_load_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_41 : Operation 698 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_35) nounwind" [conv/conv_1.cpp:30]   --->   Operation 698 'specregionend' 'empty_41' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 699 [1/1] (0.00ns)   --->   "br label %22" [conv/conv_1.cpp:18]   --->   Operation 699 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 42 <SV = 9> <Delay = 15.6>
ST_42 : Operation 700 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_4 = load float* %conv_1_weights_0_add_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 700 'load' 'conv_1_weights_0_loa_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_42 : Operation 701 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 701 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 702 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_loa_4, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 702 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 34.9>
ST_43 : Operation 703 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_loa_4, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 703 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 704 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 704 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 22.5>
ST_44 : Operation 705 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 705 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 706 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 706 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 707 [1/1] (0.00ns)   --->   "br label %23" [conv/conv_1.cpp:21]   --->   Operation 707 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 8> <Delay = 25.8>
ST_45 : Operation 708 [1/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv/conv_1.cpp:31]   --->   Operation 708 'load' 'conv_1_bias_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_45 : Operation 709 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv/conv_1.cpp:31]   --->   Operation 709 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 9> <Delay = 33.5>
ST_46 : Operation 710 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv/conv_1.cpp:31]   --->   Operation 710 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 711 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv_1.cpp:34]   --->   Operation 711 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 712 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv_1.cpp:34]   --->   Operation 713 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 714 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_33, -1" [conv/conv_1.cpp:34]   --->   Operation 714 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 715 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv_1.cpp:34]   --->   Operation 715 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv_1.cpp:34]   --->   Operation 716 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 717 [1/1] (6.78ns)   --->   "%tmp_34 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 717 'fcmp' 'tmp_34' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_34" [conv/conv_1.cpp:34]   --->   Operation 718 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 719 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 719 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 720 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv_1.cpp:35]   --->   Operation 720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_46 : Operation 721 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_26) nounwind" [conv/conv_1.cpp:39]   --->   Operation 721 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 722 [1/1] (0.00ns)   --->   "br label %21" [conv/conv_1.cpp:14]   --->   Operation 722 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 6> <Delay = 1.78>
ST_47 : Operation 723 [1/1] (0.00ns)   --->   "%c_0_5 = phi i5 [ 0, %Row_Loop4 ], [ %add_ln11_5, %Col_Loop_end5 ]" [conv/conv_1.cpp:11]   --->   Operation 723 'phi' 'c_0_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 724 [1/1] (1.36ns)   --->   "%icmp_ln11_5 = icmp eq i5 %c_0_5, -6" [conv/conv_1.cpp:11]   --->   Operation 724 'icmp' 'icmp_ln11_5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 725 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 725 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 726 [1/1] (1.78ns)   --->   "%add_ln11_5 = add i5 %c_0_5, 1" [conv/conv_1.cpp:11]   --->   Operation 726 'add' 'add_ln11_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 727 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_5, label %Row_Loop5, label %Col_Loop_begin5" [conv/conv_1.cpp:11]   --->   Operation 727 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 728 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 728 'specloopname' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 729 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_5, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 730 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i10 %tmp_169 to i13" [conv/conv_1.cpp:35]   --->   Operation 731 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 732 [1/1] (1.67ns)   --->   "%add_ln35_8 = add i13 %zext_ln35_16, -4032" [conv/conv_1.cpp:35]   --->   Operation 732 'add' 'add_ln35_8' <Predicate = (!icmp_ln11_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 733 [1/1] (1.76ns)   --->   "br label %26" [conv/conv_1.cpp:14]   --->   Operation 733 'br' <Predicate = (!icmp_ln11_5)> <Delay = 1.76>
ST_47 : Operation 734 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_18) nounwind" [conv/conv_1.cpp:41]   --->   Operation 734 'specregionend' 'empty_43' <Predicate = (icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 735 'specregionbegin' 'tmp_24' <Predicate = (icmp_ln11_5)> <Delay = 0.00>
ST_47 : Operation 736 [1/1] (1.76ns)   --->   "br label %30" [conv/conv_1.cpp:11]   --->   Operation 736 'br' <Predicate = (icmp_ln11_5)> <Delay = 1.76>

State 48 <SV = 7> <Delay = 1.82>
ST_48 : Operation 737 [1/1] (0.00ns)   --->   "%f_0_5 = phi i6 [ 0, %Col_Loop_begin5 ], [ %add_ln14_5, %Filter1_Loop_end5 ]" [conv/conv_1.cpp:14]   --->   Operation 737 'phi' 'f_0_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 738 [1/1] (1.42ns)   --->   "%icmp_ln14_5 = icmp eq i6 %f_0_5, -32" [conv/conv_1.cpp:14]   --->   Operation 738 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 739 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 739 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 740 [1/1] (1.82ns)   --->   "%add_ln14_5 = add i6 %f_0_5, 1" [conv/conv_1.cpp:14]   --->   Operation 740 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 741 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %Col_Loop_end5, label %Filter1_Loop_begin5" [conv/conv_1.cpp:14]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 742 'specloopname' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 743 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i6 %f_0_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 744 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i6 %f_0_5 to i10" [conv/conv_1.cpp:35]   --->   Operation 745 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i6 %f_0_5 to i13" [conv/conv_1.cpp:35]   --->   Operation 746 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 747 [1/1] (1.67ns)   --->   "%add_ln35_11 = add i13 %add_ln35_8, %zext_ln35_22" [conv/conv_1.cpp:35]   --->   Operation 747 'add' 'add_ln35_11' <Predicate = (!icmp_ln14_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i13 %add_ln35_11 to i64" [conv/conv_1.cpp:35]   --->   Operation 748 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 749 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_23" [conv/conv_1.cpp:35]   --->   Operation 749 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 750 [1/1] (1.76ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 750 'br' <Predicate = (!icmp_ln14_5)> <Delay = 1.76>
ST_48 : Operation 751 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_25) nounwind" [conv/conv_1.cpp:40]   --->   Operation 751 'specregionend' 'empty_45' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 752 [1/1] (0.00ns)   --->   "br label %25" [conv/conv_1.cpp:11]   --->   Operation 752 'br' <Predicate = (icmp_ln14_5)> <Delay = 0.00>

State 49 <SV = 8> <Delay = 3.56>
ST_49 : Operation 753 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop_begin5 ], [ %add_ln18_4, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:18]   --->   Operation 753 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 754 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:26]   --->   Operation 754 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_5 to i3" [conv/conv_1.cpp:18]   --->   Operation 755 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 756 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv_1.cpp:18]   --->   Operation 756 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 757 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 757 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 758 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_5, 1" [conv/conv_1.cpp:18]   --->   Operation 758 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 759 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop_end5, label %W_Row_Loop_begin5" [conv/conv_1.cpp:18]   --->   Operation 759 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 760 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 761 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i2 %wr_0_5 to i5" [conv/conv_1.cpp:26]   --->   Operation 762 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_178 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 763 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i4 %tmp_178 to i5" [conv/conv_1.cpp:26]   --->   Operation 764 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 765 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_44, %zext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 765 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 766 [1/1] (1.65ns)   --->   "%add_ln26_5 = add i3 %zext_ln18_2, -3" [conv/conv_1.cpp:26]   --->   Operation 766 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %add_ln26_5, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 767 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i8 %tmp_179 to i9" [conv/conv_1.cpp:26]   --->   Operation 768 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_180 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln26_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 769 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i5 %tmp_180 to i9" [conv/conv_1.cpp:26]   --->   Operation 770 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 771 [1/1] (1.91ns)   --->   "%sub_ln26_11 = sub i9 %zext_ln26_45, %zext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 771 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i9 %sub_ln26_11 to i10" [conv/conv_1.cpp:26]   --->   Operation 772 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 773 [1/1] (1.76ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 773 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_49 : Operation 774 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_5 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:31]   --->   Operation 774 'getelementptr' 'conv_1_bias_addr_5' <Predicate = (icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 775 [2/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv/conv_1.cpp:31]   --->   Operation 775 'load' 'conv_1_bias_load_5' <Predicate = (icmp_ln18_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 50 <SV = 9> <Delay = 6.85>
ST_50 : Operation 776 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_3_5, %29 ]" [conv/conv_1.cpp:26]   --->   Operation 776 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 777 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_5, %29 ]" [conv/conv_1.cpp:21]   --->   Operation 777 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_5 to i5" [conv/conv_1.cpp:21]   --->   Operation 778 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 779 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv_1.cpp:21]   --->   Operation 779 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 780 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 780 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 781 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_5, 1" [conv/conv_1.cpp:21]   --->   Operation 781 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 782 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %29" [conv/conv_1.cpp:21]   --->   Operation 782 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i2 %wc_0_5 to i5" [conv/conv_1.cpp:26]   --->   Operation 783 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 784 [1/1] (1.78ns)   --->   "%add_ln26_60 = add i5 %zext_ln26_56, %sub_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 784 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_197_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_60, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 785 'bitconcatenate' 'tmp_197_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 786 [1/1] (1.73ns)   --->   "%add_ln26_61 = add i10 %zext_ln35_21, %tmp_197_cast" [conv/conv_1.cpp:26]   --->   Operation 786 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i10 %add_ln26_61 to i64" [conv/conv_1.cpp:26]   --->   Operation 787 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 788 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_5 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 788 'getelementptr' 'conv_1_weights_0_add_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 789 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %c_0_5, %zext_ln21_5" [conv/conv_1.cpp:26]   --->   Operation 789 'add' 'add_ln26_20' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i5 %add_ln26_20 to i10" [conv/conv_1.cpp:26]   --->   Operation 790 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 791 [1/1] (1.82ns)   --->   "%add_ln26_62 = add i10 %zext_ln26_59, %sext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 791 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i10 %add_ln26_62 to i64" [conv/conv_1.cpp:26]   --->   Operation 792 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 793 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 793 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 794 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_5 = load float* %conv_1_weights_0_add_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 794 'load' 'conv_1_weights_0_loa_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_50 : Operation 795 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 795 'load' 'conv_input_load_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_50 : Operation 796 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_41) nounwind" [conv/conv_1.cpp:30]   --->   Operation 796 'specregionend' 'empty_49' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 797 [1/1] (0.00ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 797 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 51 <SV = 10> <Delay = 15.6>
ST_51 : Operation 798 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_5 = load float* %conv_1_weights_0_add_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 798 'load' 'conv_1_weights_0_loa_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_51 : Operation 799 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 799 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_51 : Operation 800 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_loa_5, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 800 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 11> <Delay = 34.9>
ST_52 : Operation 801 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_loa_5, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 801 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 802 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 802 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 12> <Delay = 22.5>
ST_53 : Operation 803 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 803 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 804 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 804 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 805 [1/1] (0.00ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 805 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 9> <Delay = 25.8>
ST_54 : Operation 806 [1/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv/conv_1.cpp:31]   --->   Operation 806 'load' 'conv_1_bias_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_54 : Operation 807 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv/conv_1.cpp:31]   --->   Operation 807 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 10> <Delay = 33.5>
ST_55 : Operation 808 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv/conv_1.cpp:31]   --->   Operation 808 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 809 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv_1.cpp:34]   --->   Operation 809 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 810 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv_1.cpp:34]   --->   Operation 811 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 812 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_39, -1" [conv/conv_1.cpp:34]   --->   Operation 812 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 813 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv_1.cpp:34]   --->   Operation 813 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv_1.cpp:34]   --->   Operation 814 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 815 [1/1] (6.78ns)   --->   "%tmp_40 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 815 'fcmp' 'tmp_40' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_40" [conv/conv_1.cpp:34]   --->   Operation 816 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 817 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 817 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 818 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv_1.cpp:35]   --->   Operation 818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_55 : Operation 819 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_32) nounwind" [conv/conv_1.cpp:39]   --->   Operation 819 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 820 [1/1] (0.00ns)   --->   "br label %26" [conv/conv_1.cpp:14]   --->   Operation 820 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 7> <Delay = 1.78>
ST_56 : Operation 821 [1/1] (0.00ns)   --->   "%c_0_6 = phi i5 [ 0, %Row_Loop5 ], [ %add_ln11_6, %Col_Loop_end6 ]" [conv/conv_1.cpp:11]   --->   Operation 821 'phi' 'c_0_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 822 [1/1] (1.36ns)   --->   "%icmp_ln11_6 = icmp eq i5 %c_0_6, -6" [conv/conv_1.cpp:11]   --->   Operation 822 'icmp' 'icmp_ln11_6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 823 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 823 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 824 [1/1] (1.78ns)   --->   "%add_ln11_6 = add i5 %c_0_6, 1" [conv/conv_1.cpp:11]   --->   Operation 824 'add' 'add_ln11_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 825 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_6, label %Row_Loop6, label %Col_Loop_begin6" [conv/conv_1.cpp:11]   --->   Operation 825 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 826 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 826 'specloopname' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 827 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_173 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_6, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 828 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i10 %tmp_173 to i13" [conv/conv_1.cpp:35]   --->   Operation 829 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 830 [1/1] (1.67ns)   --->   "%add_ln35_10 = add i13 %zext_ln35_20, -3200" [conv/conv_1.cpp:35]   --->   Operation 830 'add' 'add_ln35_10' <Predicate = (!icmp_ln11_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 831 [1/1] (1.76ns)   --->   "br label %31" [conv/conv_1.cpp:14]   --->   Operation 831 'br' <Predicate = (!icmp_ln11_6)> <Delay = 1.76>
ST_56 : Operation 832 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_24) nounwind" [conv/conv_1.cpp:41]   --->   Operation 832 'specregionend' 'empty_51' <Predicate = (icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 833 'specregionbegin' 'tmp_30' <Predicate = (icmp_ln11_6)> <Delay = 0.00>
ST_56 : Operation 834 [1/1] (1.76ns)   --->   "br label %35" [conv/conv_1.cpp:11]   --->   Operation 834 'br' <Predicate = (icmp_ln11_6)> <Delay = 1.76>

State 57 <SV = 8> <Delay = 1.82>
ST_57 : Operation 835 [1/1] (0.00ns)   --->   "%f_0_6 = phi i6 [ 0, %Col_Loop_begin6 ], [ %add_ln14_6, %Filter1_Loop_end6 ]" [conv/conv_1.cpp:14]   --->   Operation 835 'phi' 'f_0_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 836 [1/1] (1.42ns)   --->   "%icmp_ln14_6 = icmp eq i6 %f_0_6, -32" [conv/conv_1.cpp:14]   --->   Operation 836 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 837 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 837 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 838 [1/1] (1.82ns)   --->   "%add_ln14_6 = add i6 %f_0_6, 1" [conv/conv_1.cpp:14]   --->   Operation 838 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 839 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %Col_Loop_end6, label %Filter1_Loop_begin6" [conv/conv_1.cpp:14]   --->   Operation 839 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 840 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 840 'specloopname' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 841 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i6 %f_0_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 842 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i6 %f_0_6 to i10" [conv/conv_1.cpp:35]   --->   Operation 843 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i6 %f_0_6 to i13" [conv/conv_1.cpp:35]   --->   Operation 844 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 845 [1/1] (1.67ns)   --->   "%add_ln35_13 = add i13 %add_ln35_10, %zext_ln35_26" [conv/conv_1.cpp:35]   --->   Operation 845 'add' 'add_ln35_13' <Predicate = (!icmp_ln14_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i13 %add_ln35_13 to i64" [conv/conv_1.cpp:35]   --->   Operation 846 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 847 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv/conv_1.cpp:35]   --->   Operation 847 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 848 [1/1] (1.76ns)   --->   "br label %32" [conv/conv_1.cpp:18]   --->   Operation 848 'br' <Predicate = (!icmp_ln14_6)> <Delay = 1.76>
ST_57 : Operation 849 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_31) nounwind" [conv/conv_1.cpp:40]   --->   Operation 849 'specregionend' 'empty_53' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 850 [1/1] (0.00ns)   --->   "br label %30" [conv/conv_1.cpp:11]   --->   Operation 850 'br' <Predicate = (icmp_ln14_6)> <Delay = 0.00>

State 58 <SV = 9> <Delay = 3.55>
ST_58 : Operation 851 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop_begin6 ], [ %add_ln18_5, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:18]   --->   Operation 851 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 852 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:26]   --->   Operation 852 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_6 to i4" [conv/conv_1.cpp:18]   --->   Operation 853 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 854 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv_1.cpp:18]   --->   Operation 854 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 855 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 855 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 856 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_6, 1" [conv/conv_1.cpp:18]   --->   Operation 856 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 857 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop_end6, label %W_Row_Loop_begin6" [conv/conv_1.cpp:18]   --->   Operation 857 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 858 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 858 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 859 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i2 %wr_0_6 to i5" [conv/conv_1.cpp:26]   --->   Operation 860 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_182 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 861 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i4 %tmp_182 to i5" [conv/conv_1.cpp:26]   --->   Operation 862 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 863 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i5 %zext_ln26_52, %zext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 863 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 864 [1/1] (1.73ns)   --->   "%add_ln26_6 = add i4 %zext_ln18_3, 6" [conv/conv_1.cpp:26]   --->   Operation 864 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_183 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_6, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 865 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i9 %tmp_183 to i10" [conv/conv_1.cpp:26]   --->   Operation 866 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_184 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 867 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i6 %tmp_184 to i10" [conv/conv_1.cpp:26]   --->   Operation 868 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 869 [1/1] (1.82ns)   --->   "%sub_ln26_13 = sub i10 %zext_ln26_54, %zext_ln26_55" [conv/conv_1.cpp:26]   --->   Operation 869 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i10 %sub_ln26_13 to i11" [conv/conv_1.cpp:26]   --->   Operation 870 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 871 [1/1] (1.76ns)   --->   "br label %33" [conv/conv_1.cpp:21]   --->   Operation 871 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_58 : Operation 872 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_6 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_23" [conv/conv_1.cpp:31]   --->   Operation 872 'getelementptr' 'conv_1_bias_addr_6' <Predicate = (icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 873 [2/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv/conv_1.cpp:31]   --->   Operation 873 'load' 'conv_1_bias_load_6' <Predicate = (icmp_ln18_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 59 <SV = 10> <Delay = 6.76>
ST_59 : Operation 874 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_3_6, %34 ]" [conv/conv_1.cpp:26]   --->   Operation 874 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 875 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_6, %34 ]" [conv/conv_1.cpp:21]   --->   Operation 875 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_6 to i5" [conv/conv_1.cpp:21]   --->   Operation 876 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 877 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv_1.cpp:21]   --->   Operation 877 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 878 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 878 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 879 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_6, 1" [conv/conv_1.cpp:21]   --->   Operation 879 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 880 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %34" [conv/conv_1.cpp:21]   --->   Operation 880 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i2 %wc_0_6 to i5" [conv/conv_1.cpp:26]   --->   Operation 881 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 882 [1/1] (1.78ns)   --->   "%add_ln26_63 = add i5 %zext_ln26_65, %sub_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 882 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_203_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_63, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 883 'bitconcatenate' 'tmp_203_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 884 [1/1] (1.73ns)   --->   "%add_ln26_64 = add i10 %zext_ln35_25, %tmp_203_cast" [conv/conv_1.cpp:26]   --->   Operation 884 'add' 'add_ln26_64' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i10 %add_ln26_64 to i64" [conv/conv_1.cpp:26]   --->   Operation 885 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 886 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_6 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 886 'getelementptr' 'conv_1_weights_0_add_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 887 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %c_0_6, %zext_ln21_6" [conv/conv_1.cpp:26]   --->   Operation 887 'add' 'add_ln26_24' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i5 %add_ln26_24 to i11" [conv/conv_1.cpp:26]   --->   Operation 888 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 889 [1/1] (1.73ns)   --->   "%add_ln26_65 = add i11 %zext_ln26_67, %sext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 889 'add' 'add_ln26_65' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i11 %add_ln26_65 to i64" [conv/conv_1.cpp:26]   --->   Operation 890 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 891 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 891 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 892 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_6 = load float* %conv_1_weights_0_add_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 892 'load' 'conv_1_weights_0_loa_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_59 : Operation 893 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 893 'load' 'conv_input_load_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_59 : Operation 894 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_47) nounwind" [conv/conv_1.cpp:30]   --->   Operation 894 'specregionend' 'empty_57' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 895 [1/1] (0.00ns)   --->   "br label %32" [conv/conv_1.cpp:18]   --->   Operation 895 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 60 <SV = 11> <Delay = 15.6>
ST_60 : Operation 896 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_6 = load float* %conv_1_weights_0_add_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 896 'load' 'conv_1_weights_0_loa_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_60 : Operation 897 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 897 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_60 : Operation 898 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_loa_6, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 898 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 12> <Delay = 34.9>
ST_61 : Operation 899 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_loa_6, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 899 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 900 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 900 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 22.5>
ST_62 : Operation 901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 901 'specloopname' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 902 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 902 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 903 [1/1] (0.00ns)   --->   "br label %33" [conv/conv_1.cpp:21]   --->   Operation 903 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 10> <Delay = 25.8>
ST_63 : Operation 904 [1/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv/conv_1.cpp:31]   --->   Operation 904 'load' 'conv_1_bias_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_63 : Operation 905 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv/conv_1.cpp:31]   --->   Operation 905 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 33.5>
ST_64 : Operation 906 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv/conv_1.cpp:31]   --->   Operation 906 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv_1.cpp:34]   --->   Operation 907 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 908 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv_1.cpp:34]   --->   Operation 909 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 910 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_45, -1" [conv/conv_1.cpp:34]   --->   Operation 910 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 911 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv_1.cpp:34]   --->   Operation 911 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv_1.cpp:34]   --->   Operation 912 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 913 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 913 'fcmp' 'tmp_46' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_46" [conv/conv_1.cpp:34]   --->   Operation 914 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 915 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 915 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 916 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv_1.cpp:35]   --->   Operation 916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_64 : Operation 917 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_38) nounwind" [conv/conv_1.cpp:39]   --->   Operation 917 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 918 [1/1] (0.00ns)   --->   "br label %31" [conv/conv_1.cpp:14]   --->   Operation 918 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 8> <Delay = 1.78>
ST_65 : Operation 919 [1/1] (0.00ns)   --->   "%c_0_7 = phi i5 [ 0, %Row_Loop6 ], [ %add_ln11_7, %Col_Loop_end7 ]" [conv/conv_1.cpp:11]   --->   Operation 919 'phi' 'c_0_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 920 [1/1] (1.36ns)   --->   "%icmp_ln11_7 = icmp eq i5 %c_0_7, -6" [conv/conv_1.cpp:11]   --->   Operation 920 'icmp' 'icmp_ln11_7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 921 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 921 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 922 [1/1] (1.78ns)   --->   "%add_ln11_7 = add i5 %c_0_7, 1" [conv/conv_1.cpp:11]   --->   Operation 922 'add' 'add_ln11_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 923 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_7, label %Row_Loop7, label %Col_Loop_begin7" [conv/conv_1.cpp:11]   --->   Operation 923 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 924 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 924 'specloopname' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 925 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_177 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_7, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 926 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i10 %tmp_177 to i13" [conv/conv_1.cpp:35]   --->   Operation 927 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 928 [1/1] (1.67ns)   --->   "%add_ln35_12 = add i13 %zext_ln35_24, -2368" [conv/conv_1.cpp:35]   --->   Operation 928 'add' 'add_ln35_12' <Predicate = (!icmp_ln11_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 929 [1/1] (1.76ns)   --->   "br label %36" [conv/conv_1.cpp:14]   --->   Operation 929 'br' <Predicate = (!icmp_ln11_7)> <Delay = 1.76>
ST_65 : Operation 930 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_30) nounwind" [conv/conv_1.cpp:41]   --->   Operation 930 'specregionend' 'empty_59' <Predicate = (icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 931 'specregionbegin' 'tmp_36' <Predicate = (icmp_ln11_7)> <Delay = 0.00>
ST_65 : Operation 932 [1/1] (1.76ns)   --->   "br label %40" [conv/conv_1.cpp:11]   --->   Operation 932 'br' <Predicate = (icmp_ln11_7)> <Delay = 1.76>

State 66 <SV = 9> <Delay = 1.82>
ST_66 : Operation 933 [1/1] (0.00ns)   --->   "%f_0_7 = phi i6 [ 0, %Col_Loop_begin7 ], [ %add_ln14_7, %Filter1_Loop_end7 ]" [conv/conv_1.cpp:14]   --->   Operation 933 'phi' 'f_0_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 934 [1/1] (1.42ns)   --->   "%icmp_ln14_7 = icmp eq i6 %f_0_7, -32" [conv/conv_1.cpp:14]   --->   Operation 934 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 935 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 935 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 936 [1/1] (1.82ns)   --->   "%add_ln14_7 = add i6 %f_0_7, 1" [conv/conv_1.cpp:14]   --->   Operation 936 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 937 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %Col_Loop_end7, label %Filter1_Loop_begin7" [conv/conv_1.cpp:14]   --->   Operation 937 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 938 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 938 'specloopname' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 939 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i6 %f_0_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 940 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i6 %f_0_7 to i10" [conv/conv_1.cpp:35]   --->   Operation 941 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i6 %f_0_7 to i13" [conv/conv_1.cpp:35]   --->   Operation 942 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 943 [1/1] (1.67ns)   --->   "%add_ln35_15 = add i13 %add_ln35_12, %zext_ln35_30" [conv/conv_1.cpp:35]   --->   Operation 943 'add' 'add_ln35_15' <Predicate = (!icmp_ln14_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i13 %add_ln35_15 to i64" [conv/conv_1.cpp:35]   --->   Operation 944 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 945 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv/conv_1.cpp:35]   --->   Operation 945 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 946 [1/1] (1.76ns)   --->   "br label %37" [conv/conv_1.cpp:18]   --->   Operation 946 'br' <Predicate = (!icmp_ln14_7)> <Delay = 1.76>
ST_66 : Operation 947 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_37) nounwind" [conv/conv_1.cpp:40]   --->   Operation 947 'specregionend' 'empty_61' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 948 [1/1] (0.00ns)   --->   "br label %35" [conv/conv_1.cpp:11]   --->   Operation 948 'br' <Predicate = (icmp_ln14_7)> <Delay = 0.00>

State 67 <SV = 10> <Delay = 3.55>
ST_67 : Operation 949 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop_begin7 ], [ %add_ln18_6, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:18]   --->   Operation 949 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 950 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:26]   --->   Operation 950 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_7 to i4" [conv/conv_1.cpp:18]   --->   Operation 951 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 952 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv_1.cpp:18]   --->   Operation 952 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 953 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 953 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 954 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_7, 1" [conv/conv_1.cpp:18]   --->   Operation 954 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 955 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop_end7, label %W_Row_Loop_begin7" [conv/conv_1.cpp:18]   --->   Operation 955 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 956 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 957 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i2 %wr_0_7 to i5" [conv/conv_1.cpp:26]   --->   Operation 958 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_186 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 959 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i4 %tmp_186 to i5" [conv/conv_1.cpp:26]   --->   Operation 960 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 961 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i5 %zext_ln26_61, %zext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 961 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 962 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i4 %zext_ln18_4, 7" [conv/conv_1.cpp:26]   --->   Operation 962 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_187 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_7, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 963 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i9 %tmp_187 to i10" [conv/conv_1.cpp:26]   --->   Operation 964 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_188 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 965 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i6 %tmp_188 to i10" [conv/conv_1.cpp:26]   --->   Operation 966 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 967 [1/1] (1.82ns)   --->   "%sub_ln26_15 = sub i10 %zext_ln26_62, %zext_ln26_64" [conv/conv_1.cpp:26]   --->   Operation 967 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i10 %sub_ln26_15 to i11" [conv/conv_1.cpp:26]   --->   Operation 968 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 969 [1/1] (1.76ns)   --->   "br label %38" [conv/conv_1.cpp:21]   --->   Operation 969 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_67 : Operation 970 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_7 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_28" [conv/conv_1.cpp:31]   --->   Operation 970 'getelementptr' 'conv_1_bias_addr_7' <Predicate = (icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 971 [2/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv/conv_1.cpp:31]   --->   Operation 971 'load' 'conv_1_bias_load_7' <Predicate = (icmp_ln18_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 68 <SV = 11> <Delay = 6.76>
ST_68 : Operation 972 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_3_7, %39 ]" [conv/conv_1.cpp:26]   --->   Operation 972 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 973 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_7, %39 ]" [conv/conv_1.cpp:21]   --->   Operation 973 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_7 to i5" [conv/conv_1.cpp:21]   --->   Operation 974 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 975 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv_1.cpp:21]   --->   Operation 975 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 976 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 976 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 977 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_7, 1" [conv/conv_1.cpp:21]   --->   Operation 977 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 978 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %39" [conv/conv_1.cpp:21]   --->   Operation 978 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i2 %wc_0_7 to i5" [conv/conv_1.cpp:26]   --->   Operation 979 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 980 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i5 %zext_ln26_74, %sub_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 980 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_209_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_66, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 981 'bitconcatenate' 'tmp_209_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 982 [1/1] (1.73ns)   --->   "%add_ln26_67 = add i10 %zext_ln35_29, %tmp_209_cast" [conv/conv_1.cpp:26]   --->   Operation 982 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i10 %add_ln26_67 to i64" [conv/conv_1.cpp:26]   --->   Operation 983 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 984 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_7 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_75" [conv/conv_1.cpp:26]   --->   Operation 984 'getelementptr' 'conv_1_weights_0_add_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 985 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %c_0_7, %zext_ln21_7" [conv/conv_1.cpp:26]   --->   Operation 985 'add' 'add_ln26_26' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i5 %add_ln26_26 to i11" [conv/conv_1.cpp:26]   --->   Operation 986 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 987 [1/1] (1.73ns)   --->   "%add_ln26_68 = add i11 %zext_ln26_76, %sext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 987 'add' 'add_ln26_68' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i11 %add_ln26_68 to i64" [conv/conv_1.cpp:26]   --->   Operation 988 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 989 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 989 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 990 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_7 = load float* %conv_1_weights_0_add_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 990 'load' 'conv_1_weights_0_loa_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_68 : Operation 991 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 991 'load' 'conv_input_load_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_68 : Operation 992 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_53) nounwind" [conv/conv_1.cpp:30]   --->   Operation 992 'specregionend' 'empty_65' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 993 [1/1] (0.00ns)   --->   "br label %37" [conv/conv_1.cpp:18]   --->   Operation 993 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 69 <SV = 12> <Delay = 15.6>
ST_69 : Operation 994 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_7 = load float* %conv_1_weights_0_add_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 994 'load' 'conv_1_weights_0_loa_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_69 : Operation 995 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 995 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 996 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_loa_7, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 996 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 13> <Delay = 34.9>
ST_70 : Operation 997 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_loa_7, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 997 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 998 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 998 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 14> <Delay = 22.5>
ST_71 : Operation 999 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 999 'specloopname' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1000 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 1000 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1001 [1/1] (0.00ns)   --->   "br label %38" [conv/conv_1.cpp:21]   --->   Operation 1001 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 11> <Delay = 25.8>
ST_72 : Operation 1002 [1/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv/conv_1.cpp:31]   --->   Operation 1002 'load' 'conv_1_bias_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_72 : Operation 1003 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv/conv_1.cpp:31]   --->   Operation 1003 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 12> <Delay = 33.5>
ST_73 : Operation 1004 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv/conv_1.cpp:31]   --->   Operation 1004 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv_1.cpp:34]   --->   Operation 1005 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1006 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv_1.cpp:34]   --->   Operation 1007 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_51, -1" [conv/conv_1.cpp:34]   --->   Operation 1008 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1009 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv_1.cpp:34]   --->   Operation 1009 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv_1.cpp:34]   --->   Operation 1010 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1011 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1011 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_52" [conv/conv_1.cpp:34]   --->   Operation 1012 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1013 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1013 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1014 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv_1.cpp:35]   --->   Operation 1014 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_73 : Operation 1015 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_44) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1015 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1016 [1/1] (0.00ns)   --->   "br label %36" [conv/conv_1.cpp:14]   --->   Operation 1016 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 9> <Delay = 1.78>
ST_74 : Operation 1017 [1/1] (0.00ns)   --->   "%c_0_8 = phi i5 [ 0, %Row_Loop7 ], [ %add_ln11_8, %Col_Loop_end8 ]" [conv/conv_1.cpp:11]   --->   Operation 1017 'phi' 'c_0_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1018 [1/1] (1.36ns)   --->   "%icmp_ln11_8 = icmp eq i5 %c_0_8, -6" [conv/conv_1.cpp:11]   --->   Operation 1018 'icmp' 'icmp_ln11_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1019 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1019 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1020 [1/1] (1.78ns)   --->   "%add_ln11_8 = add i5 %c_0_8, 1" [conv/conv_1.cpp:11]   --->   Operation 1020 'add' 'add_ln11_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1021 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_8, label %Row_Loop8, label %Col_Loop_begin8" [conv/conv_1.cpp:11]   --->   Operation 1021 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1022 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1022 'specloopname' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1023 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_181 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_8, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1024 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i10 %tmp_181 to i12" [conv/conv_1.cpp:35]   --->   Operation 1025 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1026 [1/1] (1.54ns)   --->   "%add_ln35_14 = add i12 %zext_ln35_28, -1536" [conv/conv_1.cpp:35]   --->   Operation 1026 'add' 'add_ln35_14' <Predicate = (!icmp_ln11_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1027 [1/1] (1.76ns)   --->   "br label %41" [conv/conv_1.cpp:14]   --->   Operation 1027 'br' <Predicate = (!icmp_ln11_8)> <Delay = 1.76>
ST_74 : Operation 1028 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_36) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1028 'specregionend' 'empty_67' <Predicate = (icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1029 'specregionbegin' 'tmp_42' <Predicate = (icmp_ln11_8)> <Delay = 0.00>
ST_74 : Operation 1030 [1/1] (1.76ns)   --->   "br label %45" [conv/conv_1.cpp:11]   --->   Operation 1030 'br' <Predicate = (icmp_ln11_8)> <Delay = 1.76>

State 75 <SV = 10> <Delay = 1.82>
ST_75 : Operation 1031 [1/1] (0.00ns)   --->   "%f_0_8 = phi i6 [ 0, %Col_Loop_begin8 ], [ %add_ln14_8, %Filter1_Loop_end8 ]" [conv/conv_1.cpp:14]   --->   Operation 1031 'phi' 'f_0_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1032 [1/1] (1.42ns)   --->   "%icmp_ln14_8 = icmp eq i6 %f_0_8, -32" [conv/conv_1.cpp:14]   --->   Operation 1032 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1033 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1033 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1034 [1/1] (1.82ns)   --->   "%add_ln14_8 = add i6 %f_0_8, 1" [conv/conv_1.cpp:14]   --->   Operation 1034 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1035 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %Col_Loop_end8, label %Filter1_Loop_begin8" [conv/conv_1.cpp:14]   --->   Operation 1035 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1036 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1036 'specloopname' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1037 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i6 %f_0_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 1038 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i6 %f_0_8 to i10" [conv/conv_1.cpp:35]   --->   Operation 1039 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i6 %f_0_8 to i12" [conv/conv_1.cpp:35]   --->   Operation 1040 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1041 [1/1] (1.54ns)   --->   "%add_ln35_17 = add i12 %zext_ln35_34, %add_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 1041 'add' 'add_ln35_17' <Predicate = (!icmp_ln14_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i12 %add_ln35_17 to i13" [conv/conv_1.cpp:35]   --->   Operation 1042 'sext' 'sext_ln35' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i13 %sext_ln35 to i64" [conv/conv_1.cpp:35]   --->   Operation 1043 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1044 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_35" [conv/conv_1.cpp:35]   --->   Operation 1044 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1045 [1/1] (1.76ns)   --->   "br label %42" [conv/conv_1.cpp:18]   --->   Operation 1045 'br' <Predicate = (!icmp_ln14_8)> <Delay = 1.76>
ST_75 : Operation 1046 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_43) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1046 'specregionend' 'empty_69' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1047 [1/1] (0.00ns)   --->   "br label %40" [conv/conv_1.cpp:11]   --->   Operation 1047 'br' <Predicate = (icmp_ln14_8)> <Delay = 0.00>

State 76 <SV = 11> <Delay = 3.25>
ST_76 : Operation 1048 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop_begin8 ], [ %add_ln18_7, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:18]   --->   Operation 1048 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1049 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:26]   --->   Operation 1049 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1050 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv_1.cpp:18]   --->   Operation 1050 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1051 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1051 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1052 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_8, 1" [conv/conv_1.cpp:18]   --->   Operation 1052 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1053 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop_end8, label %W_Row_Loop_begin8" [conv/conv_1.cpp:18]   --->   Operation 1053 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1054 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1054 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1055 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i2 %wr_0_8 to i5" [conv/conv_1.cpp:26]   --->   Operation 1056 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_190 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1057 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i4 %tmp_190 to i5" [conv/conv_1.cpp:26]   --->   Operation 1058 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1059 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_70, %zext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 1059 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_191 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5(i2 -2, i2 %wr_0_8, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1060 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i9 %tmp_191 to i10" [conv/conv_1.cpp:26]   --->   Operation 1061 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_192 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 -2, i2 %wr_0_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1062 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i6 %tmp_192 to i10" [conv/conv_1.cpp:26]   --->   Operation 1063 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1064 [1/1] (1.82ns)   --->   "%sub_ln26_17 = sub i10 %zext_ln26_71, %zext_ln26_72" [conv/conv_1.cpp:26]   --->   Operation 1064 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln18_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i10 %sub_ln26_17 to i11" [conv/conv_1.cpp:26]   --->   Operation 1065 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1066 [1/1] (1.76ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1066 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_76 : Operation 1067 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_8 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_33" [conv/conv_1.cpp:31]   --->   Operation 1067 'getelementptr' 'conv_1_bias_addr_8' <Predicate = (icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1068 [2/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv/conv_1.cpp:31]   --->   Operation 1068 'load' 'conv_1_bias_load_8' <Predicate = (icmp_ln18_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 77 <SV = 12> <Delay = 6.76>
ST_77 : Operation 1069 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_3_8, %44 ]" [conv/conv_1.cpp:26]   --->   Operation 1069 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1070 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_8, %44 ]" [conv/conv_1.cpp:21]   --->   Operation 1070 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_8 to i5" [conv/conv_1.cpp:21]   --->   Operation 1071 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1072 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv_1.cpp:21]   --->   Operation 1072 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1073 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1073 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1074 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_8, 1" [conv/conv_1.cpp:21]   --->   Operation 1074 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1075 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %44" [conv/conv_1.cpp:21]   --->   Operation 1075 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i2 %wc_0_8 to i5" [conv/conv_1.cpp:26]   --->   Operation 1076 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1077 [1/1] (1.78ns)   --->   "%add_ln26_69 = add i5 %zext_ln26_82, %sub_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 1077 'add' 'add_ln26_69' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_215_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_69, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1078 'bitconcatenate' 'tmp_215_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1079 [1/1] (1.73ns)   --->   "%add_ln26_70 = add i10 %zext_ln35_33, %tmp_215_cast" [conv/conv_1.cpp:26]   --->   Operation 1079 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i10 %add_ln26_70 to i64" [conv/conv_1.cpp:26]   --->   Operation 1080 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1081 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_8 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_84" [conv/conv_1.cpp:26]   --->   Operation 1081 'getelementptr' 'conv_1_weights_0_add_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1082 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %c_0_8, %zext_ln21_8" [conv/conv_1.cpp:26]   --->   Operation 1082 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i5 %add_ln26_27 to i11" [conv/conv_1.cpp:26]   --->   Operation 1083 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1084 [1/1] (1.73ns)   --->   "%add_ln26_71 = add i11 %zext_ln26_85, %sext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1084 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i11 %add_ln26_71 to i64" [conv/conv_1.cpp:26]   --->   Operation 1085 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1086 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1086 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1087 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_8 = load float* %conv_1_weights_0_add_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 1087 'load' 'conv_1_weights_0_loa_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_77 : Operation 1088 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 1088 'load' 'conv_input_load_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_77 : Operation 1089 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_59) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1089 'specregionend' 'empty_73' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1090 [1/1] (0.00ns)   --->   "br label %42" [conv/conv_1.cpp:18]   --->   Operation 1090 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 78 <SV = 13> <Delay = 15.6>
ST_78 : Operation 1091 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_8 = load float* %conv_1_weights_0_add_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 1091 'load' 'conv_1_weights_0_loa_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_78 : Operation 1092 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 1092 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_78 : Operation 1093 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_loa_8, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 1093 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 14> <Delay = 34.9>
ST_79 : Operation 1094 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_loa_8, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 1094 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1095 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1095 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 15> <Delay = 22.5>
ST_80 : Operation 1096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1096 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1097 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1097 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1098 [1/1] (0.00ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1098 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 12> <Delay = 25.8>
ST_81 : Operation 1099 [1/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv/conv_1.cpp:31]   --->   Operation 1099 'load' 'conv_1_bias_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_81 : Operation 1100 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv/conv_1.cpp:31]   --->   Operation 1100 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 13> <Delay = 33.5>
ST_82 : Operation 1101 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv/conv_1.cpp:31]   --->   Operation 1101 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv_1.cpp:34]   --->   Operation 1102 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1103 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv_1.cpp:34]   --->   Operation 1104 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1105 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_57, -1" [conv/conv_1.cpp:34]   --->   Operation 1105 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1106 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv_1.cpp:34]   --->   Operation 1106 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv_1.cpp:34]   --->   Operation 1107 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1108 [1/1] (6.78ns)   --->   "%tmp_58 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1108 'fcmp' 'tmp_58' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_58" [conv/conv_1.cpp:34]   --->   Operation 1109 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1110 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1111 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv_1.cpp:35]   --->   Operation 1111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_82 : Operation 1112 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_50) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1112 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1113 [1/1] (0.00ns)   --->   "br label %41" [conv/conv_1.cpp:14]   --->   Operation 1113 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 10> <Delay = 1.81>
ST_83 : Operation 1114 [1/1] (0.00ns)   --->   "%c_0_9 = phi i5 [ 0, %Row_Loop8 ], [ %add_ln11_9, %Col_Loop_end9 ]" [conv/conv_1.cpp:11]   --->   Operation 1114 'phi' 'c_0_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1115 [1/1] (1.36ns)   --->   "%icmp_ln11_9 = icmp eq i5 %c_0_9, -6" [conv/conv_1.cpp:11]   --->   Operation 1115 'icmp' 'icmp_ln11_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1116 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1116 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1117 [1/1] (1.78ns)   --->   "%add_ln11_9 = add i5 %c_0_9, 1" [conv/conv_1.cpp:11]   --->   Operation 1117 'add' 'add_ln11_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_9, label %Row_Loop9, label %Col_Loop_begin9" [conv/conv_1.cpp:11]   --->   Operation 1118 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1119 'specloopname' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1120 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_185 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_9, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1121 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i10 %tmp_185 to i14" [conv/conv_1.cpp:35]   --->   Operation 1122 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1123 [1/1] (1.81ns)   --->   "%add_ln35_16 = add i14 %zext_ln35_32, 7488" [conv/conv_1.cpp:35]   --->   Operation 1123 'add' 'add_ln35_16' <Predicate = (!icmp_ln11_9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1124 [1/1] (1.76ns)   --->   "br label %46" [conv/conv_1.cpp:14]   --->   Operation 1124 'br' <Predicate = (!icmp_ln11_9)> <Delay = 1.76>
ST_83 : Operation 1125 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_42) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1125 'specregionend' 'empty_75' <Predicate = (icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1126 'specregionbegin' 'tmp_48' <Predicate = (icmp_ln11_9)> <Delay = 0.00>
ST_83 : Operation 1127 [1/1] (1.76ns)   --->   "br label %50" [conv/conv_1.cpp:11]   --->   Operation 1127 'br' <Predicate = (icmp_ln11_9)> <Delay = 1.76>

State 84 <SV = 11> <Delay = 1.82>
ST_84 : Operation 1128 [1/1] (0.00ns)   --->   "%f_0_9 = phi i6 [ 0, %Col_Loop_begin9 ], [ %add_ln14_9, %Filter1_Loop_end9 ]" [conv/conv_1.cpp:14]   --->   Operation 1128 'phi' 'f_0_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1129 [1/1] (1.42ns)   --->   "%icmp_ln14_9 = icmp eq i6 %f_0_9, -32" [conv/conv_1.cpp:14]   --->   Operation 1129 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1130 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1130 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1131 [1/1] (1.82ns)   --->   "%add_ln14_9 = add i6 %f_0_9, 1" [conv/conv_1.cpp:14]   --->   Operation 1131 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %Col_Loop_end9, label %Filter1_Loop_begin9" [conv/conv_1.cpp:14]   --->   Operation 1132 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1133 'specloopname' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1134 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i6 %f_0_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 1135 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i6 %f_0_9 to i10" [conv/conv_1.cpp:35]   --->   Operation 1136 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i6 %f_0_9 to i14" [conv/conv_1.cpp:35]   --->   Operation 1137 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1138 [1/1] (1.81ns)   --->   "%add_ln35_19 = add i14 %add_ln35_16, %zext_ln35_38" [conv/conv_1.cpp:35]   --->   Operation 1138 'add' 'add_ln35_19' <Predicate = (!icmp_ln14_9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i14 %add_ln35_19 to i64" [conv/conv_1.cpp:35]   --->   Operation 1139 'zext' 'zext_ln35_39' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1140 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_39" [conv/conv_1.cpp:35]   --->   Operation 1140 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1141 [1/1] (1.76ns)   --->   "br label %47" [conv/conv_1.cpp:18]   --->   Operation 1141 'br' <Predicate = (!icmp_ln14_9)> <Delay = 1.76>
ST_84 : Operation 1142 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_49) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1142 'specregionend' 'empty_77' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1143 [1/1] (0.00ns)   --->   "br label %45" [conv/conv_1.cpp:11]   --->   Operation 1143 'br' <Predicate = (icmp_ln14_9)> <Delay = 0.00>

State 85 <SV = 12> <Delay = 3.55>
ST_85 : Operation 1144 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop_begin9 ], [ %add_ln18_8, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:18]   --->   Operation 1144 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1145 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:26]   --->   Operation 1145 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_9 to i4" [conv/conv_1.cpp:18]   --->   Operation 1146 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1147 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv_1.cpp:18]   --->   Operation 1147 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1148 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1148 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1149 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_9, 1" [conv/conv_1.cpp:18]   --->   Operation 1149 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop_end9, label %W_Row_Loop_begin9" [conv/conv_1.cpp:18]   --->   Operation 1150 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1151 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1152 'specregionbegin' 'tmp_65' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i2 %wr_0_9 to i5" [conv/conv_1.cpp:26]   --->   Operation 1153 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_194 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1154 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i4 %tmp_194 to i5" [conv/conv_1.cpp:26]   --->   Operation 1155 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1156 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i5 %zext_ln26_79, %zext_ln26_77" [conv/conv_1.cpp:26]   --->   Operation 1156 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1157 [1/1] (1.73ns)   --->   "%add_ln26_9 = add i4 %zext_ln18_5, -7" [conv/conv_1.cpp:26]   --->   Operation 1157 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_195 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_9, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1158 'bitconcatenate' 'tmp_195' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i9 %tmp_195 to i10" [conv/conv_1.cpp:26]   --->   Operation 1159 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1160 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i6 %tmp_196 to i10" [conv/conv_1.cpp:26]   --->   Operation 1161 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1162 [1/1] (1.82ns)   --->   "%sub_ln26_19 = sub i10 %zext_ln26_80, %zext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 1162 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i10 %sub_ln26_19 to i11" [conv/conv_1.cpp:26]   --->   Operation 1163 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1164 [1/1] (1.76ns)   --->   "br label %48" [conv/conv_1.cpp:21]   --->   Operation 1164 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_85 : Operation 1165 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_9 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_38" [conv/conv_1.cpp:31]   --->   Operation 1165 'getelementptr' 'conv_1_bias_addr_9' <Predicate = (icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1166 [2/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv/conv_1.cpp:31]   --->   Operation 1166 'load' 'conv_1_bias_load_9' <Predicate = (icmp_ln18_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 86 <SV = 13> <Delay = 6.76>
ST_86 : Operation 1167 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_3_9, %49 ]" [conv/conv_1.cpp:26]   --->   Operation 1167 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1168 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_9, %49 ]" [conv/conv_1.cpp:21]   --->   Operation 1168 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_9 to i5" [conv/conv_1.cpp:21]   --->   Operation 1169 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1170 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv_1.cpp:21]   --->   Operation 1170 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1171 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1171 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1172 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_9, 1" [conv/conv_1.cpp:21]   --->   Operation 1172 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %49" [conv/conv_1.cpp:21]   --->   Operation 1173 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i2 %wc_0_9 to i5" [conv/conv_1.cpp:26]   --->   Operation 1174 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1175 [1/1] (1.78ns)   --->   "%add_ln26_72 = add i5 %zext_ln26_91, %sub_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 1175 'add' 'add_ln26_72' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_221_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_72, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1176 'bitconcatenate' 'tmp_221_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1177 [1/1] (1.73ns)   --->   "%add_ln26_73 = add i10 %zext_ln35_37, %tmp_221_cast" [conv/conv_1.cpp:26]   --->   Operation 1177 'add' 'add_ln26_73' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i10 %add_ln26_73 to i64" [conv/conv_1.cpp:26]   --->   Operation 1178 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1179 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_9 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_92" [conv/conv_1.cpp:26]   --->   Operation 1179 'getelementptr' 'conv_1_weights_0_add_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1180 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %c_0_9, %zext_ln21_9" [conv/conv_1.cpp:26]   --->   Operation 1180 'add' 'add_ln26_28' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i5 %add_ln26_28 to i11" [conv/conv_1.cpp:26]   --->   Operation 1181 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1182 [1/1] (1.73ns)   --->   "%add_ln26_74 = add i11 %zext_ln26_94, %sext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 1182 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i11 %add_ln26_74 to i64" [conv/conv_1.cpp:26]   --->   Operation 1183 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1184 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1184 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1185 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_9 = load float* %conv_1_weights_0_add_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1185 'load' 'conv_1_weights_0_loa_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_86 : Operation 1186 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1186 'load' 'conv_input_load_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_86 : Operation 1187 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_65) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1187 'specregionend' 'empty_81' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1188 [1/1] (0.00ns)   --->   "br label %47" [conv/conv_1.cpp:18]   --->   Operation 1188 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 87 <SV = 14> <Delay = 15.6>
ST_87 : Operation 1189 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_9 = load float* %conv_1_weights_0_add_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1189 'load' 'conv_1_weights_0_loa_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_87 : Operation 1190 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1190 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_87 : Operation 1191 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_loa_9, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 1191 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 15> <Delay = 34.9>
ST_88 : Operation 1192 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_loa_9, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 1192 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1193 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1193 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 16> <Delay = 22.5>
ST_89 : Operation 1194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1195 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1195 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1196 [1/1] (0.00ns)   --->   "br label %48" [conv/conv_1.cpp:21]   --->   Operation 1196 'br' <Predicate = true> <Delay = 0.00>

State 90 <SV = 13> <Delay = 25.8>
ST_90 : Operation 1197 [1/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv/conv_1.cpp:31]   --->   Operation 1197 'load' 'conv_1_bias_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_90 : Operation 1198 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv/conv_1.cpp:31]   --->   Operation 1198 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 14> <Delay = 33.5>
ST_91 : Operation 1199 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv/conv_1.cpp:31]   --->   Operation 1199 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv_1.cpp:34]   --->   Operation 1200 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1201 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv_1.cpp:34]   --->   Operation 1202 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1203 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_63, -1" [conv/conv_1.cpp:34]   --->   Operation 1203 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1204 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv_1.cpp:34]   --->   Operation 1204 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv_1.cpp:34]   --->   Operation 1205 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1206 [1/1] (6.78ns)   --->   "%tmp_64 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1206 'fcmp' 'tmp_64' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_64" [conv/conv_1.cpp:34]   --->   Operation 1207 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1208 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1208 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1209 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv_1.cpp:35]   --->   Operation 1209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_91 : Operation 1210 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_56) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1210 'specregionend' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1211 [1/1] (0.00ns)   --->   "br label %46" [conv/conv_1.cpp:14]   --->   Operation 1211 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 11> <Delay = 1.81>
ST_92 : Operation 1212 [1/1] (0.00ns)   --->   "%c_0_10 = phi i5 [ 0, %Row_Loop9 ], [ %add_ln11_10, %Col_Loop_end10 ]" [conv/conv_1.cpp:11]   --->   Operation 1212 'phi' 'c_0_10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1213 [1/1] (1.36ns)   --->   "%icmp_ln11_10 = icmp eq i5 %c_0_10, -6" [conv/conv_1.cpp:11]   --->   Operation 1213 'icmp' 'icmp_ln11_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1214 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1214 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1215 [1/1] (1.78ns)   --->   "%add_ln11_10 = add i5 %c_0_10, 1" [conv/conv_1.cpp:11]   --->   Operation 1215 'add' 'add_ln11_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_10, label %Row_Loop10, label %Col_Loop_begin10" [conv/conv_1.cpp:11]   --->   Operation 1216 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1217 'specloopname' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1218 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_189 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_10, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1219 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i10 %tmp_189 to i14" [conv/conv_1.cpp:35]   --->   Operation 1220 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1221 [1/1] (1.81ns)   --->   "%add_ln35_18 = add i14 %zext_ln35_36, -8064" [conv/conv_1.cpp:35]   --->   Operation 1221 'add' 'add_ln35_18' <Predicate = (!icmp_ln11_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1222 [1/1] (1.76ns)   --->   "br label %51" [conv/conv_1.cpp:14]   --->   Operation 1222 'br' <Predicate = (!icmp_ln11_10)> <Delay = 1.76>
ST_92 : Operation 1223 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_48) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1223 'specregionend' 'empty_83' <Predicate = (icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1224 'specregionbegin' 'tmp_54' <Predicate = (icmp_ln11_10)> <Delay = 0.00>
ST_92 : Operation 1225 [1/1] (1.76ns)   --->   "br label %55" [conv/conv_1.cpp:11]   --->   Operation 1225 'br' <Predicate = (icmp_ln11_10)> <Delay = 1.76>

State 93 <SV = 12> <Delay = 1.82>
ST_93 : Operation 1226 [1/1] (0.00ns)   --->   "%f_0_10 = phi i6 [ 0, %Col_Loop_begin10 ], [ %add_ln14_10, %Filter1_Loop_end10 ]" [conv/conv_1.cpp:14]   --->   Operation 1226 'phi' 'f_0_10' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1227 [1/1] (1.42ns)   --->   "%icmp_ln14_10 = icmp eq i6 %f_0_10, -32" [conv/conv_1.cpp:14]   --->   Operation 1227 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1228 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1228 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1229 [1/1] (1.82ns)   --->   "%add_ln14_10 = add i6 %f_0_10, 1" [conv/conv_1.cpp:14]   --->   Operation 1229 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1230 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %Col_Loop_end10, label %Filter1_Loop_begin10" [conv/conv_1.cpp:14]   --->   Operation 1230 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1231 'specloopname' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1232 'specregionbegin' 'tmp_62' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i6 %f_0_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 1233 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i6 %f_0_10 to i10" [conv/conv_1.cpp:35]   --->   Operation 1234 'zext' 'zext_ln35_41' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i6 %f_0_10 to i14" [conv/conv_1.cpp:35]   --->   Operation 1235 'zext' 'zext_ln35_42' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1236 [1/1] (1.81ns)   --->   "%add_ln35_21 = add i14 %add_ln35_18, %zext_ln35_42" [conv/conv_1.cpp:35]   --->   Operation 1236 'add' 'add_ln35_21' <Predicate = (!icmp_ln14_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i14 %add_ln35_21 to i64" [conv/conv_1.cpp:35]   --->   Operation 1237 'zext' 'zext_ln35_43' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1238 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_43" [conv/conv_1.cpp:35]   --->   Operation 1238 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1239 [1/1] (1.76ns)   --->   "br label %52" [conv/conv_1.cpp:18]   --->   Operation 1239 'br' <Predicate = (!icmp_ln14_10)> <Delay = 1.76>
ST_93 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_55) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1240 'specregionend' 'empty_85' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1241 [1/1] (0.00ns)   --->   "br label %50" [conv/conv_1.cpp:11]   --->   Operation 1241 'br' <Predicate = (icmp_ln14_10)> <Delay = 0.00>

State 94 <SV = 13> <Delay = 3.55>
ST_94 : Operation 1242 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop_begin10 ], [ %add_ln18_9, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:18]   --->   Operation 1242 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1243 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:26]   --->   Operation 1243 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_10 to i4" [conv/conv_1.cpp:18]   --->   Operation 1244 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1245 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv_1.cpp:18]   --->   Operation 1245 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1246 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1246 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1247 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_10, 1" [conv/conv_1.cpp:18]   --->   Operation 1247 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop_end10, label %W_Row_Loop_begin10" [conv/conv_1.cpp:18]   --->   Operation 1248 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1249 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1250 'specregionbegin' 'tmp_71' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i2 %wr_0_10 to i5" [conv/conv_1.cpp:26]   --->   Operation 1251 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_198 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1252 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i4 %tmp_198 to i5" [conv/conv_1.cpp:26]   --->   Operation 1253 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1254 [1/1] (1.73ns)   --->   "%sub_ln26_20 = sub i5 %zext_ln26_87, %zext_ln26_86" [conv/conv_1.cpp:26]   --->   Operation 1254 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1255 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i4 %zext_ln18_6, -6" [conv/conv_1.cpp:26]   --->   Operation 1255 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_199 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_10, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1256 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i9 %tmp_199 to i10" [conv/conv_1.cpp:26]   --->   Operation 1257 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_200 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1258 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i6 %tmp_200 to i10" [conv/conv_1.cpp:26]   --->   Operation 1259 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1260 [1/1] (1.82ns)   --->   "%sub_ln26_21 = sub i10 %zext_ln26_89, %zext_ln26_90" [conv/conv_1.cpp:26]   --->   Operation 1260 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln18_10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i10 %sub_ln26_21 to i11" [conv/conv_1.cpp:26]   --->   Operation 1261 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1262 [1/1] (1.76ns)   --->   "br label %53" [conv/conv_1.cpp:21]   --->   Operation 1262 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_94 : Operation 1263 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_10 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_43" [conv/conv_1.cpp:31]   --->   Operation 1263 'getelementptr' 'conv_1_bias_addr_10' <Predicate = (icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1264 [2/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv/conv_1.cpp:31]   --->   Operation 1264 'load' 'conv_1_bias_load_10' <Predicate = (icmp_ln18_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 95 <SV = 14> <Delay = 6.76>
ST_95 : Operation 1265 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_3_s, %54 ]" [conv/conv_1.cpp:26]   --->   Operation 1265 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1266 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_10, %54 ]" [conv/conv_1.cpp:21]   --->   Operation 1266 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_10 to i5" [conv/conv_1.cpp:21]   --->   Operation 1267 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1268 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv_1.cpp:21]   --->   Operation 1268 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1269 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1269 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1270 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_10, 1" [conv/conv_1.cpp:21]   --->   Operation 1270 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %54" [conv/conv_1.cpp:21]   --->   Operation 1271 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i2 %wc_0_10 to i5" [conv/conv_1.cpp:26]   --->   Operation 1272 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1273 [1/1] (1.78ns)   --->   "%add_ln26_75 = add i5 %zext_ln26_100, %sub_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 1273 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_227_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_75, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1274 'bitconcatenate' 'tmp_227_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1275 [1/1] (1.73ns)   --->   "%add_ln26_76 = add i10 %zext_ln35_41, %tmp_227_cast" [conv/conv_1.cpp:26]   --->   Operation 1275 'add' 'add_ln26_76' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i10 %add_ln26_76 to i64" [conv/conv_1.cpp:26]   --->   Operation 1276 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1277 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_10 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_101" [conv/conv_1.cpp:26]   --->   Operation 1277 'getelementptr' 'conv_1_weights_0_add_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1278 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %c_0_10, %zext_ln21_10" [conv/conv_1.cpp:26]   --->   Operation 1278 'add' 'add_ln26_29' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i5 %add_ln26_29 to i11" [conv/conv_1.cpp:26]   --->   Operation 1279 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1280 [1/1] (1.73ns)   --->   "%add_ln26_77 = add i11 %zext_ln26_102, %sext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1280 'add' 'add_ln26_77' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i11 %add_ln26_77 to i64" [conv/conv_1.cpp:26]   --->   Operation 1281 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1282 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1282 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1283 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_10 = load float* %conv_1_weights_0_add_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1283 'load' 'conv_1_weights_0_loa_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_95 : Operation 1284 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1284 'load' 'conv_input_load_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_95 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_71) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1285 'specregionend' 'empty_89' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1286 [1/1] (0.00ns)   --->   "br label %52" [conv/conv_1.cpp:18]   --->   Operation 1286 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 96 <SV = 15> <Delay = 15.6>
ST_96 : Operation 1287 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_10 = load float* %conv_1_weights_0_add_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1287 'load' 'conv_1_weights_0_loa_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_96 : Operation 1288 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1288 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_96 : Operation 1289 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_loa_10, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1289 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 16> <Delay = 34.9>
ST_97 : Operation 1290 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_loa_10, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1290 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1291 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1291 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 17> <Delay = 22.5>
ST_98 : Operation 1292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1292 'specloopname' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1293 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1293 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1294 [1/1] (0.00ns)   --->   "br label %53" [conv/conv_1.cpp:21]   --->   Operation 1294 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 14> <Delay = 25.8>
ST_99 : Operation 1295 [1/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv/conv_1.cpp:31]   --->   Operation 1295 'load' 'conv_1_bias_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_99 : Operation 1296 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv/conv_1.cpp:31]   --->   Operation 1296 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 15> <Delay = 33.5>
ST_100 : Operation 1297 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv/conv_1.cpp:31]   --->   Operation 1297 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv_1.cpp:34]   --->   Operation 1298 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1299 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv_1.cpp:34]   --->   Operation 1300 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1301 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_69, -1" [conv/conv_1.cpp:34]   --->   Operation 1301 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1302 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv_1.cpp:34]   --->   Operation 1302 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv_1.cpp:34]   --->   Operation 1303 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1304 [1/1] (6.78ns)   --->   "%tmp_70 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1304 'fcmp' 'tmp_70' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_70" [conv/conv_1.cpp:34]   --->   Operation 1305 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1306 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1306 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1307 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv_1.cpp:35]   --->   Operation 1307 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_100 : Operation 1308 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_62) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1308 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1309 [1/1] (0.00ns)   --->   "br label %51" [conv/conv_1.cpp:14]   --->   Operation 1309 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 12> <Delay = 1.81>
ST_101 : Operation 1310 [1/1] (0.00ns)   --->   "%c_0_11 = phi i5 [ 0, %Row_Loop10 ], [ %add_ln11_11, %Col_Loop_end11 ]" [conv/conv_1.cpp:11]   --->   Operation 1310 'phi' 'c_0_11' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1311 [1/1] (1.36ns)   --->   "%icmp_ln11_11 = icmp eq i5 %c_0_11, -6" [conv/conv_1.cpp:11]   --->   Operation 1311 'icmp' 'icmp_ln11_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1312 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1312 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1313 [1/1] (1.78ns)   --->   "%add_ln11_11 = add i5 %c_0_11, 1" [conv/conv_1.cpp:11]   --->   Operation 1313 'add' 'add_ln11_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1314 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_11, label %Row_Loop11, label %Col_Loop_begin11" [conv/conv_1.cpp:11]   --->   Operation 1314 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1315 'specloopname' <Predicate = (!icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1316 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_193 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_11, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1317 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i10 %tmp_193 to i14" [conv/conv_1.cpp:35]   --->   Operation 1318 'zext' 'zext_ln35_40' <Predicate = (!icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1319 [1/1] (1.81ns)   --->   "%add_ln35_20 = add i14 %zext_ln35_40, -7232" [conv/conv_1.cpp:35]   --->   Operation 1319 'add' 'add_ln35_20' <Predicate = (!icmp_ln11_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1320 [1/1] (1.76ns)   --->   "br label %56" [conv/conv_1.cpp:14]   --->   Operation 1320 'br' <Predicate = (!icmp_ln11_11)> <Delay = 1.76>
ST_101 : Operation 1321 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_54) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1321 'specregionend' 'empty_91' <Predicate = (icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1322 'specregionbegin' 'tmp_60' <Predicate = (icmp_ln11_11)> <Delay = 0.00>
ST_101 : Operation 1323 [1/1] (1.76ns)   --->   "br label %60" [conv/conv_1.cpp:11]   --->   Operation 1323 'br' <Predicate = (icmp_ln11_11)> <Delay = 1.76>

State 102 <SV = 13> <Delay = 1.82>
ST_102 : Operation 1324 [1/1] (0.00ns)   --->   "%f_0_11 = phi i6 [ 0, %Col_Loop_begin11 ], [ %add_ln14_11, %Filter1_Loop_end11 ]" [conv/conv_1.cpp:14]   --->   Operation 1324 'phi' 'f_0_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1325 [1/1] (1.42ns)   --->   "%icmp_ln14_11 = icmp eq i6 %f_0_11, -32" [conv/conv_1.cpp:14]   --->   Operation 1325 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1326 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1326 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1327 [1/1] (1.82ns)   --->   "%add_ln14_11 = add i6 %f_0_11, 1" [conv/conv_1.cpp:14]   --->   Operation 1327 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1328 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_11, label %Col_Loop_end11, label %Filter1_Loop_begin11" [conv/conv_1.cpp:14]   --->   Operation 1328 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1329 'specloopname' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1330 'specregionbegin' 'tmp_68' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i6 %f_0_11 to i64" [conv/conv_1.cpp:26]   --->   Operation 1331 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i6 %f_0_11 to i10" [conv/conv_1.cpp:35]   --->   Operation 1332 'zext' 'zext_ln35_45' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i6 %f_0_11 to i14" [conv/conv_1.cpp:35]   --->   Operation 1333 'zext' 'zext_ln35_46' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1334 [1/1] (1.81ns)   --->   "%add_ln35_23 = add i14 %add_ln35_20, %zext_ln35_46" [conv/conv_1.cpp:35]   --->   Operation 1334 'add' 'add_ln35_23' <Predicate = (!icmp_ln14_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i14 %add_ln35_23 to i64" [conv/conv_1.cpp:35]   --->   Operation 1335 'zext' 'zext_ln35_47' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1336 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_47" [conv/conv_1.cpp:35]   --->   Operation 1336 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1337 [1/1] (1.76ns)   --->   "br label %57" [conv/conv_1.cpp:18]   --->   Operation 1337 'br' <Predicate = (!icmp_ln14_11)> <Delay = 1.76>
ST_102 : Operation 1338 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_61) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1338 'specregionend' 'empty_93' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1339 [1/1] (0.00ns)   --->   "br label %55" [conv/conv_1.cpp:11]   --->   Operation 1339 'br' <Predicate = (icmp_ln14_11)> <Delay = 0.00>

State 103 <SV = 14> <Delay = 3.55>
ST_103 : Operation 1340 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop_begin11 ], [ %add_ln18_10, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:18]   --->   Operation 1340 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1341 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop_begin11 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:26]   --->   Operation 1341 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_11 to i4" [conv/conv_1.cpp:18]   --->   Operation 1342 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1343 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv/conv_1.cpp:18]   --->   Operation 1343 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1344 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1344 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1345 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_11, 1" [conv/conv_1.cpp:18]   --->   Operation 1345 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop_end11, label %W_Row_Loop_begin11" [conv/conv_1.cpp:18]   --->   Operation 1346 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1347 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1348 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i2 %wr_0_11 to i5" [conv/conv_1.cpp:26]   --->   Operation 1349 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_202 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1350 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i4 %tmp_202 to i5" [conv/conv_1.cpp:26]   --->   Operation 1351 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1352 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_96, %zext_ln26_95" [conv/conv_1.cpp:26]   --->   Operation 1352 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1353 [1/1] (1.73ns)   --->   "%add_ln26_11 = add i4 %zext_ln18_7, -5" [conv/conv_1.cpp:26]   --->   Operation 1353 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_203 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_11, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1354 'bitconcatenate' 'tmp_203' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i9 %tmp_203 to i10" [conv/conv_1.cpp:26]   --->   Operation 1355 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_204 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1356 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i6 %tmp_204 to i10" [conv/conv_1.cpp:26]   --->   Operation 1357 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1358 [1/1] (1.82ns)   --->   "%sub_ln26_23 = sub i10 %zext_ln26_97, %zext_ln26_99" [conv/conv_1.cpp:26]   --->   Operation 1358 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i10 %sub_ln26_23 to i11" [conv/conv_1.cpp:26]   --->   Operation 1359 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1360 [1/1] (1.76ns)   --->   "br label %58" [conv/conv_1.cpp:21]   --->   Operation 1360 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_103 : Operation 1361 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_11 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_48" [conv/conv_1.cpp:31]   --->   Operation 1361 'getelementptr' 'conv_1_bias_addr_11' <Predicate = (icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1362 [2/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv/conv_1.cpp:31]   --->   Operation 1362 'load' 'conv_1_bias_load_11' <Predicate = (icmp_ln18_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 104 <SV = 15> <Delay = 6.76>
ST_104 : Operation 1363 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_3_10, %59 ]" [conv/conv_1.cpp:26]   --->   Operation 1363 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1364 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_11, %59 ]" [conv/conv_1.cpp:21]   --->   Operation 1364 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_11 to i5" [conv/conv_1.cpp:21]   --->   Operation 1365 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1366 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv/conv_1.cpp:21]   --->   Operation 1366 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1367 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1367 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1368 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_11, 1" [conv/conv_1.cpp:21]   --->   Operation 1368 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1369 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %59" [conv/conv_1.cpp:21]   --->   Operation 1369 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i2 %wc_0_11 to i5" [conv/conv_1.cpp:26]   --->   Operation 1370 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1371 [1/1] (1.78ns)   --->   "%add_ln26_78 = add i5 %zext_ln26_109, %sub_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1371 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_233_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_78, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1372 'bitconcatenate' 'tmp_233_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1373 [1/1] (1.73ns)   --->   "%add_ln26_79 = add i10 %zext_ln35_45, %tmp_233_cast" [conv/conv_1.cpp:26]   --->   Operation 1373 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i10 %add_ln26_79 to i64" [conv/conv_1.cpp:26]   --->   Operation 1374 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1375 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_11 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_110" [conv/conv_1.cpp:26]   --->   Operation 1375 'getelementptr' 'conv_1_weights_0_add_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1376 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %c_0_11, %zext_ln21_11" [conv/conv_1.cpp:26]   --->   Operation 1376 'add' 'add_ln26_30' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i5 %add_ln26_30 to i11" [conv/conv_1.cpp:26]   --->   Operation 1377 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1378 [1/1] (1.73ns)   --->   "%add_ln26_80 = add i11 %zext_ln26_111, %sext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1378 'add' 'add_ln26_80' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i11 %add_ln26_80 to i64" [conv/conv_1.cpp:26]   --->   Operation 1379 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1380 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1380 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1381 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_11 = load float* %conv_1_weights_0_add_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1381 'load' 'conv_1_weights_0_loa_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_104 : Operation 1382 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1382 'load' 'conv_input_load_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_104 : Operation 1383 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_77) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1383 'specregionend' 'empty_97' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1384 [1/1] (0.00ns)   --->   "br label %57" [conv/conv_1.cpp:18]   --->   Operation 1384 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 105 <SV = 16> <Delay = 15.6>
ST_105 : Operation 1385 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_11 = load float* %conv_1_weights_0_add_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1385 'load' 'conv_1_weights_0_loa_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_105 : Operation 1386 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1386 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_105 : Operation 1387 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_loa_11, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1387 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 17> <Delay = 34.9>
ST_106 : Operation 1388 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_loa_11, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1388 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1389 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1389 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 18> <Delay = 22.5>
ST_107 : Operation 1390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1390 'specloopname' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1391 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1391 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1392 [1/1] (0.00ns)   --->   "br label %58" [conv/conv_1.cpp:21]   --->   Operation 1392 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 15> <Delay = 25.8>
ST_108 : Operation 1393 [1/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv/conv_1.cpp:31]   --->   Operation 1393 'load' 'conv_1_bias_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_108 : Operation 1394 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv/conv_1.cpp:31]   --->   Operation 1394 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 16> <Delay = 33.5>
ST_109 : Operation 1395 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv/conv_1.cpp:31]   --->   Operation 1395 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1396 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv_1.cpp:34]   --->   Operation 1396 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1397 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv_1.cpp:34]   --->   Operation 1398 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1399 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_75, -1" [conv/conv_1.cpp:34]   --->   Operation 1399 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1400 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv_1.cpp:34]   --->   Operation 1400 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv_1.cpp:34]   --->   Operation 1401 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1402 [1/1] (6.78ns)   --->   "%tmp_76 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1402 'fcmp' 'tmp_76' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_76" [conv/conv_1.cpp:34]   --->   Operation 1403 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1404 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1404 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 1405 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv_1.cpp:35]   --->   Operation 1405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_109 : Operation 1406 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_68) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1406 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1407 [1/1] (0.00ns)   --->   "br label %56" [conv/conv_1.cpp:14]   --->   Operation 1407 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 13> <Delay = 1.81>
ST_110 : Operation 1408 [1/1] (0.00ns)   --->   "%c_0_12 = phi i5 [ 0, %Row_Loop11 ], [ %add_ln11_12, %Col_Loop_end12 ]" [conv/conv_1.cpp:11]   --->   Operation 1408 'phi' 'c_0_12' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1409 [1/1] (1.36ns)   --->   "%icmp_ln11_12 = icmp eq i5 %c_0_12, -6" [conv/conv_1.cpp:11]   --->   Operation 1409 'icmp' 'icmp_ln11_12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1410 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1410 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1411 [1/1] (1.78ns)   --->   "%add_ln11_12 = add i5 %c_0_12, 1" [conv/conv_1.cpp:11]   --->   Operation 1411 'add' 'add_ln11_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_12, label %Row_Loop12, label %Col_Loop_begin12" [conv/conv_1.cpp:11]   --->   Operation 1412 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1413 'specloopname' <Predicate = (!icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1414 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_197 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_12, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1415 'bitconcatenate' 'tmp_197' <Predicate = (!icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i10 %tmp_197 to i14" [conv/conv_1.cpp:35]   --->   Operation 1416 'zext' 'zext_ln35_44' <Predicate = (!icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1417 [1/1] (1.81ns)   --->   "%add_ln35_22 = add i14 %zext_ln35_44, -6400" [conv/conv_1.cpp:35]   --->   Operation 1417 'add' 'add_ln35_22' <Predicate = (!icmp_ln11_12)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1418 [1/1] (1.76ns)   --->   "br label %61" [conv/conv_1.cpp:14]   --->   Operation 1418 'br' <Predicate = (!icmp_ln11_12)> <Delay = 1.76>
ST_110 : Operation 1419 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_60) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1419 'specregionend' 'empty_99' <Predicate = (icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1420 'specregionbegin' 'tmp_66' <Predicate = (icmp_ln11_12)> <Delay = 0.00>
ST_110 : Operation 1421 [1/1] (1.76ns)   --->   "br label %65" [conv/conv_1.cpp:11]   --->   Operation 1421 'br' <Predicate = (icmp_ln11_12)> <Delay = 1.76>

State 111 <SV = 14> <Delay = 1.82>
ST_111 : Operation 1422 [1/1] (0.00ns)   --->   "%f_0_12 = phi i6 [ 0, %Col_Loop_begin12 ], [ %add_ln14_12, %Filter1_Loop_end12 ]" [conv/conv_1.cpp:14]   --->   Operation 1422 'phi' 'f_0_12' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1423 [1/1] (1.42ns)   --->   "%icmp_ln14_12 = icmp eq i6 %f_0_12, -32" [conv/conv_1.cpp:14]   --->   Operation 1423 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1424 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1424 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1425 [1/1] (1.82ns)   --->   "%add_ln14_12 = add i6 %f_0_12, 1" [conv/conv_1.cpp:14]   --->   Operation 1425 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_12, label %Col_Loop_end12, label %Filter1_Loop_begin12" [conv/conv_1.cpp:14]   --->   Operation 1426 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1427 'specloopname' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1428 'specregionbegin' 'tmp_74' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i6 %f_0_12 to i64" [conv/conv_1.cpp:26]   --->   Operation 1429 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i6 %f_0_12 to i10" [conv/conv_1.cpp:35]   --->   Operation 1430 'zext' 'zext_ln35_49' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i6 %f_0_12 to i14" [conv/conv_1.cpp:35]   --->   Operation 1431 'zext' 'zext_ln35_50' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1432 [1/1] (1.81ns)   --->   "%add_ln35_25 = add i14 %add_ln35_22, %zext_ln35_50" [conv/conv_1.cpp:35]   --->   Operation 1432 'add' 'add_ln35_25' <Predicate = (!icmp_ln14_12)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i14 %add_ln35_25 to i64" [conv/conv_1.cpp:35]   --->   Operation 1433 'zext' 'zext_ln35_51' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1434 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_51" [conv/conv_1.cpp:35]   --->   Operation 1434 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1435 [1/1] (1.76ns)   --->   "br label %62" [conv/conv_1.cpp:18]   --->   Operation 1435 'br' <Predicate = (!icmp_ln14_12)> <Delay = 1.76>
ST_111 : Operation 1436 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_67) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1436 'specregionend' 'empty_101' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1437 [1/1] (0.00ns)   --->   "br label %60" [conv/conv_1.cpp:11]   --->   Operation 1437 'br' <Predicate = (icmp_ln14_12)> <Delay = 0.00>

State 112 <SV = 15> <Delay = 3.25>
ST_112 : Operation 1438 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop_begin12 ], [ %add_ln18_11, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:18]   --->   Operation 1438 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1439 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop_begin12 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:26]   --->   Operation 1439 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1440 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv/conv_1.cpp:18]   --->   Operation 1440 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1441 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1441 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1442 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_12, 1" [conv/conv_1.cpp:18]   --->   Operation 1442 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1443 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop_end12, label %W_Row_Loop_begin12" [conv/conv_1.cpp:18]   --->   Operation 1443 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1444 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1445 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i2 %wr_0_12 to i5" [conv/conv_1.cpp:26]   --->   Operation 1446 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_206 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1447 'bitconcatenate' 'tmp_206' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i4 %tmp_206 to i5" [conv/conv_1.cpp:26]   --->   Operation 1448 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1449 [1/1] (1.73ns)   --->   "%sub_ln26_24 = sub i5 %zext_ln26_105, %zext_ln26_104" [conv/conv_1.cpp:26]   --->   Operation 1449 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_207 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i5(i1 true, i2 %wr_0_12, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1450 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %tmp_207 to i9" [conv/conv_1.cpp:26]   --->   Operation 1451 'sext' 'sext_ln26' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i9 %sext_ln26 to i10" [conv/conv_1.cpp:26]   --->   Operation 1452 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_208 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 true, i2 %wr_0_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1453 'bitconcatenate' 'tmp_208' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i5 %tmp_208 to i6" [conv/conv_1.cpp:26]   --->   Operation 1454 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i6 %sext_ln26_1 to i10" [conv/conv_1.cpp:26]   --->   Operation 1455 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1456 [1/1] (1.82ns)   --->   "%sub_ln26_25 = sub i10 %zext_ln26_106, %zext_ln26_107" [conv/conv_1.cpp:26]   --->   Operation 1456 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i10 %sub_ln26_25 to i11" [conv/conv_1.cpp:26]   --->   Operation 1457 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1458 [1/1] (1.76ns)   --->   "br label %63" [conv/conv_1.cpp:21]   --->   Operation 1458 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_112 : Operation 1459 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_12 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_53" [conv/conv_1.cpp:31]   --->   Operation 1459 'getelementptr' 'conv_1_bias_addr_12' <Predicate = (icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1460 [2/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv/conv_1.cpp:31]   --->   Operation 1460 'load' 'conv_1_bias_load_12' <Predicate = (icmp_ln18_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 113 <SV = 16> <Delay = 6.76>
ST_113 : Operation 1461 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_3_11, %64 ]" [conv/conv_1.cpp:26]   --->   Operation 1461 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1462 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_12, %64 ]" [conv/conv_1.cpp:21]   --->   Operation 1462 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_12 to i5" [conv/conv_1.cpp:21]   --->   Operation 1463 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1464 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv/conv_1.cpp:21]   --->   Operation 1464 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1465 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1465 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1466 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_12, 1" [conv/conv_1.cpp:21]   --->   Operation 1466 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1467 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %64" [conv/conv_1.cpp:21]   --->   Operation 1467 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i2 %wc_0_12 to i5" [conv/conv_1.cpp:26]   --->   Operation 1468 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1469 [1/1] (1.78ns)   --->   "%add_ln26_81 = add i5 %zext_ln26_117, %sub_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1469 'add' 'add_ln26_81' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_239_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_81, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1470 'bitconcatenate' 'tmp_239_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1471 [1/1] (1.73ns)   --->   "%add_ln26_82 = add i10 %zext_ln35_49, %tmp_239_cast" [conv/conv_1.cpp:26]   --->   Operation 1471 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i10 %add_ln26_82 to i64" [conv/conv_1.cpp:26]   --->   Operation 1472 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1473 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_12 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_119" [conv/conv_1.cpp:26]   --->   Operation 1473 'getelementptr' 'conv_1_weights_0_add_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1474 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %c_0_12, %zext_ln21_12" [conv/conv_1.cpp:26]   --->   Operation 1474 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i5 %add_ln26_31 to i11" [conv/conv_1.cpp:26]   --->   Operation 1475 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1476 [1/1] (1.73ns)   --->   "%add_ln26_83 = add i11 %zext_ln26_120, %sext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1476 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i11 %add_ln26_83 to i64" [conv/conv_1.cpp:26]   --->   Operation 1477 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1478 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1478 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1479 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_12 = load float* %conv_1_weights_0_add_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1479 'load' 'conv_1_weights_0_loa_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_113 : Operation 1480 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1480 'load' 'conv_input_load_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_113 : Operation 1481 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_81) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1481 'specregionend' 'empty_105' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1482 [1/1] (0.00ns)   --->   "br label %62" [conv/conv_1.cpp:18]   --->   Operation 1482 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 114 <SV = 17> <Delay = 15.6>
ST_114 : Operation 1483 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_12 = load float* %conv_1_weights_0_add_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1483 'load' 'conv_1_weights_0_loa_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_114 : Operation 1484 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1484 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1485 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_loa_12, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1485 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 18> <Delay = 34.9>
ST_115 : Operation 1486 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_loa_12, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1486 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1487 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1487 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 19> <Delay = 22.5>
ST_116 : Operation 1488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1488 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1489 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1489 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1490 [1/1] (0.00ns)   --->   "br label %63" [conv/conv_1.cpp:21]   --->   Operation 1490 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 16> <Delay = 25.8>
ST_117 : Operation 1491 [1/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv/conv_1.cpp:31]   --->   Operation 1491 'load' 'conv_1_bias_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_117 : Operation 1492 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv/conv_1.cpp:31]   --->   Operation 1492 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 17> <Delay = 33.5>
ST_118 : Operation 1493 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv/conv_1.cpp:31]   --->   Operation 1493 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv_1.cpp:34]   --->   Operation 1494 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1495 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv_1.cpp:34]   --->   Operation 1496 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1497 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_128, -1" [conv/conv_1.cpp:34]   --->   Operation 1497 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1498 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv_1.cpp:34]   --->   Operation 1498 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv_1.cpp:34]   --->   Operation 1499 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1500 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1500 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_129" [conv/conv_1.cpp:34]   --->   Operation 1501 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1502 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1502 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 1503 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv_1.cpp:35]   --->   Operation 1503 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_118 : Operation 1504 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_74) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1504 'specregionend' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1505 [1/1] (0.00ns)   --->   "br label %61" [conv/conv_1.cpp:14]   --->   Operation 1505 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 14> <Delay = 1.81>
ST_119 : Operation 1506 [1/1] (0.00ns)   --->   "%c_0_13 = phi i5 [ 0, %Row_Loop12 ], [ %add_ln11_13, %Col_Loop_end13 ]" [conv/conv_1.cpp:11]   --->   Operation 1506 'phi' 'c_0_13' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1507 [1/1] (1.36ns)   --->   "%icmp_ln11_13 = icmp eq i5 %c_0_13, -6" [conv/conv_1.cpp:11]   --->   Operation 1507 'icmp' 'icmp_ln11_13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1508 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1508 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1509 [1/1] (1.78ns)   --->   "%add_ln11_13 = add i5 %c_0_13, 1" [conv/conv_1.cpp:11]   --->   Operation 1509 'add' 'add_ln11_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1510 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_13, label %Row_Loop13, label %Col_Loop_begin13" [conv/conv_1.cpp:11]   --->   Operation 1510 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1511 'specloopname' <Predicate = (!icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1512 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_201 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_13, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1513 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i10 %tmp_201 to i14" [conv/conv_1.cpp:35]   --->   Operation 1514 'zext' 'zext_ln35_48' <Predicate = (!icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1515 [1/1] (1.81ns)   --->   "%add_ln35_24 = add i14 %zext_ln35_48, -5568" [conv/conv_1.cpp:35]   --->   Operation 1515 'add' 'add_ln35_24' <Predicate = (!icmp_ln11_13)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1516 [1/1] (1.76ns)   --->   "br label %66" [conv/conv_1.cpp:14]   --->   Operation 1516 'br' <Predicate = (!icmp_ln11_13)> <Delay = 1.76>
ST_119 : Operation 1517 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_66) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1517 'specregionend' 'empty_107' <Predicate = (icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1518 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln11_13)> <Delay = 0.00>
ST_119 : Operation 1519 [1/1] (1.76ns)   --->   "br label %70" [conv/conv_1.cpp:11]   --->   Operation 1519 'br' <Predicate = (icmp_ln11_13)> <Delay = 1.76>

State 120 <SV = 15> <Delay = 1.82>
ST_120 : Operation 1520 [1/1] (0.00ns)   --->   "%f_0_13 = phi i6 [ 0, %Col_Loop_begin13 ], [ %add_ln14_13, %Filter1_Loop_end13 ]" [conv/conv_1.cpp:14]   --->   Operation 1520 'phi' 'f_0_13' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1521 [1/1] (1.42ns)   --->   "%icmp_ln14_13 = icmp eq i6 %f_0_13, -32" [conv/conv_1.cpp:14]   --->   Operation 1521 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1522 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1522 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1523 [1/1] (1.82ns)   --->   "%add_ln14_13 = add i6 %f_0_13, 1" [conv/conv_1.cpp:14]   --->   Operation 1523 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1524 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_13, label %Col_Loop_end13, label %Filter1_Loop_begin13" [conv/conv_1.cpp:14]   --->   Operation 1524 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1525 'specloopname' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1526 'specregionbegin' 'tmp_80' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i6 %f_0_13 to i64" [conv/conv_1.cpp:26]   --->   Operation 1527 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i6 %f_0_13 to i10" [conv/conv_1.cpp:35]   --->   Operation 1528 'zext' 'zext_ln35_53' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i6 %f_0_13 to i14" [conv/conv_1.cpp:35]   --->   Operation 1529 'zext' 'zext_ln35_54' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1530 [1/1] (1.81ns)   --->   "%add_ln35_27 = add i14 %add_ln35_24, %zext_ln35_54" [conv/conv_1.cpp:35]   --->   Operation 1530 'add' 'add_ln35_27' <Predicate = (!icmp_ln14_13)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i14 %add_ln35_27 to i64" [conv/conv_1.cpp:35]   --->   Operation 1531 'zext' 'zext_ln35_55' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1532 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_55" [conv/conv_1.cpp:35]   --->   Operation 1532 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1533 [1/1] (1.76ns)   --->   "br label %67" [conv/conv_1.cpp:18]   --->   Operation 1533 'br' <Predicate = (!icmp_ln14_13)> <Delay = 1.76>
ST_120 : Operation 1534 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_73) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1534 'specregionend' 'empty_109' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1535 [1/1] (0.00ns)   --->   "br label %65" [conv/conv_1.cpp:11]   --->   Operation 1535 'br' <Predicate = (icmp_ln14_13)> <Delay = 0.00>

State 121 <SV = 16> <Delay = 3.47>
ST_121 : Operation 1536 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop_begin13 ], [ %add_ln18_12, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:18]   --->   Operation 1536 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1537 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop_begin13 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:26]   --->   Operation 1537 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_13 to i3" [conv/conv_1.cpp:18]   --->   Operation 1538 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1539 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv/conv_1.cpp:18]   --->   Operation 1539 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1540 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1540 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1541 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_13, 1" [conv/conv_1.cpp:18]   --->   Operation 1541 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1542 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop_end13, label %W_Row_Loop_begin13" [conv/conv_1.cpp:18]   --->   Operation 1542 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1543 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1544 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i2 %wr_0_13 to i5" [conv/conv_1.cpp:26]   --->   Operation 1545 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_210 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1546 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i4 %tmp_210 to i5" [conv/conv_1.cpp:26]   --->   Operation 1547 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1548 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i5 %zext_ln26_114, %zext_ln26_112" [conv/conv_1.cpp:26]   --->   Operation 1548 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1549 [1/1] (1.65ns)   --->   "%add_ln26_13 = add i3 %zext_ln18_8, -3" [conv/conv_1.cpp:26]   --->   Operation 1549 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_211 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %add_ln26_13, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1550 'bitconcatenate' 'tmp_211' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %tmp_211 to i9" [conv/conv_1.cpp:26]   --->   Operation 1551 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i9 %sext_ln26_2 to i10" [conv/conv_1.cpp:26]   --->   Operation 1552 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_212 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln26_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1553 'bitconcatenate' 'tmp_212' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i5 %tmp_212 to i6" [conv/conv_1.cpp:26]   --->   Operation 1554 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i6 %sext_ln26_3 to i10" [conv/conv_1.cpp:26]   --->   Operation 1555 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1556 [1/1] (1.82ns)   --->   "%sub_ln26_27 = sub i10 %zext_ln26_115, %zext_ln26_116" [conv/conv_1.cpp:26]   --->   Operation 1556 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i10 %sub_ln26_27 to i11" [conv/conv_1.cpp:26]   --->   Operation 1557 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1558 [1/1] (1.76ns)   --->   "br label %68" [conv/conv_1.cpp:21]   --->   Operation 1558 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_121 : Operation 1559 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_13 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_58" [conv/conv_1.cpp:31]   --->   Operation 1559 'getelementptr' 'conv_1_bias_addr_13' <Predicate = (icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1560 [2/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv/conv_1.cpp:31]   --->   Operation 1560 'load' 'conv_1_bias_load_13' <Predicate = (icmp_ln18_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 122 <SV = 17> <Delay = 6.76>
ST_122 : Operation 1561 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_3_12, %69 ]" [conv/conv_1.cpp:26]   --->   Operation 1561 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1562 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_13, %69 ]" [conv/conv_1.cpp:21]   --->   Operation 1562 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_13 to i5" [conv/conv_1.cpp:21]   --->   Operation 1563 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1564 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv/conv_1.cpp:21]   --->   Operation 1564 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1565 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1565 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1566 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_13, 1" [conv/conv_1.cpp:21]   --->   Operation 1566 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %69" [conv/conv_1.cpp:21]   --->   Operation 1567 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i2 %wc_0_13 to i5" [conv/conv_1.cpp:26]   --->   Operation 1568 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1569 [1/1] (1.78ns)   --->   "%add_ln26_84 = add i5 %zext_ln26_124, %sub_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1569 'add' 'add_ln26_84' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_245_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_84, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1570 'bitconcatenate' 'tmp_245_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1571 [1/1] (1.73ns)   --->   "%add_ln26_85 = add i10 %zext_ln35_53, %tmp_245_cast" [conv/conv_1.cpp:26]   --->   Operation 1571 'add' 'add_ln26_85' <Predicate = (!icmp_ln21_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i10 %add_ln26_85 to i64" [conv/conv_1.cpp:26]   --->   Operation 1572 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1573 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_13 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_125" [conv/conv_1.cpp:26]   --->   Operation 1573 'getelementptr' 'conv_1_weights_0_add_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1574 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i5 %c_0_13, %zext_ln21_13" [conv/conv_1.cpp:26]   --->   Operation 1574 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i5 %add_ln26_32 to i11" [conv/conv_1.cpp:26]   --->   Operation 1575 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1576 [1/1] (1.73ns)   --->   "%add_ln26_86 = add i11 %zext_ln26_126, %sext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1576 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i11 %add_ln26_86 to i64" [conv/conv_1.cpp:26]   --->   Operation 1577 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1578 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1578 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1579 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_13 = load float* %conv_1_weights_0_add_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1579 'load' 'conv_1_weights_0_loa_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_122 : Operation 1580 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1580 'load' 'conv_input_load_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_122 : Operation 1581 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_85) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1581 'specregionend' 'empty_113' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1582 [1/1] (0.00ns)   --->   "br label %67" [conv/conv_1.cpp:18]   --->   Operation 1582 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 123 <SV = 18> <Delay = 15.6>
ST_123 : Operation 1583 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_13 = load float* %conv_1_weights_0_add_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1583 'load' 'conv_1_weights_0_loa_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_123 : Operation 1584 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1584 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_123 : Operation 1585 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_loa_13, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1585 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 19> <Delay = 34.9>
ST_124 : Operation 1586 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_loa_13, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1586 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1587 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1587 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 22.5>
ST_125 : Operation 1588 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1588 'specloopname' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1589 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1589 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1590 [1/1] (0.00ns)   --->   "br label %68" [conv/conv_1.cpp:21]   --->   Operation 1590 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 17> <Delay = 25.8>
ST_126 : Operation 1591 [1/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv/conv_1.cpp:31]   --->   Operation 1591 'load' 'conv_1_bias_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_126 : Operation 1592 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv/conv_1.cpp:31]   --->   Operation 1592 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 18> <Delay = 33.5>
ST_127 : Operation 1593 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv/conv_1.cpp:31]   --->   Operation 1593 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1594 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv_1.cpp:34]   --->   Operation 1594 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1595 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv_1.cpp:34]   --->   Operation 1596 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1597 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_130, -1" [conv/conv_1.cpp:34]   --->   Operation 1597 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1598 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv_1.cpp:34]   --->   Operation 1598 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv_1.cpp:34]   --->   Operation 1599 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1600 [1/1] (6.78ns)   --->   "%tmp_131 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1600 'fcmp' 'tmp_131' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_131" [conv/conv_1.cpp:34]   --->   Operation 1601 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1602 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1602 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1603 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv_1.cpp:35]   --->   Operation 1603 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_127 : Operation 1604 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_80) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1604 'specregionend' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1605 [1/1] (0.00ns)   --->   "br label %66" [conv/conv_1.cpp:14]   --->   Operation 1605 'br' <Predicate = true> <Delay = 0.00>

State 128 <SV = 15> <Delay = 1.81>
ST_128 : Operation 1606 [1/1] (0.00ns)   --->   "%c_0_14 = phi i5 [ 0, %Row_Loop13 ], [ %add_ln11_14, %Col_Loop_end14 ]" [conv/conv_1.cpp:11]   --->   Operation 1606 'phi' 'c_0_14' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1607 [1/1] (1.36ns)   --->   "%icmp_ln11_14 = icmp eq i5 %c_0_14, -6" [conv/conv_1.cpp:11]   --->   Operation 1607 'icmp' 'icmp_ln11_14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1608 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1608 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1609 [1/1] (1.78ns)   --->   "%add_ln11_14 = add i5 %c_0_14, 1" [conv/conv_1.cpp:11]   --->   Operation 1609 'add' 'add_ln11_14' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1610 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_14, label %Row_Loop14, label %Col_Loop_begin14" [conv/conv_1.cpp:11]   --->   Operation 1610 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1611 'specloopname' <Predicate = (!icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1612 'specregionbegin' 'tmp_79' <Predicate = (!icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_205 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_14, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1613 'bitconcatenate' 'tmp_205' <Predicate = (!icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i10 %tmp_205 to i14" [conv/conv_1.cpp:35]   --->   Operation 1614 'zext' 'zext_ln35_52' <Predicate = (!icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1615 [1/1] (1.81ns)   --->   "%add_ln35_26 = add i14 %zext_ln35_52, -4736" [conv/conv_1.cpp:35]   --->   Operation 1615 'add' 'add_ln35_26' <Predicate = (!icmp_ln11_14)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1616 [1/1] (1.76ns)   --->   "br label %71" [conv/conv_1.cpp:14]   --->   Operation 1616 'br' <Predicate = (!icmp_ln11_14)> <Delay = 1.76>
ST_128 : Operation 1617 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_72) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1617 'specregionend' 'empty_115' <Predicate = (icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1618 'specregionbegin' 'tmp_78' <Predicate = (icmp_ln11_14)> <Delay = 0.00>
ST_128 : Operation 1619 [1/1] (1.76ns)   --->   "br label %75" [conv/conv_1.cpp:11]   --->   Operation 1619 'br' <Predicate = (icmp_ln11_14)> <Delay = 1.76>

State 129 <SV = 16> <Delay = 1.82>
ST_129 : Operation 1620 [1/1] (0.00ns)   --->   "%f_0_14 = phi i6 [ 0, %Col_Loop_begin14 ], [ %add_ln14_14, %Filter1_Loop_end14 ]" [conv/conv_1.cpp:14]   --->   Operation 1620 'phi' 'f_0_14' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1621 [1/1] (1.42ns)   --->   "%icmp_ln14_14 = icmp eq i6 %f_0_14, -32" [conv/conv_1.cpp:14]   --->   Operation 1621 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1622 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1622 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1623 [1/1] (1.82ns)   --->   "%add_ln14_14 = add i6 %f_0_14, 1" [conv/conv_1.cpp:14]   --->   Operation 1623 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1624 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_14, label %Col_Loop_end14, label %Filter1_Loop_begin14" [conv/conv_1.cpp:14]   --->   Operation 1624 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1625 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1625 'specloopname' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1626 'specregionbegin' 'tmp_84' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i6 %f_0_14 to i64" [conv/conv_1.cpp:26]   --->   Operation 1627 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i6 %f_0_14 to i10" [conv/conv_1.cpp:35]   --->   Operation 1628 'zext' 'zext_ln35_57' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i6 %f_0_14 to i14" [conv/conv_1.cpp:35]   --->   Operation 1629 'zext' 'zext_ln35_58' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1630 [1/1] (1.81ns)   --->   "%add_ln35_29 = add i14 %add_ln35_26, %zext_ln35_58" [conv/conv_1.cpp:35]   --->   Operation 1630 'add' 'add_ln35_29' <Predicate = (!icmp_ln14_14)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i14 %add_ln35_29 to i64" [conv/conv_1.cpp:35]   --->   Operation 1631 'zext' 'zext_ln35_59' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1632 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_59" [conv/conv_1.cpp:35]   --->   Operation 1632 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1633 [1/1] (1.76ns)   --->   "br label %72" [conv/conv_1.cpp:18]   --->   Operation 1633 'br' <Predicate = (!icmp_ln14_14)> <Delay = 1.76>
ST_129 : Operation 1634 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_79) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1634 'specregionend' 'empty_117' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1635 [1/1] (0.00ns)   --->   "br label %70" [conv/conv_1.cpp:11]   --->   Operation 1635 'br' <Predicate = (icmp_ln14_14)> <Delay = 0.00>

State 130 <SV = 17> <Delay = 3.51>
ST_130 : Operation 1636 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop_begin14 ], [ %add_ln18_13, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:18]   --->   Operation 1636 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1637 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop_begin14 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:26]   --->   Operation 1637 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_14 to i5" [conv/conv_1.cpp:18]   --->   Operation 1638 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1639 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv/conv_1.cpp:18]   --->   Operation 1639 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1640 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1640 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1641 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_14, 1" [conv/conv_1.cpp:18]   --->   Operation 1641 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop_end14, label %W_Row_Loop_begin14" [conv/conv_1.cpp:18]   --->   Operation 1642 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1643 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1644 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_213 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1645 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i4 %tmp_213 to i5" [conv/conv_1.cpp:26]   --->   Operation 1646 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1647 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_121, %zext_ln18_9" [conv/conv_1.cpp:26]   --->   Operation 1647 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1648 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_9, 14" [conv/conv_1.cpp:26]   --->   Operation 1648 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_214 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1649 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i10 %tmp_214 to i11" [conv/conv_1.cpp:26]   --->   Operation 1650 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_215 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1651 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i7 %tmp_215 to i11" [conv/conv_1.cpp:26]   --->   Operation 1652 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1653 [1/1] (1.73ns)   --->   "%sub_ln26_29 = sub i11 %zext_ln26_122, %zext_ln26_123" [conv/conv_1.cpp:26]   --->   Operation 1653 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1654 [1/1] (1.76ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1654 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_130 : Operation 1655 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_14 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_63" [conv/conv_1.cpp:31]   --->   Operation 1655 'getelementptr' 'conv_1_bias_addr_14' <Predicate = (icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1656 [2/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv/conv_1.cpp:31]   --->   Operation 1656 'load' 'conv_1_bias_load_14' <Predicate = (icmp_ln18_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 131 <SV = 18> <Delay = 6.76>
ST_131 : Operation 1657 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_3_13, %74 ]" [conv/conv_1.cpp:26]   --->   Operation 1657 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1658 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_14, %74 ]" [conv/conv_1.cpp:21]   --->   Operation 1658 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_14 to i5" [conv/conv_1.cpp:21]   --->   Operation 1659 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1660 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv/conv_1.cpp:21]   --->   Operation 1660 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1661 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1661 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1662 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_14, 1" [conv/conv_1.cpp:21]   --->   Operation 1662 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1663 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %74" [conv/conv_1.cpp:21]   --->   Operation 1663 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln26_130 = zext i2 %wc_0_14 to i5" [conv/conv_1.cpp:26]   --->   Operation 1664 'zext' 'zext_ln26_130' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1665 [1/1] (1.78ns)   --->   "%add_ln26_87 = add i5 %zext_ln26_130, %sub_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1665 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_251_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_87, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1666 'bitconcatenate' 'tmp_251_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1667 [1/1] (1.73ns)   --->   "%add_ln26_88 = add i10 %zext_ln35_57, %tmp_251_cast" [conv/conv_1.cpp:26]   --->   Operation 1667 'add' 'add_ln26_88' <Predicate = (!icmp_ln21_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln26_131 = zext i10 %add_ln26_88 to i64" [conv/conv_1.cpp:26]   --->   Operation 1668 'zext' 'zext_ln26_131' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1669 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_14 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_131" [conv/conv_1.cpp:26]   --->   Operation 1669 'getelementptr' 'conv_1_weights_0_add_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1670 [1/1] (1.78ns)   --->   "%add_ln26_33 = add i5 %c_0_14, %zext_ln21_14" [conv/conv_1.cpp:26]   --->   Operation 1670 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln26_132 = zext i5 %add_ln26_33 to i11" [conv/conv_1.cpp:26]   --->   Operation 1671 'zext' 'zext_ln26_132' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1672 [1/1] (1.63ns)   --->   "%add_ln26_89 = add i11 %zext_ln26_132, %sub_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1672 'add' 'add_ln26_89' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i11 %add_ln26_89 to i64" [conv/conv_1.cpp:26]   --->   Operation 1673 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1674 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1674 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1675 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_14 = load float* %conv_1_weights_0_add_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1675 'load' 'conv_1_weights_0_loa_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_131 : Operation 1676 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1676 'load' 'conv_input_load_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_131 : Operation 1677 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1677 'specregionend' 'empty_121' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1678 [1/1] (0.00ns)   --->   "br label %72" [conv/conv_1.cpp:18]   --->   Operation 1678 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 132 <SV = 19> <Delay = 15.6>
ST_132 : Operation 1679 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_14 = load float* %conv_1_weights_0_add_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1679 'load' 'conv_1_weights_0_loa_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_132 : Operation 1680 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1680 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_132 : Operation 1681 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_loa_14, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1681 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 20> <Delay = 34.9>
ST_133 : Operation 1682 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_loa_14, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1682 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1683 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1683 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 21> <Delay = 22.5>
ST_134 : Operation 1684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1684 'specloopname' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1685 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1685 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1686 [1/1] (0.00ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1686 'br' <Predicate = true> <Delay = 0.00>

State 135 <SV = 18> <Delay = 25.8>
ST_135 : Operation 1687 [1/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv/conv_1.cpp:31]   --->   Operation 1687 'load' 'conv_1_bias_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_135 : Operation 1688 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv/conv_1.cpp:31]   --->   Operation 1688 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 19> <Delay = 33.5>
ST_136 : Operation 1689 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv/conv_1.cpp:31]   --->   Operation 1689 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1690 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv_1.cpp:34]   --->   Operation 1690 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1691 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv_1.cpp:34]   --->   Operation 1692 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1693 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_132, -1" [conv/conv_1.cpp:34]   --->   Operation 1693 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1694 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv_1.cpp:34]   --->   Operation 1694 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv_1.cpp:34]   --->   Operation 1695 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1696 [1/1] (6.78ns)   --->   "%tmp_133 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1696 'fcmp' 'tmp_133' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_133" [conv/conv_1.cpp:34]   --->   Operation 1697 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1698 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1698 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1699 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv_1.cpp:35]   --->   Operation 1699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_136 : Operation 1700 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_84) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1700 'specregionend' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1701 [1/1] (0.00ns)   --->   "br label %71" [conv/conv_1.cpp:14]   --->   Operation 1701 'br' <Predicate = true> <Delay = 0.00>

State 137 <SV = 16> <Delay = 1.78>
ST_137 : Operation 1702 [1/1] (0.00ns)   --->   "%c_0_15 = phi i5 [ 0, %Row_Loop14 ], [ %add_ln11_15, %Col_Loop_end15 ]" [conv/conv_1.cpp:11]   --->   Operation 1702 'phi' 'c_0_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1703 [1/1] (1.36ns)   --->   "%icmp_ln11_15 = icmp eq i5 %c_0_15, -6" [conv/conv_1.cpp:11]   --->   Operation 1703 'icmp' 'icmp_ln11_15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1704 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1704 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1705 [1/1] (1.78ns)   --->   "%add_ln11_15 = add i5 %c_0_15, 1" [conv/conv_1.cpp:11]   --->   Operation 1705 'add' 'add_ln11_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_15, label %Row_Loop15, label %Col_Loop_begin15" [conv/conv_1.cpp:11]   --->   Operation 1706 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1707 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1707 'specloopname' <Predicate = (!icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1708 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_209 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_15, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1709 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i10 %tmp_209 to i13" [conv/conv_1.cpp:35]   --->   Operation 1710 'zext' 'zext_ln35_56' <Predicate = (!icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1711 [1/1] (1.67ns)   --->   "%add_ln35_28 = add i13 %zext_ln35_56, -3904" [conv/conv_1.cpp:35]   --->   Operation 1711 'add' 'add_ln35_28' <Predicate = (!icmp_ln11_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1712 [1/1] (1.76ns)   --->   "br label %76" [conv/conv_1.cpp:14]   --->   Operation 1712 'br' <Predicate = (!icmp_ln11_15)> <Delay = 1.76>
ST_137 : Operation 1713 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_78) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1713 'specregionend' 'empty_123' <Predicate = (icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1714 'specregionbegin' 'tmp_82' <Predicate = (icmp_ln11_15)> <Delay = 0.00>
ST_137 : Operation 1715 [1/1] (1.76ns)   --->   "br label %80" [conv/conv_1.cpp:11]   --->   Operation 1715 'br' <Predicate = (icmp_ln11_15)> <Delay = 1.76>

State 138 <SV = 17> <Delay = 1.82>
ST_138 : Operation 1716 [1/1] (0.00ns)   --->   "%f_0_15 = phi i6 [ 0, %Col_Loop_begin15 ], [ %add_ln14_15, %Filter1_Loop_end15 ]" [conv/conv_1.cpp:14]   --->   Operation 1716 'phi' 'f_0_15' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1717 [1/1] (1.42ns)   --->   "%icmp_ln14_15 = icmp eq i6 %f_0_15, -32" [conv/conv_1.cpp:14]   --->   Operation 1717 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1718 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1718 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1719 [1/1] (1.82ns)   --->   "%add_ln14_15 = add i6 %f_0_15, 1" [conv/conv_1.cpp:14]   --->   Operation 1719 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_15, label %Col_Loop_end15, label %Filter1_Loop_begin15" [conv/conv_1.cpp:14]   --->   Operation 1720 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1721 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1721 'specloopname' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1722 'specregionbegin' 'tmp_88' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i6 %f_0_15 to i64" [conv/conv_1.cpp:26]   --->   Operation 1723 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i6 %f_0_15 to i10" [conv/conv_1.cpp:35]   --->   Operation 1724 'zext' 'zext_ln35_60' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i6 %f_0_15 to i13" [conv/conv_1.cpp:35]   --->   Operation 1725 'zext' 'zext_ln35_61' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1726 [1/1] (1.67ns)   --->   "%add_ln35_30 = add i13 %zext_ln35_61, %add_ln35_28" [conv/conv_1.cpp:35]   --->   Operation 1726 'add' 'add_ln35_30' <Predicate = (!icmp_ln14_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i13 %add_ln35_30 to i14" [conv/conv_1.cpp:35]   --->   Operation 1727 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i14 %sext_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 1728 'zext' 'zext_ln35_62' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1729 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_62" [conv/conv_1.cpp:35]   --->   Operation 1729 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1730 [1/1] (1.76ns)   --->   "br label %77" [conv/conv_1.cpp:18]   --->   Operation 1730 'br' <Predicate = (!icmp_ln14_15)> <Delay = 1.76>
ST_138 : Operation 1731 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_83) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1731 'specregionend' 'empty_125' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1732 [1/1] (0.00ns)   --->   "br label %75" [conv/conv_1.cpp:11]   --->   Operation 1732 'br' <Predicate = (icmp_ln14_15)> <Delay = 0.00>

State 139 <SV = 18> <Delay = 3.51>
ST_139 : Operation 1733 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop_begin15 ], [ %add_ln18_14, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:18]   --->   Operation 1733 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1734 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop_begin15 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:26]   --->   Operation 1734 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_15 to i5" [conv/conv_1.cpp:18]   --->   Operation 1735 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1736 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv/conv_1.cpp:18]   --->   Operation 1736 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1737 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1737 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1738 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_15, 1" [conv/conv_1.cpp:18]   --->   Operation 1738 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1739 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop_end15, label %W_Row_Loop_begin15" [conv/conv_1.cpp:18]   --->   Operation 1739 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1740 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1741 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_217 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1742 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i4 %tmp_217 to i5" [conv/conv_1.cpp:26]   --->   Operation 1743 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1744 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i5 %zext_ln26_127, %zext_ln18_10" [conv/conv_1.cpp:26]   --->   Operation 1744 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1745 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_10, 15" [conv/conv_1.cpp:26]   --->   Operation 1745 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_218 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1746 'bitconcatenate' 'tmp_218' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln26_128 = zext i10 %tmp_218 to i11" [conv/conv_1.cpp:26]   --->   Operation 1747 'zext' 'zext_ln26_128' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_219 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1748 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln26_129 = zext i7 %tmp_219 to i11" [conv/conv_1.cpp:26]   --->   Operation 1749 'zext' 'zext_ln26_129' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1750 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_128, %zext_ln26_129" [conv/conv_1.cpp:26]   --->   Operation 1750 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1751 [1/1] (1.76ns)   --->   "br label %78" [conv/conv_1.cpp:21]   --->   Operation 1751 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_139 : Operation 1752 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_15 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_68" [conv/conv_1.cpp:31]   --->   Operation 1752 'getelementptr' 'conv_1_bias_addr_15' <Predicate = (icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1753 [2/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv/conv_1.cpp:31]   --->   Operation 1753 'load' 'conv_1_bias_load_15' <Predicate = (icmp_ln18_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 140 <SV = 19> <Delay = 6.76>
ST_140 : Operation 1754 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_3_14, %79 ]" [conv/conv_1.cpp:26]   --->   Operation 1754 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1755 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_15, %79 ]" [conv/conv_1.cpp:21]   --->   Operation 1755 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_15 to i5" [conv/conv_1.cpp:21]   --->   Operation 1756 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1757 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv/conv_1.cpp:21]   --->   Operation 1757 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1758 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1758 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1759 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_15, 1" [conv/conv_1.cpp:21]   --->   Operation 1759 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1760 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %79" [conv/conv_1.cpp:21]   --->   Operation 1760 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln26_137 = zext i2 %wc_0_15 to i5" [conv/conv_1.cpp:26]   --->   Operation 1761 'zext' 'zext_ln26_137' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1762 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i5 %zext_ln26_137, %sub_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1762 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_257_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_90, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1763 'bitconcatenate' 'tmp_257_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1764 [1/1] (1.73ns)   --->   "%add_ln26_91 = add i10 %zext_ln35_60, %tmp_257_cast" [conv/conv_1.cpp:26]   --->   Operation 1764 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln26_138 = zext i10 %add_ln26_91 to i64" [conv/conv_1.cpp:26]   --->   Operation 1765 'zext' 'zext_ln26_138' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1766 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_15 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_138" [conv/conv_1.cpp:26]   --->   Operation 1766 'getelementptr' 'conv_1_weights_0_add_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1767 [1/1] (1.78ns)   --->   "%add_ln26_34 = add i5 %c_0_15, %zext_ln21_15" [conv/conv_1.cpp:26]   --->   Operation 1767 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln26_139 = zext i5 %add_ln26_34 to i11" [conv/conv_1.cpp:26]   --->   Operation 1768 'zext' 'zext_ln26_139' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1769 [1/1] (1.63ns)   --->   "%add_ln26_92 = add i11 %zext_ln26_139, %sub_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1769 'add' 'add_ln26_92' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i11 %add_ln26_92 to i64" [conv/conv_1.cpp:26]   --->   Operation 1770 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1771 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1771 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1772 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_15 = load float* %conv_1_weights_0_add_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1772 'load' 'conv_1_weights_0_loa_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_140 : Operation 1773 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1773 'load' 'conv_input_load_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_140 : Operation 1774 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_93) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1774 'specregionend' 'empty_129' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1775 [1/1] (0.00ns)   --->   "br label %77" [conv/conv_1.cpp:18]   --->   Operation 1775 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 141 <SV = 20> <Delay = 15.6>
ST_141 : Operation 1776 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_15 = load float* %conv_1_weights_0_add_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1776 'load' 'conv_1_weights_0_loa_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_141 : Operation 1777 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1777 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_141 : Operation 1778 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_loa_15, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1778 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 21> <Delay = 34.9>
ST_142 : Operation 1779 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_loa_15, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1779 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1780 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1780 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 22> <Delay = 22.5>
ST_143 : Operation 1781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1781 'specloopname' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1782 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1782 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1783 [1/1] (0.00ns)   --->   "br label %78" [conv/conv_1.cpp:21]   --->   Operation 1783 'br' <Predicate = true> <Delay = 0.00>

State 144 <SV = 19> <Delay = 25.8>
ST_144 : Operation 1784 [1/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv/conv_1.cpp:31]   --->   Operation 1784 'load' 'conv_1_bias_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_144 : Operation 1785 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv/conv_1.cpp:31]   --->   Operation 1785 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 20> <Delay = 33.5>
ST_145 : Operation 1786 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv/conv_1.cpp:31]   --->   Operation 1786 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1787 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv_1.cpp:34]   --->   Operation 1787 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1788 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv_1.cpp:34]   --->   Operation 1789 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1790 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_134, -1" [conv/conv_1.cpp:34]   --->   Operation 1790 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1791 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv_1.cpp:34]   --->   Operation 1791 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv_1.cpp:34]   --->   Operation 1792 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1793 [1/1] (6.78ns)   --->   "%tmp_135 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1793 'fcmp' 'tmp_135' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_135" [conv/conv_1.cpp:34]   --->   Operation 1794 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1795 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1795 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1796 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv_1.cpp:35]   --->   Operation 1796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_145 : Operation 1797 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_88) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1797 'specregionend' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1798 [1/1] (0.00ns)   --->   "br label %76" [conv/conv_1.cpp:14]   --->   Operation 1798 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 17> <Delay = 1.78>
ST_146 : Operation 1799 [1/1] (0.00ns)   --->   "%c_0_16 = phi i5 [ 0, %Row_Loop15 ], [ %add_ln11_16, %Col_Loop_end16 ]" [conv/conv_1.cpp:11]   --->   Operation 1799 'phi' 'c_0_16' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1800 [1/1] (1.36ns)   --->   "%icmp_ln11_16 = icmp eq i5 %c_0_16, -6" [conv/conv_1.cpp:11]   --->   Operation 1800 'icmp' 'icmp_ln11_16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1801 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1801 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1802 [1/1] (1.78ns)   --->   "%add_ln11_16 = add i5 %c_0_16, 1" [conv/conv_1.cpp:11]   --->   Operation 1802 'add' 'add_ln11_16' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_16, label %Row_Loop16, label %Col_Loop_begin16" [conv/conv_1.cpp:11]   --->   Operation 1803 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1804 'specloopname' <Predicate = (!icmp_ln11_16)> <Delay = 0.00>
ST_146 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1805 'specregionbegin' 'tmp_87' <Predicate = (!icmp_ln11_16)> <Delay = 0.00>
ST_146 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_240_cast = call i16 @_ssdm_op_BitConcatenate.i16.i6.i5.i5(i6 13, i5 %c_0_16, i5 0)" [conv/conv_1.cpp:14]   --->   Operation 1806 'bitconcatenate' 'tmp_240_cast' <Predicate = (!icmp_ln11_16)> <Delay = 0.00>
ST_146 : Operation 1807 [1/1] (1.76ns)   --->   "br label %81" [conv/conv_1.cpp:14]   --->   Operation 1807 'br' <Predicate = (!icmp_ln11_16)> <Delay = 1.76>
ST_146 : Operation 1808 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_82) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1808 'specregionend' 'empty_131' <Predicate = (icmp_ln11_16)> <Delay = 0.00>
ST_146 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1809 'specregionbegin' 'tmp_86' <Predicate = (icmp_ln11_16)> <Delay = 0.00>
ST_146 : Operation 1810 [1/1] (1.76ns)   --->   "br label %85" [conv/conv_1.cpp:11]   --->   Operation 1810 'br' <Predicate = (icmp_ln11_16)> <Delay = 1.76>

State 147 <SV = 18> <Delay = 2.07>
ST_147 : Operation 1811 [1/1] (0.00ns)   --->   "%f_0_16 = phi i6 [ 0, %Col_Loop_begin16 ], [ %add_ln14_16, %Filter1_Loop_end16 ]" [conv/conv_1.cpp:14]   --->   Operation 1811 'phi' 'f_0_16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1812 [1/1] (1.42ns)   --->   "%icmp_ln14_16 = icmp eq i6 %f_0_16, -32" [conv/conv_1.cpp:14]   --->   Operation 1812 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1813 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1813 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1814 [1/1] (1.82ns)   --->   "%add_ln14_16 = add i6 %f_0_16, 1" [conv/conv_1.cpp:14]   --->   Operation 1814 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1815 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_16, label %Col_Loop_end16, label %Filter1_Loop_begin16" [conv/conv_1.cpp:14]   --->   Operation 1815 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1816 'specloopname' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1817 'specregionbegin' 'tmp_92' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i6 %f_0_16 to i64" [conv/conv_1.cpp:26]   --->   Operation 1818 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln35_64 = zext i6 %f_0_16 to i10" [conv/conv_1.cpp:35]   --->   Operation 1819 'zext' 'zext_ln35_64' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln35_65 = zext i6 %f_0_16 to i16" [conv/conv_1.cpp:35]   --->   Operation 1820 'zext' 'zext_ln35_65' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1821 [1/1] (2.07ns)   --->   "%add_ln35_32 = add i16 %tmp_240_cast, %zext_ln35_65" [conv/conv_1.cpp:35]   --->   Operation 1821 'add' 'add_ln35_32' <Predicate = (!icmp_ln14_16)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln35_66 = zext i16 %add_ln35_32 to i64" [conv/conv_1.cpp:35]   --->   Operation 1822 'zext' 'zext_ln35_66' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1823 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_66" [conv/conv_1.cpp:35]   --->   Operation 1823 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1824 [1/1] (1.76ns)   --->   "br label %82" [conv/conv_1.cpp:18]   --->   Operation 1824 'br' <Predicate = (!icmp_ln14_16)> <Delay = 1.76>
ST_147 : Operation 1825 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_87) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1825 'specregionend' 'empty_133' <Predicate = (icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1826 [1/1] (0.00ns)   --->   "br label %80" [conv/conv_1.cpp:11]   --->   Operation 1826 'br' <Predicate = (icmp_ln14_16)> <Delay = 0.00>

State 148 <SV = 19> <Delay = 3.25>
ST_148 : Operation 1827 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop_begin16 ], [ %add_ln18_15, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:18]   --->   Operation 1827 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1828 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop_begin16 ], [ %w_sum_1_16, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:26]   --->   Operation 1828 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1829 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv/conv_1.cpp:18]   --->   Operation 1829 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1830 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1830 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1831 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_16, 1" [conv/conv_1.cpp:18]   --->   Operation 1831 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop_end16, label %W_Row_Loop_begin16" [conv/conv_1.cpp:18]   --->   Operation 1832 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1833 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1833 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1834 'specregionbegin' 'tmp_97' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln26_133 = zext i2 %wr_0_16 to i5" [conv/conv_1.cpp:26]   --->   Operation 1835 'zext' 'zext_ln26_133' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_221 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1836 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln26_134 = zext i4 %tmp_221 to i5" [conv/conv_1.cpp:26]   --->   Operation 1837 'zext' 'zext_ln26_134' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1838 [1/1] (1.73ns)   --->   "%sub_ln26_32 = sub i5 %zext_ln26_134, %zext_ln26_133" [conv/conv_1.cpp:26]   --->   Operation 1838 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_222 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i2.i5(i3 -4, i2 %wr_0_16, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1839 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln26_135 = zext i10 %tmp_222 to i11" [conv/conv_1.cpp:26]   --->   Operation 1840 'zext' 'zext_ln26_135' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_223 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i2.i2(i3 -4, i2 %wr_0_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1841 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln26_136 = zext i7 %tmp_223 to i11" [conv/conv_1.cpp:26]   --->   Operation 1842 'zext' 'zext_ln26_136' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1843 [1/1] (1.73ns)   --->   "%sub_ln26_33 = sub i11 %zext_ln26_135, %zext_ln26_136" [conv/conv_1.cpp:26]   --->   Operation 1843 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1844 [1/1] (1.76ns)   --->   "br label %83" [conv/conv_1.cpp:21]   --->   Operation 1844 'br' <Predicate = (!icmp_ln18_16)> <Delay = 1.76>
ST_148 : Operation 1845 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_16 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_73" [conv/conv_1.cpp:31]   --->   Operation 1845 'getelementptr' 'conv_1_bias_addr_16' <Predicate = (icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1846 [2/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv/conv_1.cpp:31]   --->   Operation 1846 'load' 'conv_1_bias_load_16' <Predicate = (icmp_ln18_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 149 <SV = 20> <Delay = 6.76>
ST_149 : Operation 1847 [1/1] (0.00ns)   --->   "%w_sum_1_16 = phi float [ %w_sum_0_16, %W_Row_Loop_begin16 ], [ %w_sum_3_15, %84 ]" [conv/conv_1.cpp:26]   --->   Operation 1847 'phi' 'w_sum_1_16' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1848 [1/1] (0.00ns)   --->   "%wc_0_16 = phi i2 [ 0, %W_Row_Loop_begin16 ], [ %add_ln21_16, %84 ]" [conv/conv_1.cpp:21]   --->   Operation 1848 'phi' 'wc_0_16' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_16 to i5" [conv/conv_1.cpp:21]   --->   Operation 1849 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1850 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_16, -1" [conv/conv_1.cpp:21]   --->   Operation 1850 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1851 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1851 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1852 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_16, 1" [conv/conv_1.cpp:21]   --->   Operation 1852 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1853 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop_end16, label %84" [conv/conv_1.cpp:21]   --->   Operation 1853 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln26_143 = zext i2 %wc_0_16 to i5" [conv/conv_1.cpp:26]   --->   Operation 1854 'zext' 'zext_ln26_143' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1855 [1/1] (1.78ns)   --->   "%add_ln26_93 = add i5 %zext_ln26_143, %sub_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1855 'add' 'add_ln26_93' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_263_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_93, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1856 'bitconcatenate' 'tmp_263_cast' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1857 [1/1] (1.73ns)   --->   "%add_ln26_94 = add i10 %zext_ln35_64, %tmp_263_cast" [conv/conv_1.cpp:26]   --->   Operation 1857 'add' 'add_ln26_94' <Predicate = (!icmp_ln21_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln26_144 = zext i10 %add_ln26_94 to i64" [conv/conv_1.cpp:26]   --->   Operation 1858 'zext' 'zext_ln26_144' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1859 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_16 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_144" [conv/conv_1.cpp:26]   --->   Operation 1859 'getelementptr' 'conv_1_weights_0_add_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1860 [1/1] (1.78ns)   --->   "%add_ln26_35 = add i5 %c_0_16, %zext_ln21_16" [conv/conv_1.cpp:26]   --->   Operation 1860 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln26_145 = zext i5 %add_ln26_35 to i11" [conv/conv_1.cpp:26]   --->   Operation 1861 'zext' 'zext_ln26_145' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1862 [1/1] (1.63ns)   --->   "%add_ln26_95 = add i11 %zext_ln26_145, %sub_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1862 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i11 %add_ln26_95 to i64" [conv/conv_1.cpp:26]   --->   Operation 1863 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1864 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1864 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1865 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_16 = load float* %conv_1_weights_0_add_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1865 'load' 'conv_1_weights_0_loa_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_149 : Operation 1866 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1866 'load' 'conv_input_load_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_149 : Operation 1867 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_97) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1867 'specregionend' 'empty_137' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 1868 [1/1] (0.00ns)   --->   "br label %82" [conv/conv_1.cpp:18]   --->   Operation 1868 'br' <Predicate = (icmp_ln21_16)> <Delay = 0.00>

State 150 <SV = 21> <Delay = 15.6>
ST_150 : Operation 1869 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_16 = load float* %conv_1_weights_0_add_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1869 'load' 'conv_1_weights_0_loa_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_150 : Operation 1870 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1870 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_150 : Operation 1871 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_loa_16, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1871 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 22> <Delay = 34.9>
ST_151 : Operation 1872 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_loa_16, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1872 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1873 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1873 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 23> <Delay = 22.5>
ST_152 : Operation 1874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1874 'specloopname' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1875 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1875 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1876 [1/1] (0.00ns)   --->   "br label %83" [conv/conv_1.cpp:21]   --->   Operation 1876 'br' <Predicate = true> <Delay = 0.00>

State 153 <SV = 20> <Delay = 25.8>
ST_153 : Operation 1877 [1/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv/conv_1.cpp:31]   --->   Operation 1877 'load' 'conv_1_bias_load_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_153 : Operation 1878 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv/conv_1.cpp:31]   --->   Operation 1878 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 21> <Delay = 33.5>
ST_154 : Operation 1879 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv/conv_1.cpp:31]   --->   Operation 1879 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1880 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv/conv_1.cpp:34]   --->   Operation 1880 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1881 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv/conv_1.cpp:34]   --->   Operation 1882 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1883 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_136, -1" [conv/conv_1.cpp:34]   --->   Operation 1883 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1884 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv/conv_1.cpp:34]   --->   Operation 1884 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv/conv_1.cpp:34]   --->   Operation 1885 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1886 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1886 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_137" [conv/conv_1.cpp:34]   --->   Operation 1887 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1888 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1888 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1889 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv/conv_1.cpp:35]   --->   Operation 1889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_154 : Operation 1890 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_92) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1890 'specregionend' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1891 [1/1] (0.00ns)   --->   "br label %81" [conv/conv_1.cpp:14]   --->   Operation 1891 'br' <Predicate = true> <Delay = 0.00>

State 155 <SV = 18> <Delay = 1.78>
ST_155 : Operation 1892 [1/1] (0.00ns)   --->   "%c_0_17 = phi i5 [ 0, %Row_Loop16 ], [ %add_ln11_17, %Col_Loop_end17 ]" [conv/conv_1.cpp:11]   --->   Operation 1892 'phi' 'c_0_17' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1893 [1/1] (1.36ns)   --->   "%icmp_ln11_17 = icmp eq i5 %c_0_17, -6" [conv/conv_1.cpp:11]   --->   Operation 1893 'icmp' 'icmp_ln11_17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1894 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1894 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1895 [1/1] (1.78ns)   --->   "%add_ln11_17 = add i5 %c_0_17, 1" [conv/conv_1.cpp:11]   --->   Operation 1895 'add' 'add_ln11_17' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1896 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_17, label %Row_Loop17, label %Col_Loop_begin17" [conv/conv_1.cpp:11]   --->   Operation 1896 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1897 'specloopname' <Predicate = (!icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1898 'specregionbegin' 'tmp_91' <Predicate = (!icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_216 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_17, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1899 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i10 %tmp_216 to i13" [conv/conv_1.cpp:35]   --->   Operation 1900 'zext' 'zext_ln35_63' <Predicate = (!icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1901 [1/1] (1.67ns)   --->   "%add_ln35_31 = add i13 %zext_ln35_63, -2240" [conv/conv_1.cpp:35]   --->   Operation 1901 'add' 'add_ln35_31' <Predicate = (!icmp_ln11_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1902 [1/1] (1.76ns)   --->   "br label %86" [conv/conv_1.cpp:14]   --->   Operation 1902 'br' <Predicate = (!icmp_ln11_17)> <Delay = 1.76>
ST_155 : Operation 1903 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_86) nounwind" [conv/conv_1.cpp:41]   --->   Operation 1903 'specregionend' 'empty_139' <Predicate = (icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 1904 'specregionbegin' 'tmp_90' <Predicate = (icmp_ln11_17)> <Delay = 0.00>
ST_155 : Operation 1905 [1/1] (1.76ns)   --->   "br label %90" [conv/conv_1.cpp:11]   --->   Operation 1905 'br' <Predicate = (icmp_ln11_17)> <Delay = 1.76>

State 156 <SV = 19> <Delay = 1.82>
ST_156 : Operation 1906 [1/1] (0.00ns)   --->   "%f_0_17 = phi i6 [ 0, %Col_Loop_begin17 ], [ %add_ln14_17, %Filter1_Loop_end17 ]" [conv/conv_1.cpp:14]   --->   Operation 1906 'phi' 'f_0_17' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1907 [1/1] (1.42ns)   --->   "%icmp_ln14_17 = icmp eq i6 %f_0_17, -32" [conv/conv_1.cpp:14]   --->   Operation 1907 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1908 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1908 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1909 [1/1] (1.82ns)   --->   "%add_ln14_17 = add i6 %f_0_17, 1" [conv/conv_1.cpp:14]   --->   Operation 1909 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1910 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_17, label %Col_Loop_end17, label %Filter1_Loop_begin17" [conv/conv_1.cpp:14]   --->   Operation 1910 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1911 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1911 'specloopname' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1912 'specregionbegin' 'tmp_96' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i6 %f_0_17 to i64" [conv/conv_1.cpp:26]   --->   Operation 1913 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln35_68 = zext i6 %f_0_17 to i10" [conv/conv_1.cpp:35]   --->   Operation 1914 'zext' 'zext_ln35_68' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln35_69 = zext i6 %f_0_17 to i13" [conv/conv_1.cpp:35]   --->   Operation 1915 'zext' 'zext_ln35_69' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1916 [1/1] (1.67ns)   --->   "%add_ln35_34 = add i13 %zext_ln35_69, %add_ln35_31" [conv/conv_1.cpp:35]   --->   Operation 1916 'add' 'add_ln35_34' <Predicate = (!icmp_ln14_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i13 %add_ln35_34 to i14" [conv/conv_1.cpp:35]   --->   Operation 1917 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln35_70 = zext i14 %sext_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 1918 'zext' 'zext_ln35_70' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1919 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_70" [conv/conv_1.cpp:35]   --->   Operation 1919 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1920 [1/1] (1.76ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 1920 'br' <Predicate = (!icmp_ln14_17)> <Delay = 1.76>
ST_156 : Operation 1921 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_91) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1921 'specregionend' 'empty_141' <Predicate = (icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 1922 [1/1] (0.00ns)   --->   "br label %85" [conv/conv_1.cpp:11]   --->   Operation 1922 'br' <Predicate = (icmp_ln14_17)> <Delay = 0.00>

State 157 <SV = 20> <Delay = 3.51>
ST_157 : Operation 1923 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop_begin17 ], [ %add_ln18_16, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:18]   --->   Operation 1923 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1924 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop_begin17 ], [ %w_sum_1_17, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:26]   --->   Operation 1924 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_17 to i5" [conv/conv_1.cpp:18]   --->   Operation 1925 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1926 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv/conv_1.cpp:18]   --->   Operation 1926 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1927 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1927 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1928 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_17, 1" [conv/conv_1.cpp:18]   --->   Operation 1928 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1929 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop_end17, label %W_Row_Loop_begin17" [conv/conv_1.cpp:18]   --->   Operation 1929 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1930 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1930 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1931 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_225 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1932 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln26_140 = zext i4 %tmp_225 to i5" [conv/conv_1.cpp:26]   --->   Operation 1933 'zext' 'zext_ln26_140' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1934 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_140, %zext_ln18_11" [conv/conv_1.cpp:26]   --->   Operation 1934 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1935 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_11, -15" [conv/conv_1.cpp:26]   --->   Operation 1935 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_226 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1936 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln26_141 = zext i10 %tmp_226 to i11" [conv/conv_1.cpp:26]   --->   Operation 1937 'zext' 'zext_ln26_141' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_227 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1938 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln26_142 = zext i7 %tmp_227 to i11" [conv/conv_1.cpp:26]   --->   Operation 1939 'zext' 'zext_ln26_142' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1940 [1/1] (1.73ns)   --->   "%sub_ln26_35 = sub i11 %zext_ln26_141, %zext_ln26_142" [conv/conv_1.cpp:26]   --->   Operation 1940 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1941 [1/1] (1.76ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 1941 'br' <Predicate = (!icmp_ln18_17)> <Delay = 1.76>
ST_157 : Operation 1942 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_17 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_78" [conv/conv_1.cpp:31]   --->   Operation 1942 'getelementptr' 'conv_1_bias_addr_17' <Predicate = (icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 1943 [2/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv/conv_1.cpp:31]   --->   Operation 1943 'load' 'conv_1_bias_load_17' <Predicate = (icmp_ln18_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 158 <SV = 21> <Delay = 6.76>
ST_158 : Operation 1944 [1/1] (0.00ns)   --->   "%w_sum_1_17 = phi float [ %w_sum_0_17, %W_Row_Loop_begin17 ], [ %w_sum_3_16, %89 ]" [conv/conv_1.cpp:26]   --->   Operation 1944 'phi' 'w_sum_1_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1945 [1/1] (0.00ns)   --->   "%wc_0_17 = phi i2 [ 0, %W_Row_Loop_begin17 ], [ %add_ln21_17, %89 ]" [conv/conv_1.cpp:21]   --->   Operation 1945 'phi' 'wc_0_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_17 to i5" [conv/conv_1.cpp:21]   --->   Operation 1946 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1947 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_17, -1" [conv/conv_1.cpp:21]   --->   Operation 1947 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1948 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1948 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1949 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_17, 1" [conv/conv_1.cpp:21]   --->   Operation 1949 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1950 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop_end17, label %89" [conv/conv_1.cpp:21]   --->   Operation 1950 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln26_149 = zext i2 %wc_0_17 to i5" [conv/conv_1.cpp:26]   --->   Operation 1951 'zext' 'zext_ln26_149' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1952 [1/1] (1.78ns)   --->   "%add_ln26_96 = add i5 %zext_ln26_149, %sub_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1952 'add' 'add_ln26_96' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_269_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_96, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1953 'bitconcatenate' 'tmp_269_cast' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1954 [1/1] (1.73ns)   --->   "%add_ln26_97 = add i10 %zext_ln35_68, %tmp_269_cast" [conv/conv_1.cpp:26]   --->   Operation 1954 'add' 'add_ln26_97' <Predicate = (!icmp_ln21_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln26_150 = zext i10 %add_ln26_97 to i64" [conv/conv_1.cpp:26]   --->   Operation 1955 'zext' 'zext_ln26_150' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1956 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_17 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_150" [conv/conv_1.cpp:26]   --->   Operation 1956 'getelementptr' 'conv_1_weights_0_add_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1957 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %c_0_17, %zext_ln21_17" [conv/conv_1.cpp:26]   --->   Operation 1957 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln26_151 = zext i5 %add_ln26_36 to i11" [conv/conv_1.cpp:26]   --->   Operation 1958 'zext' 'zext_ln26_151' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1959 [1/1] (1.63ns)   --->   "%add_ln26_98 = add i11 %zext_ln26_151, %sub_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1959 'add' 'add_ln26_98' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i11 %add_ln26_98 to i64" [conv/conv_1.cpp:26]   --->   Operation 1960 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1961 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1961 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1962 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_17 = load float* %conv_1_weights_0_add_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1962 'load' 'conv_1_weights_0_loa_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_158 : Operation 1963 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1963 'load' 'conv_input_load_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_158 : Operation 1964 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_101) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1964 'specregionend' 'empty_145' <Predicate = (icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 1965 [1/1] (0.00ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 1965 'br' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 159 <SV = 22> <Delay = 15.6>
ST_159 : Operation 1966 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_17 = load float* %conv_1_weights_0_add_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1966 'load' 'conv_1_weights_0_loa_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_159 : Operation 1967 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1967 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_159 : Operation 1968 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_loa_17, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1968 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 23> <Delay = 34.9>
ST_160 : Operation 1969 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_loa_17, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1969 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1970 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1970 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 24> <Delay = 22.5>
ST_161 : Operation 1971 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1971 'specloopname' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1972 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1972 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1973 [1/1] (0.00ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 1973 'br' <Predicate = true> <Delay = 0.00>

State 162 <SV = 21> <Delay = 25.8>
ST_162 : Operation 1974 [1/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv/conv_1.cpp:31]   --->   Operation 1974 'load' 'conv_1_bias_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_162 : Operation 1975 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv/conv_1.cpp:31]   --->   Operation 1975 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 22> <Delay = 33.5>
ST_163 : Operation 1976 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv/conv_1.cpp:31]   --->   Operation 1976 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1977 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv/conv_1.cpp:34]   --->   Operation 1977 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1978 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv/conv_1.cpp:34]   --->   Operation 1979 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1980 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_138, -1" [conv/conv_1.cpp:34]   --->   Operation 1980 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1981 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv/conv_1.cpp:34]   --->   Operation 1981 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv/conv_1.cpp:34]   --->   Operation 1982 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1983 [1/1] (6.78ns)   --->   "%tmp_139 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1983 'fcmp' 'tmp_139' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_139" [conv/conv_1.cpp:34]   --->   Operation 1984 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1985 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1985 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 1986 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv/conv_1.cpp:35]   --->   Operation 1986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_163 : Operation 1987 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_96) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1987 'specregionend' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1988 [1/1] (0.00ns)   --->   "br label %86" [conv/conv_1.cpp:14]   --->   Operation 1988 'br' <Predicate = true> <Delay = 0.00>

State 164 <SV = 19> <Delay = 1.78>
ST_164 : Operation 1989 [1/1] (0.00ns)   --->   "%c_0_18 = phi i5 [ 0, %Row_Loop17 ], [ %add_ln11_18, %Col_Loop_end18 ]" [conv/conv_1.cpp:11]   --->   Operation 1989 'phi' 'c_0_18' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1990 [1/1] (1.36ns)   --->   "%icmp_ln11_18 = icmp eq i5 %c_0_18, -6" [conv/conv_1.cpp:11]   --->   Operation 1990 'icmp' 'icmp_ln11_18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1991 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 1991 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1992 [1/1] (1.78ns)   --->   "%add_ln11_18 = add i5 %c_0_18, 1" [conv/conv_1.cpp:11]   --->   Operation 1992 'add' 'add_ln11_18' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1993 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_18, label %Row_Loop18, label %Col_Loop_begin18" [conv/conv_1.cpp:11]   --->   Operation 1993 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1994 'specloopname' <Predicate = (!icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1995 'specregionbegin' 'tmp_95' <Predicate = (!icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_220 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_18, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 1996 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln35_67 = zext i10 %tmp_220 to i12" [conv/conv_1.cpp:35]   --->   Operation 1997 'zext' 'zext_ln35_67' <Predicate = (!icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 1998 [1/1] (1.54ns)   --->   "%add_ln35_33 = add i12 %zext_ln35_67, -1408" [conv/conv_1.cpp:35]   --->   Operation 1998 'add' 'add_ln35_33' <Predicate = (!icmp_ln11_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1999 [1/1] (1.76ns)   --->   "br label %91" [conv/conv_1.cpp:14]   --->   Operation 1999 'br' <Predicate = (!icmp_ln11_18)> <Delay = 1.76>
ST_164 : Operation 2000 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_90) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2000 'specregionend' 'empty_147' <Predicate = (icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2001 'specregionbegin' 'tmp_94' <Predicate = (icmp_ln11_18)> <Delay = 0.00>
ST_164 : Operation 2002 [1/1] (1.76ns)   --->   "br label %95" [conv/conv_1.cpp:11]   --->   Operation 2002 'br' <Predicate = (icmp_ln11_18)> <Delay = 1.76>

State 165 <SV = 20> <Delay = 1.82>
ST_165 : Operation 2003 [1/1] (0.00ns)   --->   "%f_0_18 = phi i6 [ 0, %Col_Loop_begin18 ], [ %add_ln14_18, %Filter1_Loop_end18 ]" [conv/conv_1.cpp:14]   --->   Operation 2003 'phi' 'f_0_18' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2004 [1/1] (1.42ns)   --->   "%icmp_ln14_18 = icmp eq i6 %f_0_18, -32" [conv/conv_1.cpp:14]   --->   Operation 2004 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2005 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2005 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2006 [1/1] (1.82ns)   --->   "%add_ln14_18 = add i6 %f_0_18, 1" [conv/conv_1.cpp:14]   --->   Operation 2006 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2007 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_18, label %Col_Loop_end18, label %Filter1_Loop_begin18" [conv/conv_1.cpp:14]   --->   Operation 2007 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2008 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2008 'specloopname' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2009 'specregionbegin' 'tmp_100' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i6 %f_0_18 to i64" [conv/conv_1.cpp:26]   --->   Operation 2010 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln35_72 = zext i6 %f_0_18 to i10" [conv/conv_1.cpp:35]   --->   Operation 2011 'zext' 'zext_ln35_72' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln35_73 = zext i6 %f_0_18 to i12" [conv/conv_1.cpp:35]   --->   Operation 2012 'zext' 'zext_ln35_73' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2013 [1/1] (1.54ns)   --->   "%add_ln35_36 = add i12 %zext_ln35_73, %add_ln35_33" [conv/conv_1.cpp:35]   --->   Operation 2013 'add' 'add_ln35_36' <Predicate = (!icmp_ln14_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i12 %add_ln35_36 to i14" [conv/conv_1.cpp:35]   --->   Operation 2014 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln35_74 = zext i14 %sext_ln35_3 to i64" [conv/conv_1.cpp:35]   --->   Operation 2015 'zext' 'zext_ln35_74' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2016 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_74" [conv/conv_1.cpp:35]   --->   Operation 2016 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2017 [1/1] (1.76ns)   --->   "br label %92" [conv/conv_1.cpp:18]   --->   Operation 2017 'br' <Predicate = (!icmp_ln14_18)> <Delay = 1.76>
ST_165 : Operation 2018 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_95) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2018 'specregionend' 'empty_149' <Predicate = (icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2019 [1/1] (0.00ns)   --->   "br label %90" [conv/conv_1.cpp:11]   --->   Operation 2019 'br' <Predicate = (icmp_ln14_18)> <Delay = 0.00>

State 166 <SV = 21> <Delay = 3.51>
ST_166 : Operation 2020 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop_begin18 ], [ %add_ln18_17, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:18]   --->   Operation 2020 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2021 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop_begin18 ], [ %w_sum_1_18, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:26]   --->   Operation 2021 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_18 to i5" [conv/conv_1.cpp:18]   --->   Operation 2022 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2023 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv/conv_1.cpp:18]   --->   Operation 2023 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2024 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2024 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2025 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_18, 1" [conv/conv_1.cpp:18]   --->   Operation 2025 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2026 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop_end18, label %W_Row_Loop_begin18" [conv/conv_1.cpp:18]   --->   Operation 2026 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2027 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2028 'specregionbegin' 'tmp_105' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_229 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2029 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln26_146 = zext i4 %tmp_229 to i5" [conv/conv_1.cpp:26]   --->   Operation 2030 'zext' 'zext_ln26_146' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2031 [1/1] (1.73ns)   --->   "%sub_ln26_36 = sub i5 %zext_ln26_146, %zext_ln18_12" [conv/conv_1.cpp:26]   --->   Operation 2031 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2032 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_12, -14" [conv/conv_1.cpp:26]   --->   Operation 2032 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_230 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2033 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln26_147 = zext i10 %tmp_230 to i11" [conv/conv_1.cpp:26]   --->   Operation 2034 'zext' 'zext_ln26_147' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_231 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2035 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln26_148 = zext i7 %tmp_231 to i11" [conv/conv_1.cpp:26]   --->   Operation 2036 'zext' 'zext_ln26_148' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2037 [1/1] (1.73ns)   --->   "%sub_ln26_37 = sub i11 %zext_ln26_147, %zext_ln26_148" [conv/conv_1.cpp:26]   --->   Operation 2037 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2038 [1/1] (1.76ns)   --->   "br label %93" [conv/conv_1.cpp:21]   --->   Operation 2038 'br' <Predicate = (!icmp_ln18_18)> <Delay = 1.76>
ST_166 : Operation 2039 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_18 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_83" [conv/conv_1.cpp:31]   --->   Operation 2039 'getelementptr' 'conv_1_bias_addr_18' <Predicate = (icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2040 [2/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv/conv_1.cpp:31]   --->   Operation 2040 'load' 'conv_1_bias_load_18' <Predicate = (icmp_ln18_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 167 <SV = 22> <Delay = 6.76>
ST_167 : Operation 2041 [1/1] (0.00ns)   --->   "%w_sum_1_18 = phi float [ %w_sum_0_18, %W_Row_Loop_begin18 ], [ %w_sum_3_17, %94 ]" [conv/conv_1.cpp:26]   --->   Operation 2041 'phi' 'w_sum_1_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2042 [1/1] (0.00ns)   --->   "%wc_0_18 = phi i2 [ 0, %W_Row_Loop_begin18 ], [ %add_ln21_18, %94 ]" [conv/conv_1.cpp:21]   --->   Operation 2042 'phi' 'wc_0_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i2 %wc_0_18 to i5" [conv/conv_1.cpp:21]   --->   Operation 2043 'zext' 'zext_ln21_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2044 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_18, -1" [conv/conv_1.cpp:21]   --->   Operation 2044 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2045 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2045 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2046 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_18, 1" [conv/conv_1.cpp:21]   --->   Operation 2046 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2047 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop_end18, label %94" [conv/conv_1.cpp:21]   --->   Operation 2047 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln26_155 = zext i2 %wc_0_18 to i5" [conv/conv_1.cpp:26]   --->   Operation 2048 'zext' 'zext_ln26_155' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2049 [1/1] (1.78ns)   --->   "%add_ln26_99 = add i5 %zext_ln26_155, %sub_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 2049 'add' 'add_ln26_99' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_275_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_99, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2050 'bitconcatenate' 'tmp_275_cast' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2051 [1/1] (1.73ns)   --->   "%add_ln26_100 = add i10 %zext_ln35_72, %tmp_275_cast" [conv/conv_1.cpp:26]   --->   Operation 2051 'add' 'add_ln26_100' <Predicate = (!icmp_ln21_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln26_156 = zext i10 %add_ln26_100 to i64" [conv/conv_1.cpp:26]   --->   Operation 2052 'zext' 'zext_ln26_156' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2053 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_18 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_156" [conv/conv_1.cpp:26]   --->   Operation 2053 'getelementptr' 'conv_1_weights_0_add_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2054 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %c_0_18, %zext_ln21_18" [conv/conv_1.cpp:26]   --->   Operation 2054 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln26_157 = zext i5 %add_ln26_37 to i11" [conv/conv_1.cpp:26]   --->   Operation 2055 'zext' 'zext_ln26_157' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2056 [1/1] (1.63ns)   --->   "%add_ln26_101 = add i11 %zext_ln26_157, %sub_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 2056 'add' 'add_ln26_101' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i11 %add_ln26_101 to i64" [conv/conv_1.cpp:26]   --->   Operation 2057 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2058 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 2058 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2059 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_18 = load float* %conv_1_weights_0_add_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 2059 'load' 'conv_1_weights_0_loa_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_167 : Operation 2060 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 2060 'load' 'conv_input_load_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_167 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_105) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2061 'specregionend' 'empty_153' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2062 [1/1] (0.00ns)   --->   "br label %92" [conv/conv_1.cpp:18]   --->   Operation 2062 'br' <Predicate = (icmp_ln21_18)> <Delay = 0.00>

State 168 <SV = 23> <Delay = 15.6>
ST_168 : Operation 2063 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_18 = load float* %conv_1_weights_0_add_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 2063 'load' 'conv_1_weights_0_loa_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_168 : Operation 2064 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 2064 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_168 : Operation 2065 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_loa_18, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 2065 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 24> <Delay = 34.9>
ST_169 : Operation 2066 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_loa_18, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 2066 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2067 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 2067 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 25> <Delay = 22.5>
ST_170 : Operation 2068 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2068 'specloopname' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2069 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 2069 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2070 [1/1] (0.00ns)   --->   "br label %93" [conv/conv_1.cpp:21]   --->   Operation 2070 'br' <Predicate = true> <Delay = 0.00>

State 171 <SV = 22> <Delay = 25.8>
ST_171 : Operation 2071 [1/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv/conv_1.cpp:31]   --->   Operation 2071 'load' 'conv_1_bias_load_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_171 : Operation 2072 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv/conv_1.cpp:31]   --->   Operation 2072 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 23> <Delay = 33.5>
ST_172 : Operation 2073 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv/conv_1.cpp:31]   --->   Operation 2073 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2074 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv/conv_1.cpp:34]   --->   Operation 2074 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2075 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv/conv_1.cpp:34]   --->   Operation 2076 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2077 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_140, -1" [conv/conv_1.cpp:34]   --->   Operation 2077 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2078 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv/conv_1.cpp:34]   --->   Operation 2078 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv/conv_1.cpp:34]   --->   Operation 2079 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2080 [1/1] (6.78ns)   --->   "%tmp_141 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2080 'fcmp' 'tmp_141' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_141" [conv/conv_1.cpp:34]   --->   Operation 2081 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2082 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2082 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 2083 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv/conv_1.cpp:35]   --->   Operation 2083 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_172 : Operation 2084 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_100) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2084 'specregionend' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2085 [1/1] (0.00ns)   --->   "br label %91" [conv/conv_1.cpp:14]   --->   Operation 2085 'br' <Predicate = true> <Delay = 0.00>

State 173 <SV = 20> <Delay = 1.94>
ST_173 : Operation 2086 [1/1] (0.00ns)   --->   "%c_0_19 = phi i5 [ 0, %Row_Loop18 ], [ %add_ln11_19, %Col_Loop_end19 ]" [conv/conv_1.cpp:11]   --->   Operation 2086 'phi' 'c_0_19' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2087 [1/1] (1.36ns)   --->   "%icmp_ln11_19 = icmp eq i5 %c_0_19, -6" [conv/conv_1.cpp:11]   --->   Operation 2087 'icmp' 'icmp_ln11_19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2088 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2088 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2089 [1/1] (1.78ns)   --->   "%add_ln11_19 = add i5 %c_0_19, 1" [conv/conv_1.cpp:11]   --->   Operation 2089 'add' 'add_ln11_19' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2090 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_19, label %Row_Loop19, label %Col_Loop_begin19" [conv/conv_1.cpp:11]   --->   Operation 2090 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2091 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2091 'specloopname' <Predicate = (!icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2092 'specregionbegin' 'tmp_99' <Predicate = (!icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_224 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_19, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2093 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln35_71 = zext i10 %tmp_224 to i15" [conv/conv_1.cpp:35]   --->   Operation 2094 'zext' 'zext_ln35_71' <Predicate = (!icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2095 [1/1] (1.94ns)   --->   "%add_ln35_35 = add i15 %zext_ln35_71, 15808" [conv/conv_1.cpp:35]   --->   Operation 2095 'add' 'add_ln35_35' <Predicate = (!icmp_ln11_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2096 [1/1] (1.76ns)   --->   "br label %96" [conv/conv_1.cpp:14]   --->   Operation 2096 'br' <Predicate = (!icmp_ln11_19)> <Delay = 1.76>
ST_173 : Operation 2097 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_94) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2097 'specregionend' 'empty_155' <Predicate = (icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2098 'specregionbegin' 'tmp_98' <Predicate = (icmp_ln11_19)> <Delay = 0.00>
ST_173 : Operation 2099 [1/1] (1.76ns)   --->   "br label %100" [conv/conv_1.cpp:11]   --->   Operation 2099 'br' <Predicate = (icmp_ln11_19)> <Delay = 1.76>

State 174 <SV = 21> <Delay = 1.94>
ST_174 : Operation 2100 [1/1] (0.00ns)   --->   "%f_0_19 = phi i6 [ 0, %Col_Loop_begin19 ], [ %add_ln14_19, %Filter1_Loop_end19 ]" [conv/conv_1.cpp:14]   --->   Operation 2100 'phi' 'f_0_19' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2101 [1/1] (1.42ns)   --->   "%icmp_ln14_19 = icmp eq i6 %f_0_19, -32" [conv/conv_1.cpp:14]   --->   Operation 2101 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2102 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2102 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2103 [1/1] (1.82ns)   --->   "%add_ln14_19 = add i6 %f_0_19, 1" [conv/conv_1.cpp:14]   --->   Operation 2103 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_19, label %Col_Loop_end19, label %Filter1_Loop_begin19" [conv/conv_1.cpp:14]   --->   Operation 2104 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2105 'specloopname' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2106 'specregionbegin' 'tmp_104' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i6 %f_0_19 to i64" [conv/conv_1.cpp:26]   --->   Operation 2107 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln35_76 = zext i6 %f_0_19 to i10" [conv/conv_1.cpp:35]   --->   Operation 2108 'zext' 'zext_ln35_76' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln35_77 = zext i6 %f_0_19 to i15" [conv/conv_1.cpp:35]   --->   Operation 2109 'zext' 'zext_ln35_77' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2110 [1/1] (1.94ns)   --->   "%add_ln35_38 = add i15 %add_ln35_35, %zext_ln35_77" [conv/conv_1.cpp:35]   --->   Operation 2110 'add' 'add_ln35_38' <Predicate = (!icmp_ln14_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln35_78 = zext i15 %add_ln35_38 to i64" [conv/conv_1.cpp:35]   --->   Operation 2111 'zext' 'zext_ln35_78' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2112 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_78" [conv/conv_1.cpp:35]   --->   Operation 2112 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2113 [1/1] (1.76ns)   --->   "br label %97" [conv/conv_1.cpp:18]   --->   Operation 2113 'br' <Predicate = (!icmp_ln14_19)> <Delay = 1.76>
ST_174 : Operation 2114 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_99) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2114 'specregionend' 'empty_157' <Predicate = (icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2115 [1/1] (0.00ns)   --->   "br label %95" [conv/conv_1.cpp:11]   --->   Operation 2115 'br' <Predicate = (icmp_ln14_19)> <Delay = 0.00>

State 175 <SV = 22> <Delay = 3.51>
ST_175 : Operation 2116 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop_begin19 ], [ %add_ln18_18, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:18]   --->   Operation 2116 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2117 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop_begin19 ], [ %w_sum_1_19, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:26]   --->   Operation 2117 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_19 to i5" [conv/conv_1.cpp:18]   --->   Operation 2118 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2119 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv/conv_1.cpp:18]   --->   Operation 2119 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2120 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2120 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2121 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_19, 1" [conv/conv_1.cpp:18]   --->   Operation 2121 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop_end19, label %W_Row_Loop_begin19" [conv/conv_1.cpp:18]   --->   Operation 2122 'br' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2123 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2124 'specregionbegin' 'tmp_109' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_233 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2125 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln26_152 = zext i4 %tmp_233 to i5" [conv/conv_1.cpp:26]   --->   Operation 2126 'zext' 'zext_ln26_152' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2127 [1/1] (1.73ns)   --->   "%sub_ln26_38 = sub i5 %zext_ln26_152, %zext_ln18_13" [conv/conv_1.cpp:26]   --->   Operation 2127 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2128 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_13, -13" [conv/conv_1.cpp:26]   --->   Operation 2128 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_234 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2129 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln26_153 = zext i10 %tmp_234 to i11" [conv/conv_1.cpp:26]   --->   Operation 2130 'zext' 'zext_ln26_153' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_235 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2131 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln26_154 = zext i7 %tmp_235 to i11" [conv/conv_1.cpp:26]   --->   Operation 2132 'zext' 'zext_ln26_154' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2133 [1/1] (1.73ns)   --->   "%sub_ln26_39 = sub i11 %zext_ln26_153, %zext_ln26_154" [conv/conv_1.cpp:26]   --->   Operation 2133 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2134 [1/1] (1.76ns)   --->   "br label %98" [conv/conv_1.cpp:21]   --->   Operation 2134 'br' <Predicate = (!icmp_ln18_19)> <Delay = 1.76>
ST_175 : Operation 2135 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_19 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_88" [conv/conv_1.cpp:31]   --->   Operation 2135 'getelementptr' 'conv_1_bias_addr_19' <Predicate = (icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2136 [2/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv/conv_1.cpp:31]   --->   Operation 2136 'load' 'conv_1_bias_load_19' <Predicate = (icmp_ln18_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 176 <SV = 23> <Delay = 6.76>
ST_176 : Operation 2137 [1/1] (0.00ns)   --->   "%w_sum_1_19 = phi float [ %w_sum_0_19, %W_Row_Loop_begin19 ], [ %w_sum_3_18, %99 ]" [conv/conv_1.cpp:26]   --->   Operation 2137 'phi' 'w_sum_1_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2138 [1/1] (0.00ns)   --->   "%wc_0_19 = phi i2 [ 0, %W_Row_Loop_begin19 ], [ %add_ln21_19, %99 ]" [conv/conv_1.cpp:21]   --->   Operation 2138 'phi' 'wc_0_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i2 %wc_0_19 to i5" [conv/conv_1.cpp:21]   --->   Operation 2139 'zext' 'zext_ln21_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2140 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_19, -1" [conv/conv_1.cpp:21]   --->   Operation 2140 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2141 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2141 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2142 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_19, 1" [conv/conv_1.cpp:21]   --->   Operation 2142 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop_end19, label %99" [conv/conv_1.cpp:21]   --->   Operation 2143 'br' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln26_162 = zext i2 %wc_0_19 to i5" [conv/conv_1.cpp:26]   --->   Operation 2144 'zext' 'zext_ln26_162' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2145 [1/1] (1.78ns)   --->   "%add_ln26_102 = add i5 %zext_ln26_162, %sub_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 2145 'add' 'add_ln26_102' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_281_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_102, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2146 'bitconcatenate' 'tmp_281_cast' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2147 [1/1] (1.73ns)   --->   "%add_ln26_103 = add i10 %zext_ln35_76, %tmp_281_cast" [conv/conv_1.cpp:26]   --->   Operation 2147 'add' 'add_ln26_103' <Predicate = (!icmp_ln21_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln26_163 = zext i10 %add_ln26_103 to i64" [conv/conv_1.cpp:26]   --->   Operation 2148 'zext' 'zext_ln26_163' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2149 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_19 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_163" [conv/conv_1.cpp:26]   --->   Operation 2149 'getelementptr' 'conv_1_weights_0_add_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2150 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %c_0_19, %zext_ln21_19" [conv/conv_1.cpp:26]   --->   Operation 2150 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln26_164 = zext i5 %add_ln26_38 to i11" [conv/conv_1.cpp:26]   --->   Operation 2151 'zext' 'zext_ln26_164' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2152 [1/1] (1.63ns)   --->   "%add_ln26_104 = add i11 %zext_ln26_164, %sub_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 2152 'add' 'add_ln26_104' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i11 %add_ln26_104 to i64" [conv/conv_1.cpp:26]   --->   Operation 2153 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2154 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 2154 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2155 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_19 = load float* %conv_1_weights_0_add_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 2155 'load' 'conv_1_weights_0_loa_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_176 : Operation 2156 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 2156 'load' 'conv_input_load_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_176 : Operation 2157 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_109) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2157 'specregionend' 'empty_161' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2158 [1/1] (0.00ns)   --->   "br label %97" [conv/conv_1.cpp:18]   --->   Operation 2158 'br' <Predicate = (icmp_ln21_19)> <Delay = 0.00>

State 177 <SV = 24> <Delay = 15.6>
ST_177 : Operation 2159 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_19 = load float* %conv_1_weights_0_add_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 2159 'load' 'conv_1_weights_0_loa_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_177 : Operation 2160 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 2160 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_177 : Operation 2161 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_loa_19, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 2161 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 25> <Delay = 34.9>
ST_178 : Operation 2162 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_loa_19, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 2162 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2163 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 2163 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 26> <Delay = 22.5>
ST_179 : Operation 2164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2165 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 2165 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2166 [1/1] (0.00ns)   --->   "br label %98" [conv/conv_1.cpp:21]   --->   Operation 2166 'br' <Predicate = true> <Delay = 0.00>

State 180 <SV = 23> <Delay = 25.8>
ST_180 : Operation 2167 [1/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv/conv_1.cpp:31]   --->   Operation 2167 'load' 'conv_1_bias_load_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_180 : Operation 2168 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv/conv_1.cpp:31]   --->   Operation 2168 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 24> <Delay = 33.5>
ST_181 : Operation 2169 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv/conv_1.cpp:31]   --->   Operation 2169 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2170 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv/conv_1.cpp:34]   --->   Operation 2170 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2171 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2172 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv/conv_1.cpp:34]   --->   Operation 2172 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2173 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_142, -1" [conv/conv_1.cpp:34]   --->   Operation 2173 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2174 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv/conv_1.cpp:34]   --->   Operation 2174 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv/conv_1.cpp:34]   --->   Operation 2175 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2176 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2176 'fcmp' 'tmp_143' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_143" [conv/conv_1.cpp:34]   --->   Operation 2177 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2178 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2178 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 2179 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv/conv_1.cpp:35]   --->   Operation 2179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_181 : Operation 2180 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_104) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2180 'specregionend' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2181 [1/1] (0.00ns)   --->   "br label %96" [conv/conv_1.cpp:14]   --->   Operation 2181 'br' <Predicate = true> <Delay = 0.00>

State 182 <SV = 21> <Delay = 1.94>
ST_182 : Operation 2182 [1/1] (0.00ns)   --->   "%c_0_20 = phi i5 [ 0, %Row_Loop19 ], [ %add_ln11_20, %Col_Loop_end20 ]" [conv/conv_1.cpp:11]   --->   Operation 2182 'phi' 'c_0_20' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2183 [1/1] (1.36ns)   --->   "%icmp_ln11_20 = icmp eq i5 %c_0_20, -6" [conv/conv_1.cpp:11]   --->   Operation 2183 'icmp' 'icmp_ln11_20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2184 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2184 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2185 [1/1] (1.78ns)   --->   "%add_ln11_20 = add i5 %c_0_20, 1" [conv/conv_1.cpp:11]   --->   Operation 2185 'add' 'add_ln11_20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_20, label %Row_Loop20, label %Col_Loop_begin20" [conv/conv_1.cpp:11]   --->   Operation 2186 'br' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2187 'specloopname' <Predicate = (!icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2188 'specregionbegin' 'tmp_103' <Predicate = (!icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_228 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_20, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2189 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln35_75 = zext i10 %tmp_228 to i15" [conv/conv_1.cpp:35]   --->   Operation 2190 'zext' 'zext_ln35_75' <Predicate = (!icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2191 [1/1] (1.94ns)   --->   "%add_ln35_37 = add i15 %zext_ln35_75, -16128" [conv/conv_1.cpp:35]   --->   Operation 2191 'add' 'add_ln35_37' <Predicate = (!icmp_ln11_20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2192 [1/1] (1.76ns)   --->   "br label %101" [conv/conv_1.cpp:14]   --->   Operation 2192 'br' <Predicate = (!icmp_ln11_20)> <Delay = 1.76>
ST_182 : Operation 2193 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_98) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2193 'specregionend' 'empty_163' <Predicate = (icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2194 'specregionbegin' 'tmp_102' <Predicate = (icmp_ln11_20)> <Delay = 0.00>
ST_182 : Operation 2195 [1/1] (1.76ns)   --->   "br label %105" [conv/conv_1.cpp:11]   --->   Operation 2195 'br' <Predicate = (icmp_ln11_20)> <Delay = 1.76>

State 183 <SV = 22> <Delay = 1.94>
ST_183 : Operation 2196 [1/1] (0.00ns)   --->   "%f_0_20 = phi i6 [ 0, %Col_Loop_begin20 ], [ %add_ln14_20, %Filter1_Loop_end20 ]" [conv/conv_1.cpp:14]   --->   Operation 2196 'phi' 'f_0_20' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2197 [1/1] (1.42ns)   --->   "%icmp_ln14_20 = icmp eq i6 %f_0_20, -32" [conv/conv_1.cpp:14]   --->   Operation 2197 'icmp' 'icmp_ln14_20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2198 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2198 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2199 [1/1] (1.82ns)   --->   "%add_ln14_20 = add i6 %f_0_20, 1" [conv/conv_1.cpp:14]   --->   Operation 2199 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_20, label %Col_Loop_end20, label %Filter1_Loop_begin20" [conv/conv_1.cpp:14]   --->   Operation 2200 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2201 'specloopname' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2202 'specregionbegin' 'tmp_108' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i6 %f_0_20 to i64" [conv/conv_1.cpp:26]   --->   Operation 2203 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln35_80 = zext i6 %f_0_20 to i10" [conv/conv_1.cpp:35]   --->   Operation 2204 'zext' 'zext_ln35_80' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln35_81 = zext i6 %f_0_20 to i15" [conv/conv_1.cpp:35]   --->   Operation 2205 'zext' 'zext_ln35_81' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2206 [1/1] (1.94ns)   --->   "%add_ln35_40 = add i15 %add_ln35_37, %zext_ln35_81" [conv/conv_1.cpp:35]   --->   Operation 2206 'add' 'add_ln35_40' <Predicate = (!icmp_ln14_20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln35_82 = zext i15 %add_ln35_40 to i64" [conv/conv_1.cpp:35]   --->   Operation 2207 'zext' 'zext_ln35_82' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2208 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_82" [conv/conv_1.cpp:35]   --->   Operation 2208 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2209 [1/1] (1.76ns)   --->   "br label %102" [conv/conv_1.cpp:18]   --->   Operation 2209 'br' <Predicate = (!icmp_ln14_20)> <Delay = 1.76>
ST_183 : Operation 2210 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_103) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2210 'specregionend' 'empty_165' <Predicate = (icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2211 [1/1] (0.00ns)   --->   "br label %100" [conv/conv_1.cpp:11]   --->   Operation 2211 'br' <Predicate = (icmp_ln14_20)> <Delay = 0.00>

State 184 <SV = 23> <Delay = 3.25>
ST_184 : Operation 2212 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop_begin20 ], [ %add_ln18_19, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:18]   --->   Operation 2212 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2213 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop_begin20 ], [ %w_sum_1_20, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:26]   --->   Operation 2213 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2214 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv/conv_1.cpp:18]   --->   Operation 2214 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2215 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2215 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2216 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_20, 1" [conv/conv_1.cpp:18]   --->   Operation 2216 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop_end20, label %W_Row_Loop_begin20" [conv/conv_1.cpp:18]   --->   Operation 2217 'br' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2218 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2219 'specregionbegin' 'tmp_113' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln26_158 = zext i2 %wr_0_20 to i5" [conv/conv_1.cpp:26]   --->   Operation 2220 'zext' 'zext_ln26_158' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_237 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2221 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln26_159 = zext i4 %tmp_237 to i5" [conv/conv_1.cpp:26]   --->   Operation 2222 'zext' 'zext_ln26_159' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2223 [1/1] (1.73ns)   --->   "%sub_ln26_40 = sub i5 %zext_ln26_159, %zext_ln26_158" [conv/conv_1.cpp:26]   --->   Operation 2223 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_238 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i2.i5(i3 -3, i2 %wr_0_20, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2224 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln26_160 = zext i10 %tmp_238 to i11" [conv/conv_1.cpp:26]   --->   Operation 2225 'zext' 'zext_ln26_160' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_239 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i2.i2(i3 -3, i2 %wr_0_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2226 'bitconcatenate' 'tmp_239' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln26_161 = zext i7 %tmp_239 to i11" [conv/conv_1.cpp:26]   --->   Operation 2227 'zext' 'zext_ln26_161' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2228 [1/1] (1.73ns)   --->   "%sub_ln26_41 = sub i11 %zext_ln26_160, %zext_ln26_161" [conv/conv_1.cpp:26]   --->   Operation 2228 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2229 [1/1] (1.76ns)   --->   "br label %103" [conv/conv_1.cpp:21]   --->   Operation 2229 'br' <Predicate = (!icmp_ln18_20)> <Delay = 1.76>
ST_184 : Operation 2230 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_20 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_93" [conv/conv_1.cpp:31]   --->   Operation 2230 'getelementptr' 'conv_1_bias_addr_20' <Predicate = (icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2231 [2/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv/conv_1.cpp:31]   --->   Operation 2231 'load' 'conv_1_bias_load_20' <Predicate = (icmp_ln18_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 185 <SV = 24> <Delay = 6.76>
ST_185 : Operation 2232 [1/1] (0.00ns)   --->   "%w_sum_1_20 = phi float [ %w_sum_0_20, %W_Row_Loop_begin20 ], [ %w_sum_3_19, %104 ]" [conv/conv_1.cpp:26]   --->   Operation 2232 'phi' 'w_sum_1_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2233 [1/1] (0.00ns)   --->   "%wc_0_20 = phi i2 [ 0, %W_Row_Loop_begin20 ], [ %add_ln21_20, %104 ]" [conv/conv_1.cpp:21]   --->   Operation 2233 'phi' 'wc_0_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i2 %wc_0_20 to i5" [conv/conv_1.cpp:21]   --->   Operation 2234 'zext' 'zext_ln21_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2235 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_20, -1" [conv/conv_1.cpp:21]   --->   Operation 2235 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2236 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2236 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2237 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_20, 1" [conv/conv_1.cpp:21]   --->   Operation 2237 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop_end20, label %104" [conv/conv_1.cpp:21]   --->   Operation 2238 'br' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln26_168 = zext i2 %wc_0_20 to i5" [conv/conv_1.cpp:26]   --->   Operation 2239 'zext' 'zext_ln26_168' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2240 [1/1] (1.78ns)   --->   "%add_ln26_105 = add i5 %zext_ln26_168, %sub_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 2240 'add' 'add_ln26_105' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_287_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_105, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2241 'bitconcatenate' 'tmp_287_cast' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2242 [1/1] (1.73ns)   --->   "%add_ln26_106 = add i10 %zext_ln35_80, %tmp_287_cast" [conv/conv_1.cpp:26]   --->   Operation 2242 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln26_169 = zext i10 %add_ln26_106 to i64" [conv/conv_1.cpp:26]   --->   Operation 2243 'zext' 'zext_ln26_169' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2244 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_20 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_169" [conv/conv_1.cpp:26]   --->   Operation 2244 'getelementptr' 'conv_1_weights_0_add_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2245 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %c_0_20, %zext_ln21_20" [conv/conv_1.cpp:26]   --->   Operation 2245 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln26_170 = zext i5 %add_ln26_39 to i11" [conv/conv_1.cpp:26]   --->   Operation 2246 'zext' 'zext_ln26_170' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2247 [1/1] (1.63ns)   --->   "%add_ln26_107 = add i11 %zext_ln26_170, %sub_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 2247 'add' 'add_ln26_107' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i11 %add_ln26_107 to i64" [conv/conv_1.cpp:26]   --->   Operation 2248 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2249 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 2249 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2250 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_20 = load float* %conv_1_weights_0_add_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 2250 'load' 'conv_1_weights_0_loa_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_185 : Operation 2251 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 2251 'load' 'conv_input_load_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_185 : Operation 2252 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_113) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2252 'specregionend' 'empty_169' <Predicate = (icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2253 [1/1] (0.00ns)   --->   "br label %102" [conv/conv_1.cpp:18]   --->   Operation 2253 'br' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 186 <SV = 25> <Delay = 15.6>
ST_186 : Operation 2254 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_20 = load float* %conv_1_weights_0_add_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 2254 'load' 'conv_1_weights_0_loa_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_186 : Operation 2255 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 2255 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_186 : Operation 2256 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_loa_20, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 2256 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 26> <Delay = 34.9>
ST_187 : Operation 2257 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_loa_20, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 2257 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2258 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 2258 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 27> <Delay = 22.5>
ST_188 : Operation 2259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2259 'specloopname' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2260 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 2260 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2261 [1/1] (0.00ns)   --->   "br label %103" [conv/conv_1.cpp:21]   --->   Operation 2261 'br' <Predicate = true> <Delay = 0.00>

State 189 <SV = 24> <Delay = 25.8>
ST_189 : Operation 2262 [1/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv/conv_1.cpp:31]   --->   Operation 2262 'load' 'conv_1_bias_load_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_189 : Operation 2263 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv/conv_1.cpp:31]   --->   Operation 2263 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 25> <Delay = 33.5>
ST_190 : Operation 2264 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv/conv_1.cpp:31]   --->   Operation 2264 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2265 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv/conv_1.cpp:34]   --->   Operation 2265 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2266 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv/conv_1.cpp:34]   --->   Operation 2267 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2268 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_144, -1" [conv/conv_1.cpp:34]   --->   Operation 2268 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2269 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv/conv_1.cpp:34]   --->   Operation 2269 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv/conv_1.cpp:34]   --->   Operation 2270 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2271 [1/1] (6.78ns)   --->   "%tmp_145 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2271 'fcmp' 'tmp_145' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_145" [conv/conv_1.cpp:34]   --->   Operation 2272 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2273 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2273 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 2274 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv/conv_1.cpp:35]   --->   Operation 2274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_190 : Operation 2275 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_108) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2275 'specregionend' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2276 [1/1] (0.00ns)   --->   "br label %101" [conv/conv_1.cpp:14]   --->   Operation 2276 'br' <Predicate = true> <Delay = 0.00>

State 191 <SV = 22> <Delay = 1.94>
ST_191 : Operation 2277 [1/1] (0.00ns)   --->   "%c_0_21 = phi i5 [ 0, %Row_Loop20 ], [ %add_ln11_21, %Col_Loop_end21 ]" [conv/conv_1.cpp:11]   --->   Operation 2277 'phi' 'c_0_21' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2278 [1/1] (1.36ns)   --->   "%icmp_ln11_21 = icmp eq i5 %c_0_21, -6" [conv/conv_1.cpp:11]   --->   Operation 2278 'icmp' 'icmp_ln11_21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2279 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2279 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2280 [1/1] (1.78ns)   --->   "%add_ln11_21 = add i5 %c_0_21, 1" [conv/conv_1.cpp:11]   --->   Operation 2280 'add' 'add_ln11_21' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_21, label %Row_Loop21, label %Col_Loop_begin21" [conv/conv_1.cpp:11]   --->   Operation 2281 'br' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2282 'specloopname' <Predicate = (!icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2283 'specregionbegin' 'tmp_107' <Predicate = (!icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_232 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_21, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2284 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln35_79 = zext i10 %tmp_232 to i15" [conv/conv_1.cpp:35]   --->   Operation 2285 'zext' 'zext_ln35_79' <Predicate = (!icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2286 [1/1] (1.94ns)   --->   "%add_ln35_39 = add i15 %zext_ln35_79, -15296" [conv/conv_1.cpp:35]   --->   Operation 2286 'add' 'add_ln35_39' <Predicate = (!icmp_ln11_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2287 [1/1] (1.76ns)   --->   "br label %106" [conv/conv_1.cpp:14]   --->   Operation 2287 'br' <Predicate = (!icmp_ln11_21)> <Delay = 1.76>
ST_191 : Operation 2288 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_102) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2288 'specregionend' 'empty_171' <Predicate = (icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2289 'specregionbegin' 'tmp_106' <Predicate = (icmp_ln11_21)> <Delay = 0.00>
ST_191 : Operation 2290 [1/1] (1.76ns)   --->   "br label %110" [conv/conv_1.cpp:11]   --->   Operation 2290 'br' <Predicate = (icmp_ln11_21)> <Delay = 1.76>

State 192 <SV = 23> <Delay = 1.94>
ST_192 : Operation 2291 [1/1] (0.00ns)   --->   "%f_0_21 = phi i6 [ 0, %Col_Loop_begin21 ], [ %add_ln14_21, %Filter1_Loop_end21 ]" [conv/conv_1.cpp:14]   --->   Operation 2291 'phi' 'f_0_21' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2292 [1/1] (1.42ns)   --->   "%icmp_ln14_21 = icmp eq i6 %f_0_21, -32" [conv/conv_1.cpp:14]   --->   Operation 2292 'icmp' 'icmp_ln14_21' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2293 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2293 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2294 [1/1] (1.82ns)   --->   "%add_ln14_21 = add i6 %f_0_21, 1" [conv/conv_1.cpp:14]   --->   Operation 2294 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_21, label %Col_Loop_end21, label %Filter1_Loop_begin21" [conv/conv_1.cpp:14]   --->   Operation 2295 'br' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2296 'specloopname' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2297 'specregionbegin' 'tmp_112' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i6 %f_0_21 to i64" [conv/conv_1.cpp:26]   --->   Operation 2298 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln35_84 = zext i6 %f_0_21 to i10" [conv/conv_1.cpp:35]   --->   Operation 2299 'zext' 'zext_ln35_84' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln35_85 = zext i6 %f_0_21 to i15" [conv/conv_1.cpp:35]   --->   Operation 2300 'zext' 'zext_ln35_85' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2301 [1/1] (1.94ns)   --->   "%add_ln35_42 = add i15 %add_ln35_39, %zext_ln35_85" [conv/conv_1.cpp:35]   --->   Operation 2301 'add' 'add_ln35_42' <Predicate = (!icmp_ln14_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln35_86 = zext i15 %add_ln35_42 to i64" [conv/conv_1.cpp:35]   --->   Operation 2302 'zext' 'zext_ln35_86' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2303 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_86" [conv/conv_1.cpp:35]   --->   Operation 2303 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2304 [1/1] (1.76ns)   --->   "br label %107" [conv/conv_1.cpp:18]   --->   Operation 2304 'br' <Predicate = (!icmp_ln14_21)> <Delay = 1.76>
ST_192 : Operation 2305 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_107) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2305 'specregionend' 'empty_173' <Predicate = (icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2306 [1/1] (0.00ns)   --->   "br label %105" [conv/conv_1.cpp:11]   --->   Operation 2306 'br' <Predicate = (icmp_ln14_21)> <Delay = 0.00>

State 193 <SV = 24> <Delay = 3.51>
ST_193 : Operation 2307 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop_begin21 ], [ %add_ln18_20, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:18]   --->   Operation 2307 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2308 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop_begin21 ], [ %w_sum_1_21, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:26]   --->   Operation 2308 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_21 to i5" [conv/conv_1.cpp:18]   --->   Operation 2309 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2310 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv/conv_1.cpp:18]   --->   Operation 2310 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2311 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2311 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2312 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_21, 1" [conv/conv_1.cpp:18]   --->   Operation 2312 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop_end21, label %W_Row_Loop_begin21" [conv/conv_1.cpp:18]   --->   Operation 2313 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2314 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2315 'specregionbegin' 'tmp_117' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_241 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2316 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln26_165 = zext i4 %tmp_241 to i5" [conv/conv_1.cpp:26]   --->   Operation 2317 'zext' 'zext_ln26_165' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2318 [1/1] (1.73ns)   --->   "%sub_ln26_42 = sub i5 %zext_ln26_165, %zext_ln18_14" [conv/conv_1.cpp:26]   --->   Operation 2318 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2319 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_14, -11" [conv/conv_1.cpp:26]   --->   Operation 2319 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_242 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2320 'bitconcatenate' 'tmp_242' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln26_166 = zext i10 %tmp_242 to i11" [conv/conv_1.cpp:26]   --->   Operation 2321 'zext' 'zext_ln26_166' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_243 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2322 'bitconcatenate' 'tmp_243' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln26_167 = zext i7 %tmp_243 to i11" [conv/conv_1.cpp:26]   --->   Operation 2323 'zext' 'zext_ln26_167' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2324 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i11 %zext_ln26_166, %zext_ln26_167" [conv/conv_1.cpp:26]   --->   Operation 2324 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2325 [1/1] (1.76ns)   --->   "br label %108" [conv/conv_1.cpp:21]   --->   Operation 2325 'br' <Predicate = (!icmp_ln18_21)> <Delay = 1.76>
ST_193 : Operation 2326 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_21 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_98" [conv/conv_1.cpp:31]   --->   Operation 2326 'getelementptr' 'conv_1_bias_addr_21' <Predicate = (icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2327 [2/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv/conv_1.cpp:31]   --->   Operation 2327 'load' 'conv_1_bias_load_21' <Predicate = (icmp_ln18_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 194 <SV = 25> <Delay = 6.76>
ST_194 : Operation 2328 [1/1] (0.00ns)   --->   "%w_sum_1_21 = phi float [ %w_sum_0_21, %W_Row_Loop_begin21 ], [ %w_sum_3_20, %109 ]" [conv/conv_1.cpp:26]   --->   Operation 2328 'phi' 'w_sum_1_21' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2329 [1/1] (0.00ns)   --->   "%wc_0_21 = phi i2 [ 0, %W_Row_Loop_begin21 ], [ %add_ln21_21, %109 ]" [conv/conv_1.cpp:21]   --->   Operation 2329 'phi' 'wc_0_21' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i2 %wc_0_21 to i5" [conv/conv_1.cpp:21]   --->   Operation 2330 'zext' 'zext_ln21_21' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2331 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_21, -1" [conv/conv_1.cpp:21]   --->   Operation 2331 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2332 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2332 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2333 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_21, 1" [conv/conv_1.cpp:21]   --->   Operation 2333 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop_end21, label %109" [conv/conv_1.cpp:21]   --->   Operation 2334 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln26_174 = zext i2 %wc_0_21 to i5" [conv/conv_1.cpp:26]   --->   Operation 2335 'zext' 'zext_ln26_174' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2336 [1/1] (1.78ns)   --->   "%add_ln26_108 = add i5 %zext_ln26_174, %sub_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 2336 'add' 'add_ln26_108' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_293_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_108, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2337 'bitconcatenate' 'tmp_293_cast' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2338 [1/1] (1.73ns)   --->   "%add_ln26_109 = add i10 %zext_ln35_84, %tmp_293_cast" [conv/conv_1.cpp:26]   --->   Operation 2338 'add' 'add_ln26_109' <Predicate = (!icmp_ln21_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln26_175 = zext i10 %add_ln26_109 to i64" [conv/conv_1.cpp:26]   --->   Operation 2339 'zext' 'zext_ln26_175' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2340 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_21 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_175" [conv/conv_1.cpp:26]   --->   Operation 2340 'getelementptr' 'conv_1_weights_0_add_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2341 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %c_0_21, %zext_ln21_21" [conv/conv_1.cpp:26]   --->   Operation 2341 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln26_176 = zext i5 %add_ln26_40 to i11" [conv/conv_1.cpp:26]   --->   Operation 2342 'zext' 'zext_ln26_176' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2343 [1/1] (1.63ns)   --->   "%add_ln26_110 = add i11 %zext_ln26_176, %sub_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 2343 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i11 %add_ln26_110 to i64" [conv/conv_1.cpp:26]   --->   Operation 2344 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2345 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 2345 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2346 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_21 = load float* %conv_1_weights_0_add_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2346 'load' 'conv_1_weights_0_loa_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_194 : Operation 2347 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2347 'load' 'conv_input_load_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_194 : Operation 2348 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_117) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2348 'specregionend' 'empty_177' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2349 [1/1] (0.00ns)   --->   "br label %107" [conv/conv_1.cpp:18]   --->   Operation 2349 'br' <Predicate = (icmp_ln21_21)> <Delay = 0.00>

State 195 <SV = 26> <Delay = 15.6>
ST_195 : Operation 2350 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_21 = load float* %conv_1_weights_0_add_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2350 'load' 'conv_1_weights_0_loa_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_195 : Operation 2351 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2351 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_195 : Operation 2352 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_loa_21, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 2352 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 27> <Delay = 34.9>
ST_196 : Operation 2353 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_loa_21, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 2353 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2354 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2354 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 28> <Delay = 22.5>
ST_197 : Operation 2355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2355 'specloopname' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2356 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2356 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2357 [1/1] (0.00ns)   --->   "br label %108" [conv/conv_1.cpp:21]   --->   Operation 2357 'br' <Predicate = true> <Delay = 0.00>

State 198 <SV = 25> <Delay = 25.8>
ST_198 : Operation 2358 [1/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv/conv_1.cpp:31]   --->   Operation 2358 'load' 'conv_1_bias_load_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_198 : Operation 2359 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv/conv_1.cpp:31]   --->   Operation 2359 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 26> <Delay = 33.5>
ST_199 : Operation 2360 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv/conv_1.cpp:31]   --->   Operation 2360 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2361 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv/conv_1.cpp:34]   --->   Operation 2361 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2362 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2363 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv/conv_1.cpp:34]   --->   Operation 2363 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2364 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_146, -1" [conv/conv_1.cpp:34]   --->   Operation 2364 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2365 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv/conv_1.cpp:34]   --->   Operation 2365 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv/conv_1.cpp:34]   --->   Operation 2366 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2367 [1/1] (6.78ns)   --->   "%tmp_147 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2367 'fcmp' 'tmp_147' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_147" [conv/conv_1.cpp:34]   --->   Operation 2368 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2369 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2369 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 2370 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv/conv_1.cpp:35]   --->   Operation 2370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_199 : Operation 2371 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_112) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2371 'specregionend' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2372 [1/1] (0.00ns)   --->   "br label %106" [conv/conv_1.cpp:14]   --->   Operation 2372 'br' <Predicate = true> <Delay = 0.00>

State 200 <SV = 23> <Delay = 1.94>
ST_200 : Operation 2373 [1/1] (0.00ns)   --->   "%c_0_22 = phi i5 [ 0, %Row_Loop21 ], [ %add_ln11_22, %Col_Loop_end22 ]" [conv/conv_1.cpp:11]   --->   Operation 2373 'phi' 'c_0_22' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2374 [1/1] (1.36ns)   --->   "%icmp_ln11_22 = icmp eq i5 %c_0_22, -6" [conv/conv_1.cpp:11]   --->   Operation 2374 'icmp' 'icmp_ln11_22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2375 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2375 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2376 [1/1] (1.78ns)   --->   "%add_ln11_22 = add i5 %c_0_22, 1" [conv/conv_1.cpp:11]   --->   Operation 2376 'add' 'add_ln11_22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_22, label %Row_Loop22, label %Col_Loop_begin22" [conv/conv_1.cpp:11]   --->   Operation 2377 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2378 'specloopname' <Predicate = (!icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2379 'specregionbegin' 'tmp_111' <Predicate = (!icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_236 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_22, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2380 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln35_83 = zext i10 %tmp_236 to i15" [conv/conv_1.cpp:35]   --->   Operation 2381 'zext' 'zext_ln35_83' <Predicate = (!icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2382 [1/1] (1.94ns)   --->   "%add_ln35_41 = add i15 %zext_ln35_83, -14464" [conv/conv_1.cpp:35]   --->   Operation 2382 'add' 'add_ln35_41' <Predicate = (!icmp_ln11_22)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2383 [1/1] (1.76ns)   --->   "br label %111" [conv/conv_1.cpp:14]   --->   Operation 2383 'br' <Predicate = (!icmp_ln11_22)> <Delay = 1.76>
ST_200 : Operation 2384 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_106) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2384 'specregionend' 'empty_179' <Predicate = (icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2385 'specregionbegin' 'tmp_110' <Predicate = (icmp_ln11_22)> <Delay = 0.00>
ST_200 : Operation 2386 [1/1] (1.76ns)   --->   "br label %115" [conv/conv_1.cpp:11]   --->   Operation 2386 'br' <Predicate = (icmp_ln11_22)> <Delay = 1.76>

State 201 <SV = 24> <Delay = 1.94>
ST_201 : Operation 2387 [1/1] (0.00ns)   --->   "%f_0_22 = phi i6 [ 0, %Col_Loop_begin22 ], [ %add_ln14_22, %Filter1_Loop_end22 ]" [conv/conv_1.cpp:14]   --->   Operation 2387 'phi' 'f_0_22' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2388 [1/1] (1.42ns)   --->   "%icmp_ln14_22 = icmp eq i6 %f_0_22, -32" [conv/conv_1.cpp:14]   --->   Operation 2388 'icmp' 'icmp_ln14_22' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2389 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2389 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2390 [1/1] (1.82ns)   --->   "%add_ln14_22 = add i6 %f_0_22, 1" [conv/conv_1.cpp:14]   --->   Operation 2390 'add' 'add_ln14_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_22, label %Col_Loop_end22, label %Filter1_Loop_begin22" [conv/conv_1.cpp:14]   --->   Operation 2391 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2392 'specloopname' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2393 'specregionbegin' 'tmp_116' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i6 %f_0_22 to i64" [conv/conv_1.cpp:26]   --->   Operation 2394 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln35_88 = zext i6 %f_0_22 to i10" [conv/conv_1.cpp:35]   --->   Operation 2395 'zext' 'zext_ln35_88' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln35_89 = zext i6 %f_0_22 to i15" [conv/conv_1.cpp:35]   --->   Operation 2396 'zext' 'zext_ln35_89' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2397 [1/1] (1.94ns)   --->   "%add_ln35_44 = add i15 %add_ln35_41, %zext_ln35_89" [conv/conv_1.cpp:35]   --->   Operation 2397 'add' 'add_ln35_44' <Predicate = (!icmp_ln14_22)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln35_90 = zext i15 %add_ln35_44 to i64" [conv/conv_1.cpp:35]   --->   Operation 2398 'zext' 'zext_ln35_90' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2399 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_90" [conv/conv_1.cpp:35]   --->   Operation 2399 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2400 [1/1] (1.76ns)   --->   "br label %112" [conv/conv_1.cpp:18]   --->   Operation 2400 'br' <Predicate = (!icmp_ln14_22)> <Delay = 1.76>
ST_201 : Operation 2401 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_111) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2401 'specregionend' 'empty_181' <Predicate = (icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2402 [1/1] (0.00ns)   --->   "br label %110" [conv/conv_1.cpp:11]   --->   Operation 2402 'br' <Predicate = (icmp_ln14_22)> <Delay = 0.00>

State 202 <SV = 25> <Delay = 3.51>
ST_202 : Operation 2403 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop_begin22 ], [ %add_ln18_21, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:18]   --->   Operation 2403 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2404 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop_begin22 ], [ %w_sum_1_22, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:26]   --->   Operation 2404 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_22 to i5" [conv/conv_1.cpp:18]   --->   Operation 2405 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2406 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv/conv_1.cpp:18]   --->   Operation 2406 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2407 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2407 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2408 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_22, 1" [conv/conv_1.cpp:18]   --->   Operation 2408 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2409 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop_end22, label %W_Row_Loop_begin22" [conv/conv_1.cpp:18]   --->   Operation 2409 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2410 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2411 'specregionbegin' 'tmp_121' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_245 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2412 'bitconcatenate' 'tmp_245' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln26_171 = zext i4 %tmp_245 to i5" [conv/conv_1.cpp:26]   --->   Operation 2413 'zext' 'zext_ln26_171' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2414 [1/1] (1.73ns)   --->   "%sub_ln26_44 = sub i5 %zext_ln26_171, %zext_ln18_15" [conv/conv_1.cpp:26]   --->   Operation 2414 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2415 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_15, -10" [conv/conv_1.cpp:26]   --->   Operation 2415 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_246 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2416 'bitconcatenate' 'tmp_246' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2417 [1/1] (0.00ns)   --->   "%zext_ln26_172 = zext i10 %tmp_246 to i11" [conv/conv_1.cpp:26]   --->   Operation 2417 'zext' 'zext_ln26_172' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_247 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2418 'bitconcatenate' 'tmp_247' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln26_173 = zext i7 %tmp_247 to i11" [conv/conv_1.cpp:26]   --->   Operation 2419 'zext' 'zext_ln26_173' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2420 [1/1] (1.73ns)   --->   "%sub_ln26_45 = sub i11 %zext_ln26_172, %zext_ln26_173" [conv/conv_1.cpp:26]   --->   Operation 2420 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2421 [1/1] (1.76ns)   --->   "br label %113" [conv/conv_1.cpp:21]   --->   Operation 2421 'br' <Predicate = (!icmp_ln18_22)> <Delay = 1.76>
ST_202 : Operation 2422 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_22 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_103" [conv/conv_1.cpp:31]   --->   Operation 2422 'getelementptr' 'conv_1_bias_addr_22' <Predicate = (icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2423 [2/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv/conv_1.cpp:31]   --->   Operation 2423 'load' 'conv_1_bias_load_22' <Predicate = (icmp_ln18_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 203 <SV = 26> <Delay = 6.76>
ST_203 : Operation 2424 [1/1] (0.00ns)   --->   "%w_sum_1_22 = phi float [ %w_sum_0_22, %W_Row_Loop_begin22 ], [ %w_sum_3_21, %114 ]" [conv/conv_1.cpp:26]   --->   Operation 2424 'phi' 'w_sum_1_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2425 [1/1] (0.00ns)   --->   "%wc_0_22 = phi i2 [ 0, %W_Row_Loop_begin22 ], [ %add_ln21_22, %114 ]" [conv/conv_1.cpp:21]   --->   Operation 2425 'phi' 'wc_0_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i2 %wc_0_22 to i5" [conv/conv_1.cpp:21]   --->   Operation 2426 'zext' 'zext_ln21_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2427 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_22, -1" [conv/conv_1.cpp:21]   --->   Operation 2427 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2428 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2428 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2429 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_22, 1" [conv/conv_1.cpp:21]   --->   Operation 2429 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2430 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop_end22, label %114" [conv/conv_1.cpp:21]   --->   Operation 2430 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln26_180 = zext i2 %wc_0_22 to i5" [conv/conv_1.cpp:26]   --->   Operation 2431 'zext' 'zext_ln26_180' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2432 [1/1] (1.78ns)   --->   "%add_ln26_111 = add i5 %zext_ln26_180, %sub_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 2432 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2433 [1/1] (0.00ns)   --->   "%tmp_299_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_111, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2433 'bitconcatenate' 'tmp_299_cast' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2434 [1/1] (1.73ns)   --->   "%add_ln26_112 = add i10 %zext_ln35_88, %tmp_299_cast" [conv/conv_1.cpp:26]   --->   Operation 2434 'add' 'add_ln26_112' <Predicate = (!icmp_ln21_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln26_181 = zext i10 %add_ln26_112 to i64" [conv/conv_1.cpp:26]   --->   Operation 2435 'zext' 'zext_ln26_181' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2436 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_22 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_181" [conv/conv_1.cpp:26]   --->   Operation 2436 'getelementptr' 'conv_1_weights_0_add_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2437 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %c_0_22, %zext_ln21_22" [conv/conv_1.cpp:26]   --->   Operation 2437 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln26_182 = zext i5 %add_ln26_41 to i11" [conv/conv_1.cpp:26]   --->   Operation 2438 'zext' 'zext_ln26_182' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2439 [1/1] (1.63ns)   --->   "%add_ln26_113 = add i11 %zext_ln26_182, %sub_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 2439 'add' 'add_ln26_113' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i11 %add_ln26_113 to i64" [conv/conv_1.cpp:26]   --->   Operation 2440 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2441 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 2441 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2442 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_22 = load float* %conv_1_weights_0_add_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2442 'load' 'conv_1_weights_0_loa_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_203 : Operation 2443 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2443 'load' 'conv_input_load_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_203 : Operation 2444 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_121) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2444 'specregionend' 'empty_185' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2445 [1/1] (0.00ns)   --->   "br label %112" [conv/conv_1.cpp:18]   --->   Operation 2445 'br' <Predicate = (icmp_ln21_22)> <Delay = 0.00>

State 204 <SV = 27> <Delay = 15.6>
ST_204 : Operation 2446 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_22 = load float* %conv_1_weights_0_add_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2446 'load' 'conv_1_weights_0_loa_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_204 : Operation 2447 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2447 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_204 : Operation 2448 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_loa_22, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 2448 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 28> <Delay = 34.9>
ST_205 : Operation 2449 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_loa_22, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 2449 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2450 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2450 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 29> <Delay = 22.5>
ST_206 : Operation 2451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2451 'specloopname' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2452 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2452 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2453 [1/1] (0.00ns)   --->   "br label %113" [conv/conv_1.cpp:21]   --->   Operation 2453 'br' <Predicate = true> <Delay = 0.00>

State 207 <SV = 26> <Delay = 25.8>
ST_207 : Operation 2454 [1/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv/conv_1.cpp:31]   --->   Operation 2454 'load' 'conv_1_bias_load_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_207 : Operation 2455 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv/conv_1.cpp:31]   --->   Operation 2455 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 27> <Delay = 33.5>
ST_208 : Operation 2456 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv/conv_1.cpp:31]   --->   Operation 2456 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2457 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv/conv_1.cpp:34]   --->   Operation 2457 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2458 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv/conv_1.cpp:34]   --->   Operation 2459 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2460 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_148, -1" [conv/conv_1.cpp:34]   --->   Operation 2460 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2461 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv/conv_1.cpp:34]   --->   Operation 2461 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv/conv_1.cpp:34]   --->   Operation 2462 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2463 [1/1] (6.78ns)   --->   "%tmp_149 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2463 'fcmp' 'tmp_149' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_149" [conv/conv_1.cpp:34]   --->   Operation 2464 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2465 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2465 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2466 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv/conv_1.cpp:35]   --->   Operation 2466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_208 : Operation 2467 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_116) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2467 'specregionend' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2468 [1/1] (0.00ns)   --->   "br label %111" [conv/conv_1.cpp:14]   --->   Operation 2468 'br' <Predicate = true> <Delay = 0.00>

State 209 <SV = 24> <Delay = 1.94>
ST_209 : Operation 2469 [1/1] (0.00ns)   --->   "%c_0_23 = phi i5 [ 0, %Row_Loop22 ], [ %add_ln11_23, %Col_Loop_end23 ]" [conv/conv_1.cpp:11]   --->   Operation 2469 'phi' 'c_0_23' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2470 [1/1] (1.36ns)   --->   "%icmp_ln11_23 = icmp eq i5 %c_0_23, -6" [conv/conv_1.cpp:11]   --->   Operation 2470 'icmp' 'icmp_ln11_23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2471 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2471 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2472 [1/1] (1.78ns)   --->   "%add_ln11_23 = add i5 %c_0_23, 1" [conv/conv_1.cpp:11]   --->   Operation 2472 'add' 'add_ln11_23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_23, label %Row_Loop23, label %Col_Loop_begin23" [conv/conv_1.cpp:11]   --->   Operation 2473 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2474 'specloopname' <Predicate = (!icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2475 'specregionbegin' 'tmp_115' <Predicate = (!icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_240 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_23, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2476 'bitconcatenate' 'tmp_240' <Predicate = (!icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln35_87 = zext i10 %tmp_240 to i15" [conv/conv_1.cpp:35]   --->   Operation 2477 'zext' 'zext_ln35_87' <Predicate = (!icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2478 [1/1] (1.94ns)   --->   "%add_ln35_43 = add i15 %zext_ln35_87, -13632" [conv/conv_1.cpp:35]   --->   Operation 2478 'add' 'add_ln35_43' <Predicate = (!icmp_ln11_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2479 [1/1] (1.76ns)   --->   "br label %116" [conv/conv_1.cpp:14]   --->   Operation 2479 'br' <Predicate = (!icmp_ln11_23)> <Delay = 1.76>
ST_209 : Operation 2480 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_110) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2480 'specregionend' 'empty_187' <Predicate = (icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2481 'specregionbegin' 'tmp_114' <Predicate = (icmp_ln11_23)> <Delay = 0.00>
ST_209 : Operation 2482 [1/1] (1.76ns)   --->   "br label %120" [conv/conv_1.cpp:11]   --->   Operation 2482 'br' <Predicate = (icmp_ln11_23)> <Delay = 1.76>

State 210 <SV = 25> <Delay = 1.94>
ST_210 : Operation 2483 [1/1] (0.00ns)   --->   "%f_0_23 = phi i6 [ 0, %Col_Loop_begin23 ], [ %add_ln14_23, %Filter1_Loop_end23 ]" [conv/conv_1.cpp:14]   --->   Operation 2483 'phi' 'f_0_23' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2484 [1/1] (1.42ns)   --->   "%icmp_ln14_23 = icmp eq i6 %f_0_23, -32" [conv/conv_1.cpp:14]   --->   Operation 2484 'icmp' 'icmp_ln14_23' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2485 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2485 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2486 [1/1] (1.82ns)   --->   "%add_ln14_23 = add i6 %f_0_23, 1" [conv/conv_1.cpp:14]   --->   Operation 2486 'add' 'add_ln14_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_23, label %Col_Loop_end23, label %Filter1_Loop_begin23" [conv/conv_1.cpp:14]   --->   Operation 2487 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2488 'specloopname' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2489 'specregionbegin' 'tmp_120' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i6 %f_0_23 to i64" [conv/conv_1.cpp:26]   --->   Operation 2490 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2491 [1/1] (0.00ns)   --->   "%zext_ln35_92 = zext i6 %f_0_23 to i10" [conv/conv_1.cpp:35]   --->   Operation 2491 'zext' 'zext_ln35_92' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln35_93 = zext i6 %f_0_23 to i15" [conv/conv_1.cpp:35]   --->   Operation 2492 'zext' 'zext_ln35_93' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2493 [1/1] (1.94ns)   --->   "%add_ln35_46 = add i15 %add_ln35_43, %zext_ln35_93" [conv/conv_1.cpp:35]   --->   Operation 2493 'add' 'add_ln35_46' <Predicate = (!icmp_ln14_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln35_94 = zext i15 %add_ln35_46 to i64" [conv/conv_1.cpp:35]   --->   Operation 2494 'zext' 'zext_ln35_94' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2495 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_94" [conv/conv_1.cpp:35]   --->   Operation 2495 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2496 [1/1] (1.76ns)   --->   "br label %117" [conv/conv_1.cpp:18]   --->   Operation 2496 'br' <Predicate = (!icmp_ln14_23)> <Delay = 1.76>
ST_210 : Operation 2497 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_115) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2497 'specregionend' 'empty_189' <Predicate = (icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2498 [1/1] (0.00ns)   --->   "br label %115" [conv/conv_1.cpp:11]   --->   Operation 2498 'br' <Predicate = (icmp_ln14_23)> <Delay = 0.00>

State 211 <SV = 26> <Delay = 3.51>
ST_211 : Operation 2499 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop_begin23 ], [ %add_ln18_22, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:18]   --->   Operation 2499 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2500 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop_begin23 ], [ %w_sum_1_23, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:26]   --->   Operation 2500 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_23 to i5" [conv/conv_1.cpp:18]   --->   Operation 2501 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2502 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv/conv_1.cpp:18]   --->   Operation 2502 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2503 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2503 'speclooptripcount' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2504 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_23, 1" [conv/conv_1.cpp:18]   --->   Operation 2504 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop_end23, label %W_Row_Loop_begin23" [conv/conv_1.cpp:18]   --->   Operation 2505 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2506 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2507 'specregionbegin' 'tmp_124' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_249 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2508 'bitconcatenate' 'tmp_249' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln26_177 = zext i4 %tmp_249 to i5" [conv/conv_1.cpp:26]   --->   Operation 2509 'zext' 'zext_ln26_177' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2510 [1/1] (1.73ns)   --->   "%sub_ln26_46 = sub i5 %zext_ln26_177, %zext_ln18_16" [conv/conv_1.cpp:26]   --->   Operation 2510 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2511 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_16, -9" [conv/conv_1.cpp:26]   --->   Operation 2511 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_250 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2512 'bitconcatenate' 'tmp_250' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln26_178 = zext i10 %tmp_250 to i11" [conv/conv_1.cpp:26]   --->   Operation 2513 'zext' 'zext_ln26_178' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_251 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2514 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln26_179 = zext i7 %tmp_251 to i11" [conv/conv_1.cpp:26]   --->   Operation 2515 'zext' 'zext_ln26_179' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2516 [1/1] (1.73ns)   --->   "%sub_ln26_47 = sub i11 %zext_ln26_178, %zext_ln26_179" [conv/conv_1.cpp:26]   --->   Operation 2516 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2517 [1/1] (1.76ns)   --->   "br label %118" [conv/conv_1.cpp:21]   --->   Operation 2517 'br' <Predicate = (!icmp_ln18_23)> <Delay = 1.76>
ST_211 : Operation 2518 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_23 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_108" [conv/conv_1.cpp:31]   --->   Operation 2518 'getelementptr' 'conv_1_bias_addr_23' <Predicate = (icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2519 [2/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv/conv_1.cpp:31]   --->   Operation 2519 'load' 'conv_1_bias_load_23' <Predicate = (icmp_ln18_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 212 <SV = 27> <Delay = 6.76>
ST_212 : Operation 2520 [1/1] (0.00ns)   --->   "%w_sum_1_23 = phi float [ %w_sum_0_23, %W_Row_Loop_begin23 ], [ %w_sum_3_22, %119 ]" [conv/conv_1.cpp:26]   --->   Operation 2520 'phi' 'w_sum_1_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2521 [1/1] (0.00ns)   --->   "%wc_0_23 = phi i2 [ 0, %W_Row_Loop_begin23 ], [ %add_ln21_23, %119 ]" [conv/conv_1.cpp:21]   --->   Operation 2521 'phi' 'wc_0_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i2 %wc_0_23 to i5" [conv/conv_1.cpp:21]   --->   Operation 2522 'zext' 'zext_ln21_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2523 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_23, -1" [conv/conv_1.cpp:21]   --->   Operation 2523 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2524 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2524 'speclooptripcount' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2525 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_23, 1" [conv/conv_1.cpp:21]   --->   Operation 2525 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2526 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop_end23, label %119" [conv/conv_1.cpp:21]   --->   Operation 2526 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln26_187 = zext i2 %wc_0_23 to i5" [conv/conv_1.cpp:26]   --->   Operation 2527 'zext' 'zext_ln26_187' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2528 [1/1] (1.78ns)   --->   "%add_ln26_114 = add i5 %zext_ln26_187, %sub_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 2528 'add' 'add_ln26_114' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_304_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_114, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2529 'bitconcatenate' 'tmp_304_cast' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2530 [1/1] (1.73ns)   --->   "%add_ln26_115 = add i10 %zext_ln35_92, %tmp_304_cast" [conv/conv_1.cpp:26]   --->   Operation 2530 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln26_188 = zext i10 %add_ln26_115 to i64" [conv/conv_1.cpp:26]   --->   Operation 2531 'zext' 'zext_ln26_188' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2532 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_23 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_188" [conv/conv_1.cpp:26]   --->   Operation 2532 'getelementptr' 'conv_1_weights_0_add_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2533 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %c_0_23, %zext_ln21_23" [conv/conv_1.cpp:26]   --->   Operation 2533 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln26_189 = zext i5 %add_ln26_42 to i11" [conv/conv_1.cpp:26]   --->   Operation 2534 'zext' 'zext_ln26_189' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2535 [1/1] (1.63ns)   --->   "%add_ln26_116 = add i11 %zext_ln26_189, %sub_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 2535 'add' 'add_ln26_116' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i11 %add_ln26_116 to i64" [conv/conv_1.cpp:26]   --->   Operation 2536 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2537 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 2537 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2538 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_23 = load float* %conv_1_weights_0_add_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2538 'load' 'conv_1_weights_0_loa_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_212 : Operation 2539 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2539 'load' 'conv_input_load_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_212 : Operation 2540 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_124) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2540 'specregionend' 'empty_193' <Predicate = (icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2541 [1/1] (0.00ns)   --->   "br label %117" [conv/conv_1.cpp:18]   --->   Operation 2541 'br' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 213 <SV = 28> <Delay = 15.6>
ST_213 : Operation 2542 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_23 = load float* %conv_1_weights_0_add_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2542 'load' 'conv_1_weights_0_loa_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_213 : Operation 2543 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2543 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_213 : Operation 2544 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_loa_23, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 2544 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 29> <Delay = 34.9>
ST_214 : Operation 2545 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_loa_23, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 2545 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2546 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2546 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 30> <Delay = 22.5>
ST_215 : Operation 2547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2547 'specloopname' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2548 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2548 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2549 [1/1] (0.00ns)   --->   "br label %118" [conv/conv_1.cpp:21]   --->   Operation 2549 'br' <Predicate = true> <Delay = 0.00>

State 216 <SV = 27> <Delay = 25.8>
ST_216 : Operation 2550 [1/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv/conv_1.cpp:31]   --->   Operation 2550 'load' 'conv_1_bias_load_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_216 : Operation 2551 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv/conv_1.cpp:31]   --->   Operation 2551 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 28> <Delay = 33.5>
ST_217 : Operation 2552 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv/conv_1.cpp:31]   --->   Operation 2552 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2553 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv/conv_1.cpp:34]   --->   Operation 2553 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2554 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv/conv_1.cpp:34]   --->   Operation 2555 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2556 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_150, -1" [conv/conv_1.cpp:34]   --->   Operation 2556 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2557 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv/conv_1.cpp:34]   --->   Operation 2557 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv/conv_1.cpp:34]   --->   Operation 2558 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2559 [1/1] (6.78ns)   --->   "%tmp_151 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2559 'fcmp' 'tmp_151' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_151" [conv/conv_1.cpp:34]   --->   Operation 2560 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2561 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2561 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 2562 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv/conv_1.cpp:35]   --->   Operation 2562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_217 : Operation 2563 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_120) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2563 'specregionend' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2564 [1/1] (0.00ns)   --->   "br label %116" [conv/conv_1.cpp:14]   --->   Operation 2564 'br' <Predicate = true> <Delay = 0.00>

State 218 <SV = 25> <Delay = 1.94>
ST_218 : Operation 2565 [1/1] (0.00ns)   --->   "%c_0_24 = phi i5 [ 0, %Row_Loop23 ], [ %add_ln11_24, %Col_Loop_end24 ]" [conv/conv_1.cpp:11]   --->   Operation 2565 'phi' 'c_0_24' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2566 [1/1] (1.36ns)   --->   "%icmp_ln11_24 = icmp eq i5 %c_0_24, -6" [conv/conv_1.cpp:11]   --->   Operation 2566 'icmp' 'icmp_ln11_24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2567 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2567 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2568 [1/1] (1.78ns)   --->   "%add_ln11_24 = add i5 %c_0_24, 1" [conv/conv_1.cpp:11]   --->   Operation 2568 'add' 'add_ln11_24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2569 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_24, label %Row_Loop24, label %Col_Loop_begin24" [conv/conv_1.cpp:11]   --->   Operation 2569 'br' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2570 'specloopname' <Predicate = (!icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2571 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2571 'specregionbegin' 'tmp_119' <Predicate = (!icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_244 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_24, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2572 'bitconcatenate' 'tmp_244' <Predicate = (!icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln35_91 = zext i10 %tmp_244 to i15" [conv/conv_1.cpp:35]   --->   Operation 2573 'zext' 'zext_ln35_91' <Predicate = (!icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2574 [1/1] (1.94ns)   --->   "%add_ln35_45 = add i15 %zext_ln35_91, -12800" [conv/conv_1.cpp:35]   --->   Operation 2574 'add' 'add_ln35_45' <Predicate = (!icmp_ln11_24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2575 [1/1] (1.76ns)   --->   "br label %121" [conv/conv_1.cpp:14]   --->   Operation 2575 'br' <Predicate = (!icmp_ln11_24)> <Delay = 1.76>
ST_218 : Operation 2576 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_114) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2576 'specregionend' 'empty_195' <Predicate = (icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 2577 'specregionbegin' 'tmp_118' <Predicate = (icmp_ln11_24)> <Delay = 0.00>
ST_218 : Operation 2578 [1/1] (1.76ns)   --->   "br label %125" [conv/conv_1.cpp:11]   --->   Operation 2578 'br' <Predicate = (icmp_ln11_24)> <Delay = 1.76>

State 219 <SV = 26> <Delay = 1.94>
ST_219 : Operation 2579 [1/1] (0.00ns)   --->   "%f_0_24 = phi i6 [ 0, %Col_Loop_begin24 ], [ %add_ln14_24, %Filter1_Loop_end24 ]" [conv/conv_1.cpp:14]   --->   Operation 2579 'phi' 'f_0_24' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2580 [1/1] (1.42ns)   --->   "%icmp_ln14_24 = icmp eq i6 %f_0_24, -32" [conv/conv_1.cpp:14]   --->   Operation 2580 'icmp' 'icmp_ln14_24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2581 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2581 'speclooptripcount' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2582 [1/1] (1.82ns)   --->   "%add_ln14_24 = add i6 %f_0_24, 1" [conv/conv_1.cpp:14]   --->   Operation 2582 'add' 'add_ln14_24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2583 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_24, label %Col_Loop_end24, label %Filter1_Loop_begin24" [conv/conv_1.cpp:14]   --->   Operation 2583 'br' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2584 'specloopname' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2585 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i6 %f_0_24 to i64" [conv/conv_1.cpp:26]   --->   Operation 2586 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln35_96 = zext i6 %f_0_24 to i10" [conv/conv_1.cpp:35]   --->   Operation 2587 'zext' 'zext_ln35_96' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln35_97 = zext i6 %f_0_24 to i15" [conv/conv_1.cpp:35]   --->   Operation 2588 'zext' 'zext_ln35_97' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2589 [1/1] (1.94ns)   --->   "%add_ln35_48 = add i15 %add_ln35_45, %zext_ln35_97" [conv/conv_1.cpp:35]   --->   Operation 2589 'add' 'add_ln35_48' <Predicate = (!icmp_ln14_24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln35_98 = zext i15 %add_ln35_48 to i64" [conv/conv_1.cpp:35]   --->   Operation 2590 'zext' 'zext_ln35_98' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2591 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_98" [conv/conv_1.cpp:35]   --->   Operation 2591 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2592 [1/1] (1.76ns)   --->   "br label %122" [conv/conv_1.cpp:18]   --->   Operation 2592 'br' <Predicate = (!icmp_ln14_24)> <Delay = 1.76>
ST_219 : Operation 2593 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_119) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2593 'specregionend' 'empty_197' <Predicate = (icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2594 [1/1] (0.00ns)   --->   "br label %120" [conv/conv_1.cpp:11]   --->   Operation 2594 'br' <Predicate = (icmp_ln14_24)> <Delay = 0.00>

State 220 <SV = 27> <Delay = 3.25>
ST_220 : Operation 2595 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop_begin24 ], [ %add_ln18_23, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:18]   --->   Operation 2595 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2596 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop_begin24 ], [ %w_sum_1_24, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:26]   --->   Operation 2596 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2597 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv/conv_1.cpp:18]   --->   Operation 2597 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2598 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2598 'speclooptripcount' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2599 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_24, 1" [conv/conv_1.cpp:18]   --->   Operation 2599 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2600 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop_end24, label %W_Row_Loop_begin24" [conv/conv_1.cpp:18]   --->   Operation 2600 'br' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2601 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2602 'specregionbegin' 'tmp_126' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln26_183 = zext i2 %wr_0_24 to i5" [conv/conv_1.cpp:26]   --->   Operation 2603 'zext' 'zext_ln26_183' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_252 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2604 'bitconcatenate' 'tmp_252' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln26_184 = zext i4 %tmp_252 to i5" [conv/conv_1.cpp:26]   --->   Operation 2605 'zext' 'zext_ln26_184' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2606 [1/1] (1.73ns)   --->   "%sub_ln26_48 = sub i5 %zext_ln26_184, %zext_ln26_183" [conv/conv_1.cpp:26]   --->   Operation 2606 'sub' 'sub_ln26_48' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_253 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5(i2 -2, i2 %wr_0_24, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2607 'bitconcatenate' 'tmp_253' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i9 %tmp_253 to i10" [conv/conv_1.cpp:26]   --->   Operation 2608 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln26_185 = zext i10 %sext_ln26_4 to i11" [conv/conv_1.cpp:26]   --->   Operation 2609 'zext' 'zext_ln26_185' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_254 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 -2, i2 %wr_0_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2610 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i6 %tmp_254 to i7" [conv/conv_1.cpp:26]   --->   Operation 2611 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln26_186 = zext i7 %sext_ln26_5 to i11" [conv/conv_1.cpp:26]   --->   Operation 2612 'zext' 'zext_ln26_186' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2613 [1/1] (1.73ns)   --->   "%sub_ln26_49 = sub i11 %zext_ln26_185, %zext_ln26_186" [conv/conv_1.cpp:26]   --->   Operation 2613 'sub' 'sub_ln26_49' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2614 [1/1] (1.76ns)   --->   "br label %123" [conv/conv_1.cpp:21]   --->   Operation 2614 'br' <Predicate = (!icmp_ln18_24)> <Delay = 1.76>
ST_220 : Operation 2615 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_24 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_113" [conv/conv_1.cpp:31]   --->   Operation 2615 'getelementptr' 'conv_1_bias_addr_24' <Predicate = (icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2616 [2/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv/conv_1.cpp:31]   --->   Operation 2616 'load' 'conv_1_bias_load_24' <Predicate = (icmp_ln18_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 221 <SV = 28> <Delay = 6.76>
ST_221 : Operation 2617 [1/1] (0.00ns)   --->   "%w_sum_1_24 = phi float [ %w_sum_0_24, %W_Row_Loop_begin24 ], [ %w_sum_3_23, %124 ]" [conv/conv_1.cpp:26]   --->   Operation 2617 'phi' 'w_sum_1_24' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2618 [1/1] (0.00ns)   --->   "%wc_0_24 = phi i2 [ 0, %W_Row_Loop_begin24 ], [ %add_ln21_24, %124 ]" [conv/conv_1.cpp:21]   --->   Operation 2618 'phi' 'wc_0_24' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i2 %wc_0_24 to i5" [conv/conv_1.cpp:21]   --->   Operation 2619 'zext' 'zext_ln21_24' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2620 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_24, -1" [conv/conv_1.cpp:21]   --->   Operation 2620 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2621 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2621 'speclooptripcount' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2622 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_24, 1" [conv/conv_1.cpp:21]   --->   Operation 2622 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop_end24, label %124" [conv/conv_1.cpp:21]   --->   Operation 2623 'br' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln26_194 = zext i2 %wc_0_24 to i5" [conv/conv_1.cpp:26]   --->   Operation 2624 'zext' 'zext_ln26_194' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2625 [1/1] (1.78ns)   --->   "%add_ln26_117 = add i5 %zext_ln26_194, %sub_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 2625 'add' 'add_ln26_117' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2626 [1/1] (0.00ns)   --->   "%tmp_309_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_117, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2626 'bitconcatenate' 'tmp_309_cast' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2627 [1/1] (1.73ns)   --->   "%add_ln26_118 = add i10 %zext_ln35_96, %tmp_309_cast" [conv/conv_1.cpp:26]   --->   Operation 2627 'add' 'add_ln26_118' <Predicate = (!icmp_ln21_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln26_195 = zext i10 %add_ln26_118 to i64" [conv/conv_1.cpp:26]   --->   Operation 2628 'zext' 'zext_ln26_195' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2629 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_24 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_195" [conv/conv_1.cpp:26]   --->   Operation 2629 'getelementptr' 'conv_1_weights_0_add_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2630 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %c_0_24, %zext_ln21_24" [conv/conv_1.cpp:26]   --->   Operation 2630 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln26_196 = zext i5 %add_ln26_43 to i11" [conv/conv_1.cpp:26]   --->   Operation 2631 'zext' 'zext_ln26_196' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2632 [1/1] (1.63ns)   --->   "%add_ln26_119 = add i11 %zext_ln26_196, %sub_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 2632 'add' 'add_ln26_119' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i11 %add_ln26_119 to i64" [conv/conv_1.cpp:26]   --->   Operation 2633 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2634 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 2634 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2635 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_24 = load float* %conv_1_weights_0_add_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2635 'load' 'conv_1_weights_0_loa_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_221 : Operation 2636 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2636 'load' 'conv_input_load_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_221 : Operation 2637 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_126) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2637 'specregionend' 'empty_201' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2638 [1/1] (0.00ns)   --->   "br label %122" [conv/conv_1.cpp:18]   --->   Operation 2638 'br' <Predicate = (icmp_ln21_24)> <Delay = 0.00>

State 222 <SV = 29> <Delay = 15.6>
ST_222 : Operation 2639 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_24 = load float* %conv_1_weights_0_add_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2639 'load' 'conv_1_weights_0_loa_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_222 : Operation 2640 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2640 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_222 : Operation 2641 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_loa_24, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 2641 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 30> <Delay = 34.9>
ST_223 : Operation 2642 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_loa_24, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 2642 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2643 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2643 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 31> <Delay = 22.5>
ST_224 : Operation 2644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2644 'specloopname' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2645 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2645 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2646 [1/1] (0.00ns)   --->   "br label %123" [conv/conv_1.cpp:21]   --->   Operation 2646 'br' <Predicate = true> <Delay = 0.00>

State 225 <SV = 28> <Delay = 25.8>
ST_225 : Operation 2647 [1/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv/conv_1.cpp:31]   --->   Operation 2647 'load' 'conv_1_bias_load_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_225 : Operation 2648 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv/conv_1.cpp:31]   --->   Operation 2648 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 29> <Delay = 33.5>
ST_226 : Operation 2649 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv/conv_1.cpp:31]   --->   Operation 2649 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2650 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv/conv_1.cpp:34]   --->   Operation 2650 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2651 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv/conv_1.cpp:34]   --->   Operation 2652 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2653 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_152, -1" [conv/conv_1.cpp:34]   --->   Operation 2653 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2654 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv/conv_1.cpp:34]   --->   Operation 2654 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv/conv_1.cpp:34]   --->   Operation 2655 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2656 [1/1] (6.78ns)   --->   "%tmp_153 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2656 'fcmp' 'tmp_153' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_153" [conv/conv_1.cpp:34]   --->   Operation 2657 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2658 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2658 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2659 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv/conv_1.cpp:35]   --->   Operation 2659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_226 : Operation 2660 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_123) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2660 'specregionend' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2661 [1/1] (0.00ns)   --->   "br label %121" [conv/conv_1.cpp:14]   --->   Operation 2661 'br' <Predicate = true> <Delay = 0.00>

State 227 <SV = 26> <Delay = 1.94>
ST_227 : Operation 2662 [1/1] (0.00ns)   --->   "%c_0_25 = phi i5 [ 0, %Row_Loop24 ], [ %add_ln11_25, %Col_Loop_end25 ]" [conv/conv_1.cpp:11]   --->   Operation 2662 'phi' 'c_0_25' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2663 [1/1] (1.36ns)   --->   "%icmp_ln11_25 = icmp eq i5 %c_0_25, -6" [conv/conv_1.cpp:11]   --->   Operation 2663 'icmp' 'icmp_ln11_25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2664 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 2664 'speclooptripcount' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2665 [1/1] (1.78ns)   --->   "%add_ln11_25 = add i5 %c_0_25, 1" [conv/conv_1.cpp:11]   --->   Operation 2665 'add' 'add_ln11_25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2666 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_25, label %Row_Loop_end, label %Col_Loop_begin25" [conv/conv_1.cpp:11]   --->   Operation 2666 'br' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2667 'specloopname' <Predicate = (!icmp_ln11_25)> <Delay = 0.00>
ST_227 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2668 'specregionbegin' 'tmp_122' <Predicate = (!icmp_ln11_25)> <Delay = 0.00>
ST_227 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_248 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %c_0_25, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 2669 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln11_25)> <Delay = 0.00>
ST_227 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln35_95 = zext i10 %tmp_248 to i15" [conv/conv_1.cpp:35]   --->   Operation 2670 'zext' 'zext_ln35_95' <Predicate = (!icmp_ln11_25)> <Delay = 0.00>
ST_227 : Operation 2671 [1/1] (1.94ns)   --->   "%add_ln35_47 = add i15 %zext_ln35_95, -11968" [conv/conv_1.cpp:35]   --->   Operation 2671 'add' 'add_ln35_47' <Predicate = (!icmp_ln11_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2672 [1/1] (1.76ns)   --->   "br label %126" [conv/conv_1.cpp:14]   --->   Operation 2672 'br' <Predicate = (!icmp_ln11_25)> <Delay = 1.76>
ST_227 : Operation 2673 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_118) nounwind" [conv/conv_1.cpp:41]   --->   Operation 2673 'specregionend' 'empty_203' <Predicate = (icmp_ln11_25)> <Delay = 0.00>
ST_227 : Operation 2674 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 2674 'ret' <Predicate = (icmp_ln11_25)> <Delay = 0.00>

State 228 <SV = 27> <Delay = 1.94>
ST_228 : Operation 2675 [1/1] (0.00ns)   --->   "%f_0_25 = phi i6 [ 0, %Col_Loop_begin25 ], [ %add_ln14_25, %Filter1_Loop_end25 ]" [conv/conv_1.cpp:14]   --->   Operation 2675 'phi' 'f_0_25' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2676 [1/1] (1.42ns)   --->   "%icmp_ln14_25 = icmp eq i6 %f_0_25, -32" [conv/conv_1.cpp:14]   --->   Operation 2676 'icmp' 'icmp_ln14_25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2677 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2677 'speclooptripcount' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2678 [1/1] (1.82ns)   --->   "%add_ln14_25 = add i6 %f_0_25, 1" [conv/conv_1.cpp:14]   --->   Operation 2678 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2679 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_25, label %Col_Loop_end25, label %Filter1_Loop_begin25" [conv/conv_1.cpp:14]   --->   Operation 2679 'br' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2680 'specloopname' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2681 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2681 'specregionbegin' 'tmp_125' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i6 %f_0_25 to i64" [conv/conv_1.cpp:26]   --->   Operation 2682 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln35_99 = zext i6 %f_0_25 to i10" [conv/conv_1.cpp:35]   --->   Operation 2683 'zext' 'zext_ln35_99' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln35_100 = zext i6 %f_0_25 to i15" [conv/conv_1.cpp:35]   --->   Operation 2684 'zext' 'zext_ln35_100' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2685 [1/1] (1.94ns)   --->   "%add_ln35_49 = add i15 %add_ln35_47, %zext_ln35_100" [conv/conv_1.cpp:35]   --->   Operation 2685 'add' 'add_ln35_49' <Predicate = (!icmp_ln14_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln35_101 = zext i15 %add_ln35_49 to i64" [conv/conv_1.cpp:35]   --->   Operation 2686 'zext' 'zext_ln35_101' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2687 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_101" [conv/conv_1.cpp:35]   --->   Operation 2687 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2688 [1/1] (1.76ns)   --->   "br label %127" [conv/conv_1.cpp:18]   --->   Operation 2688 'br' <Predicate = (!icmp_ln14_25)> <Delay = 1.76>
ST_228 : Operation 2689 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_122) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2689 'specregionend' 'empty_205' <Predicate = (icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2690 [1/1] (0.00ns)   --->   "br label %125" [conv/conv_1.cpp:11]   --->   Operation 2690 'br' <Predicate = (icmp_ln14_25)> <Delay = 0.00>

State 229 <SV = 28> <Delay = 3.46>
ST_229 : Operation 2691 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop_begin25 ], [ %add_ln18_24, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:18]   --->   Operation 2691 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2692 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop_begin25 ], [ %w_sum_1_25, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:26]   --->   Operation 2692 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_25 to i4" [conv/conv_1.cpp:18]   --->   Operation 2693 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2694 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv/conv_1.cpp:18]   --->   Operation 2694 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2695 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2695 'speclooptripcount' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2696 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_25, 1" [conv/conv_1.cpp:18]   --->   Operation 2696 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2697 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop_end25, label %W_Row_Loop_begin25" [conv/conv_1.cpp:18]   --->   Operation 2697 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2698 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2698 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2699 'specregionbegin' 'tmp_127' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln26_190 = zext i2 %wr_0_25 to i5" [conv/conv_1.cpp:26]   --->   Operation 2700 'zext' 'zext_ln26_190' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_255 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2701 'bitconcatenate' 'tmp_255' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln26_191 = zext i4 %tmp_255 to i5" [conv/conv_1.cpp:26]   --->   Operation 2702 'zext' 'zext_ln26_191' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2703 [1/1] (1.73ns)   --->   "%sub_ln26_50 = sub i5 %zext_ln26_191, %zext_ln26_190" [conv/conv_1.cpp:26]   --->   Operation 2703 'sub' 'sub_ln26_50' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2704 [1/1] (1.73ns)   --->   "%add_ln26_25 = add i4 %zext_ln18_17, -7" [conv/conv_1.cpp:26]   --->   Operation 2704 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_256 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln26_25, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2705 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i9 %tmp_256 to i10" [conv/conv_1.cpp:26]   --->   Operation 2706 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln26_192 = zext i10 %sext_ln26_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 2707 'zext' 'zext_ln26_192' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_257 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2708 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i6 %tmp_257 to i7" [conv/conv_1.cpp:26]   --->   Operation 2709 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2710 [1/1] (0.00ns)   --->   "%zext_ln26_193 = zext i7 %sext_ln26_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 2710 'zext' 'zext_ln26_193' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2711 [1/1] (1.73ns)   --->   "%sub_ln26_51 = sub i11 %zext_ln26_192, %zext_ln26_193" [conv/conv_1.cpp:26]   --->   Operation 2711 'sub' 'sub_ln26_51' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2712 [1/1] (1.76ns)   --->   "br label %128" [conv/conv_1.cpp:21]   --->   Operation 2712 'br' <Predicate = (!icmp_ln18_25)> <Delay = 1.76>
ST_229 : Operation 2713 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_25 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_118" [conv/conv_1.cpp:31]   --->   Operation 2713 'getelementptr' 'conv_1_bias_addr_25' <Predicate = (icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2714 [2/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv/conv_1.cpp:31]   --->   Operation 2714 'load' 'conv_1_bias_load_25' <Predicate = (icmp_ln18_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 230 <SV = 29> <Delay = 6.76>
ST_230 : Operation 2715 [1/1] (0.00ns)   --->   "%w_sum_1_25 = phi float [ %w_sum_0_25, %W_Row_Loop_begin25 ], [ %w_sum_3_24, %129 ]" [conv/conv_1.cpp:26]   --->   Operation 2715 'phi' 'w_sum_1_25' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2716 [1/1] (0.00ns)   --->   "%wc_0_25 = phi i2 [ 0, %W_Row_Loop_begin25 ], [ %add_ln21_25, %129 ]" [conv/conv_1.cpp:21]   --->   Operation 2716 'phi' 'wc_0_25' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i2 %wc_0_25 to i5" [conv/conv_1.cpp:21]   --->   Operation 2717 'zext' 'zext_ln21_25' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2718 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_25, -1" [conv/conv_1.cpp:21]   --->   Operation 2718 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2719 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2719 'speclooptripcount' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2720 [1/1] (1.56ns)   --->   "%add_ln21_25 = add i2 %wc_0_25, 1" [conv/conv_1.cpp:21]   --->   Operation 2720 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2721 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop_end25, label %129" [conv/conv_1.cpp:21]   --->   Operation 2721 'br' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln26_197 = zext i2 %wc_0_25 to i5" [conv/conv_1.cpp:26]   --->   Operation 2722 'zext' 'zext_ln26_197' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2723 [1/1] (1.78ns)   --->   "%add_ln26_120 = add i5 %zext_ln26_197, %sub_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 2723 'add' 'add_ln26_120' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_311_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_120, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2724 'bitconcatenate' 'tmp_311_cast' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2725 [1/1] (1.73ns)   --->   "%add_ln26_121 = add i10 %zext_ln35_99, %tmp_311_cast" [conv/conv_1.cpp:26]   --->   Operation 2725 'add' 'add_ln26_121' <Predicate = (!icmp_ln21_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln26_198 = zext i10 %add_ln26_121 to i64" [conv/conv_1.cpp:26]   --->   Operation 2726 'zext' 'zext_ln26_198' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2727 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_25 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_198" [conv/conv_1.cpp:26]   --->   Operation 2727 'getelementptr' 'conv_1_weights_0_add_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2728 [1/1] (1.78ns)   --->   "%add_ln26_44 = add i5 %c_0_25, %zext_ln21_25" [conv/conv_1.cpp:26]   --->   Operation 2728 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln26_199 = zext i5 %add_ln26_44 to i11" [conv/conv_1.cpp:26]   --->   Operation 2729 'zext' 'zext_ln26_199' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2730 [1/1] (1.63ns)   --->   "%add_ln26_122 = add i11 %zext_ln26_199, %sub_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 2730 'add' 'add_ln26_122' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i11 %add_ln26_122 to i64" [conv/conv_1.cpp:26]   --->   Operation 2731 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2732 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 2732 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2733 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_25 = load float* %conv_1_weights_0_add_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2733 'load' 'conv_1_weights_0_loa_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_230 : Operation 2734 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2734 'load' 'conv_input_load_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_230 : Operation 2735 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_127) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2735 'specregionend' 'empty_209' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2736 [1/1] (0.00ns)   --->   "br label %127" [conv/conv_1.cpp:18]   --->   Operation 2736 'br' <Predicate = (icmp_ln21_25)> <Delay = 0.00>

State 231 <SV = 30> <Delay = 15.6>
ST_231 : Operation 2737 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_25 = load float* %conv_1_weights_0_add_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2737 'load' 'conv_1_weights_0_loa_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_231 : Operation 2738 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2738 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_231 : Operation 2739 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_loa_25, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 2739 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 31> <Delay = 34.9>
ST_232 : Operation 2740 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_loa_25, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 2740 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2741 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2741 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 32> <Delay = 22.5>
ST_233 : Operation 2742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2742 'specloopname' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2743 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2743 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2744 [1/1] (0.00ns)   --->   "br label %128" [conv/conv_1.cpp:21]   --->   Operation 2744 'br' <Predicate = true> <Delay = 0.00>

State 234 <SV = 29> <Delay = 25.8>
ST_234 : Operation 2745 [1/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv/conv_1.cpp:31]   --->   Operation 2745 'load' 'conv_1_bias_load_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_234 : Operation 2746 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv/conv_1.cpp:31]   --->   Operation 2746 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 30> <Delay = 33.5>
ST_235 : Operation 2747 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv/conv_1.cpp:31]   --->   Operation 2747 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2748 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv/conv_1.cpp:34]   --->   Operation 2748 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_154 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2749 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv/conv_1.cpp:34]   --->   Operation 2750 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2751 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_154, -1" [conv/conv_1.cpp:34]   --->   Operation 2751 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2752 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv/conv_1.cpp:34]   --->   Operation 2752 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv/conv_1.cpp:34]   --->   Operation 2753 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2754 [1/1] (6.78ns)   --->   "%tmp_155 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2754 'fcmp' 'tmp_155' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_155" [conv/conv_1.cpp:34]   --->   Operation 2755 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2756 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2756 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2757 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv/conv_1.cpp:35]   --->   Operation 2757 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_235 : Operation 2758 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_125) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2758 'specregionend' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2759 [1/1] (0.00ns)   --->   "br label %126" [conv/conv_1.cpp:14]   --->   Operation 2759 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_0_0', conv/conv_1.cpp:11) with incoming values : ('add_ln11', conv/conv_1.cpp:11) [11]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_0', conv/conv_1.cpp:11) with incoming values : ('add_ln11', conv/conv_1.cpp:11) [11]  (0 ns)
	'add' operation ('add_ln11', conv/conv_1.cpp:11) [14]  (1.78 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_0', conv/conv_1.cpp:14) with incoming values : ('add_ln14', conv/conv_1.cpp:14) [23]  (0 ns)
	'add' operation ('add_ln14', conv/conv_1.cpp:14) [26]  (1.83 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr', conv/conv_1.cpp:31) [88]  (0 ns)
	'load' operation ('conv_1_bias_load', conv/conv_1.cpp:31) on array 'conv_1_bias' [89]  (3.25 ns)

 <State 5>: 6.95ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21', conv/conv_1.cpp:21) [60]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv_1.cpp:26) [74]  (1.78 ns)
	'add' operation ('add_ln26_47', conv/conv_1.cpp:26) [76]  (1.92 ns)
	'getelementptr' operation ('conv_input_addr', conv/conv_1.cpp:26) [78]  (0 ns)
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [80]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [79]  (3.25 ns)
	'fmul' operation ('tmp_17', conv/conv_1.cpp:26) [81]  (12.4 ns)

 <State 7>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', conv/conv_1.cpp:26) [81]  (12.4 ns)
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:26) [82]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:26) [82]  (22.6 ns)

 <State 9>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', conv/conv_1.cpp:31) on array 'conv_1_bias' [89]  (3.25 ns)
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [90]  (22.6 ns)

 <State 10>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [90]  (22.6 ns)
	'fcmp' operation ('tmp_9', conv/conv_1.cpp:34) [97]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [98]  (0 ns)
	'select' operation ('select_ln34', conv/conv_1.cpp:34) [99]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34', conv/conv_1.cpp:34 on array 'conv_out' [100]  (3.25 ns)

 <State 11>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_1', conv/conv_1.cpp:11) with incoming values : ('add_ln11_1', conv/conv_1.cpp:11) [111]  (0 ns)
	'add' operation ('add_ln11_1', conv/conv_1.cpp:11) [114]  (1.78 ns)

 <State 12>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_1', conv/conv_1.cpp:14) with incoming values : ('add_ln14_1', conv/conv_1.cpp:14) [124]  (0 ns)
	'add' operation ('add_ln14_1', conv/conv_1.cpp:14) [127]  (1.83 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv/conv_1.cpp:26) with incoming values : ('add_ln26', conv/conv_1.cpp:26) [140]  (0 ns)
	'add' operation ('add_ln26', conv/conv_1.cpp:26) [144]  (1.56 ns)
	'sub' operation ('sub_ln26_3', conv/conv_1.cpp:26) [157]  (1.87 ns)

 <State 14>: 6.95ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv/conv_1.cpp:21) [162]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv_1.cpp:26) [176]  (1.78 ns)
	'add' operation ('add_ln26_50', conv/conv_1.cpp:26) [178]  (1.92 ns)
	'getelementptr' operation ('conv_input_addr_1', conv/conv_1.cpp:26) [180]  (0 ns)
	'load' operation ('conv_input_load_1', conv/conv_1.cpp:26) on array 'conv_input' [182]  (3.25 ns)

 <State 15>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [181]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [183]  (12.4 ns)

 <State 16>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [183]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [184]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [184]  (22.6 ns)

 <State 18>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_1', conv/conv_1.cpp:31) on array 'conv_1_bias' [191]  (3.25 ns)
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [192]  (22.6 ns)

 <State 19>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [192]  (22.6 ns)
	'fcmp' operation ('tmp_15', conv/conv_1.cpp:34) [199]  (6.79 ns)
	'and' operation ('and_ln34_1', conv/conv_1.cpp:34) [200]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv_1.cpp:34) [201]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_1', conv/conv_1.cpp:34 on array 'conv_out' [202]  (3.25 ns)

 <State 20>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_2', conv/conv_1.cpp:11) with incoming values : ('add_ln11_2', conv/conv_1.cpp:11) [213]  (0 ns)
	'add' operation ('add_ln11_2', conv/conv_1.cpp:11) [216]  (1.78 ns)

 <State 21>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_2', conv/conv_1.cpp:14) with incoming values : ('add_ln14_2', conv/conv_1.cpp:14) [226]  (0 ns)
	'add' operation ('add_ln14_2', conv/conv_1.cpp:14) [229]  (1.83 ns)

 <State 22>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv/conv_1.cpp:18) with incoming values : ('add_ln18_1', conv/conv_1.cpp:18) [242]  (0 ns)
	'add' operation ('add_ln26_2', conv/conv_1.cpp:26) [256]  (1.65 ns)
	'sub' operation ('sub_ln26_5', conv/conv_1.cpp:26) [261]  (1.92 ns)

 <State 23>: 6.86ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv_1.cpp:21) with incoming values : ('add_ln21_2', conv/conv_1.cpp:21) [266]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv_1.cpp:26) [280]  (1.78 ns)
	'add' operation ('add_ln26_53', conv/conv_1.cpp:26) [282]  (1.82 ns)
	'getelementptr' operation ('conv_input_addr_2', conv/conv_1.cpp:26) [284]  (0 ns)
	'load' operation ('conv_input_load_2', conv/conv_1.cpp:26) on array 'conv_input' [286]  (3.25 ns)

 <State 24>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_2', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [285]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [287]  (12.4 ns)

 <State 25>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [287]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [288]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [288]  (22.6 ns)

 <State 27>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_2', conv/conv_1.cpp:31) on array 'conv_1_bias' [295]  (3.25 ns)
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [296]  (22.6 ns)

 <State 28>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [296]  (22.6 ns)
	'fcmp' operation ('tmp_22', conv/conv_1.cpp:34) [303]  (6.79 ns)
	'and' operation ('and_ln34_2', conv/conv_1.cpp:34) [304]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv_1.cpp:34) [305]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_2', conv/conv_1.cpp:34 on array 'conv_out' [306]  (3.25 ns)

 <State 29>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_3', conv/conv_1.cpp:11) with incoming values : ('add_ln11_3', conv/conv_1.cpp:11) [317]  (0 ns)
	'add' operation ('add_ln11_3', conv/conv_1.cpp:11) [320]  (1.78 ns)

 <State 30>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_3', conv/conv_1.cpp:14) with incoming values : ('add_ln14_3', conv/conv_1.cpp:14) [330]  (0 ns)
	'add' operation ('add_ln14_3', conv/conv_1.cpp:14) [333]  (1.83 ns)

 <State 31>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv/conv_1.cpp:18) with incoming values : ('add_ln18_2', conv/conv_1.cpp:18) [346]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv_1.cpp:26) [360]  (1.65 ns)
	'sub' operation ('sub_ln26_7', conv/conv_1.cpp:26) [365]  (1.92 ns)

 <State 32>: 6.86ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv/conv_1.cpp:21) [370]  (0 ns)
	'add' operation ('add_ln26_12', conv/conv_1.cpp:26) [384]  (1.78 ns)
	'add' operation ('add_ln26_56', conv/conv_1.cpp:26) [386]  (1.82 ns)
	'getelementptr' operation ('conv_input_addr_3', conv/conv_1.cpp:26) [388]  (0 ns)
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [390]  (3.25 ns)

 <State 33>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_3', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [389]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [391]  (12.4 ns)

 <State 34>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [391]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [392]  (22.6 ns)

 <State 35>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [392]  (22.6 ns)

 <State 36>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_3', conv/conv_1.cpp:31) on array 'conv_1_bias' [399]  (3.25 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [400]  (22.6 ns)

 <State 37>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [400]  (22.6 ns)
	'fcmp' operation ('tmp_28', conv/conv_1.cpp:34) [407]  (6.79 ns)
	'and' operation ('and_ln34_3', conv/conv_1.cpp:34) [408]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv_1.cpp:34) [409]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_3', conv/conv_1.cpp:34 on array 'conv_out' [410]  (3.25 ns)

 <State 38>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_4', conv/conv_1.cpp:11) with incoming values : ('add_ln11_4', conv/conv_1.cpp:11) [421]  (0 ns)
	'add' operation ('add_ln11_4', conv/conv_1.cpp:11) [424]  (1.78 ns)

 <State 39>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_4', conv/conv_1.cpp:14) with incoming values : ('add_ln14_4', conv/conv_1.cpp:14) [434]  (0 ns)
	'add' operation ('add_ln14_4', conv/conv_1.cpp:14) [437]  (1.83 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_4', conv/conv_1.cpp:31) [500]  (0 ns)
	'load' operation ('conv_1_bias_load_4', conv/conv_1.cpp:31) on array 'conv_1_bias' [501]  (3.25 ns)

 <State 41>: 6.86ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv/conv_1.cpp:21) [472]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv_1.cpp:26) [486]  (1.78 ns)
	'add' operation ('add_ln26_59', conv/conv_1.cpp:26) [488]  (1.82 ns)
	'getelementptr' operation ('conv_input_addr_4', conv/conv_1.cpp:26) [490]  (0 ns)
	'load' operation ('conv_input_load_4', conv/conv_1.cpp:26) on array 'conv_input' [492]  (3.25 ns)

 <State 42>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_4', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [491]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [493]  (12.4 ns)

 <State 43>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [493]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [494]  (22.6 ns)

 <State 44>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [494]  (22.6 ns)

 <State 45>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_4', conv/conv_1.cpp:31) on array 'conv_1_bias' [501]  (3.25 ns)
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [502]  (22.6 ns)

 <State 46>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [502]  (22.6 ns)
	'fcmp' operation ('tmp_34', conv/conv_1.cpp:34) [509]  (6.79 ns)
	'and' operation ('and_ln34_4', conv/conv_1.cpp:34) [510]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv_1.cpp:34) [511]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_4', conv/conv_1.cpp:34 on array 'conv_out' [512]  (3.25 ns)

 <State 47>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_5', conv/conv_1.cpp:11) with incoming values : ('add_ln11_5', conv/conv_1.cpp:11) [523]  (0 ns)
	'add' operation ('add_ln11_5', conv/conv_1.cpp:11) [526]  (1.78 ns)

 <State 48>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_5', conv/conv_1.cpp:14) with incoming values : ('add_ln14_5', conv/conv_1.cpp:14) [536]  (0 ns)
	'add' operation ('add_ln14_5', conv/conv_1.cpp:14) [539]  (1.83 ns)

 <State 49>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv/conv_1.cpp:18) with incoming values : ('add_ln18_4', conv/conv_1.cpp:18) [552]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv_1.cpp:26) [566]  (1.65 ns)
	'sub' operation ('sub_ln26_11', conv/conv_1.cpp:26) [571]  (1.92 ns)

 <State 50>: 6.86ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv_1.cpp:21) with incoming values : ('add_ln21_5', conv/conv_1.cpp:21) [576]  (0 ns)
	'add' operation ('add_ln26_20', conv/conv_1.cpp:26) [590]  (1.78 ns)
	'add' operation ('add_ln26_62', conv/conv_1.cpp:26) [592]  (1.82 ns)
	'getelementptr' operation ('conv_input_addr_5', conv/conv_1.cpp:26) [594]  (0 ns)
	'load' operation ('conv_input_load_5', conv/conv_1.cpp:26) on array 'conv_input' [596]  (3.25 ns)

 <State 51>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_5', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [595]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [597]  (12.4 ns)

 <State 52>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [597]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [598]  (22.6 ns)

 <State 53>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [598]  (22.6 ns)

 <State 54>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_5', conv/conv_1.cpp:31) on array 'conv_1_bias' [605]  (3.25 ns)
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [606]  (22.6 ns)

 <State 55>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [606]  (22.6 ns)
	'fcmp' operation ('tmp_40', conv/conv_1.cpp:34) [613]  (6.79 ns)
	'and' operation ('and_ln34_5', conv/conv_1.cpp:34) [614]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv_1.cpp:34) [615]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_5', conv/conv_1.cpp:34 on array 'conv_out' [616]  (3.25 ns)

 <State 56>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_6', conv/conv_1.cpp:11) with incoming values : ('add_ln11_6', conv/conv_1.cpp:11) [627]  (0 ns)
	'add' operation ('add_ln11_6', conv/conv_1.cpp:11) [630]  (1.78 ns)

 <State 57>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_6', conv/conv_1.cpp:14) with incoming values : ('add_ln14_6', conv/conv_1.cpp:14) [640]  (0 ns)
	'add' operation ('add_ln14_6', conv/conv_1.cpp:14) [643]  (1.83 ns)

 <State 58>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv/conv_1.cpp:18) with incoming values : ('add_ln18_5', conv/conv_1.cpp:18) [656]  (0 ns)
	'add' operation ('add_ln26_6', conv/conv_1.cpp:26) [670]  (1.74 ns)
	'sub' operation ('sub_ln26_13', conv/conv_1.cpp:26) [675]  (1.82 ns)

 <State 59>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv/conv_1.cpp:21) [680]  (0 ns)
	'add' operation ('add_ln26_63', conv/conv_1.cpp:26) [689]  (1.78 ns)
	'add' operation ('add_ln26_64', conv/conv_1.cpp:26) [691]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_6', conv/conv_1.cpp:26) [693]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_6', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [699]  (3.25 ns)

 <State 60>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_6', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [699]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [701]  (12.4 ns)

 <State 61>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [701]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [702]  (22.6 ns)

 <State 62>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [702]  (22.6 ns)

 <State 63>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_6', conv/conv_1.cpp:31) on array 'conv_1_bias' [709]  (3.25 ns)
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [710]  (22.6 ns)

 <State 64>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [710]  (22.6 ns)
	'fcmp' operation ('tmp_46', conv/conv_1.cpp:34) [717]  (6.79 ns)
	'and' operation ('and_ln34_6', conv/conv_1.cpp:34) [718]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv_1.cpp:34) [719]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_6', conv/conv_1.cpp:34 on array 'conv_out' [720]  (3.25 ns)

 <State 65>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_7', conv/conv_1.cpp:11) with incoming values : ('add_ln11_7', conv/conv_1.cpp:11) [731]  (0 ns)
	'add' operation ('add_ln11_7', conv/conv_1.cpp:11) [734]  (1.78 ns)

 <State 66>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_7', conv/conv_1.cpp:14) with incoming values : ('add_ln14_7', conv/conv_1.cpp:14) [744]  (0 ns)
	'add' operation ('add_ln14_7', conv/conv_1.cpp:14) [747]  (1.83 ns)

 <State 67>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv/conv_1.cpp:18) with incoming values : ('add_ln18_6', conv/conv_1.cpp:18) [760]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv_1.cpp:26) [774]  (1.74 ns)
	'sub' operation ('sub_ln26_15', conv/conv_1.cpp:26) [779]  (1.82 ns)

 <State 68>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv/conv_1.cpp:21) [784]  (0 ns)
	'add' operation ('add_ln26_66', conv/conv_1.cpp:26) [793]  (1.78 ns)
	'add' operation ('add_ln26_67', conv/conv_1.cpp:26) [795]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_7', conv/conv_1.cpp:26) [797]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_7', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [803]  (3.25 ns)

 <State 69>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_7', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [803]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [805]  (12.4 ns)

 <State 70>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [805]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [806]  (22.6 ns)

 <State 71>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [806]  (22.6 ns)

 <State 72>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_7', conv/conv_1.cpp:31) on array 'conv_1_bias' [813]  (3.25 ns)
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [814]  (22.6 ns)

 <State 73>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [814]  (22.6 ns)
	'fcmp' operation ('tmp_52', conv/conv_1.cpp:34) [821]  (6.79 ns)
	'and' operation ('and_ln34_7', conv/conv_1.cpp:34) [822]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv_1.cpp:34) [823]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_7', conv/conv_1.cpp:34 on array 'conv_out' [824]  (3.25 ns)

 <State 74>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_8', conv/conv_1.cpp:11) with incoming values : ('add_ln11_8', conv/conv_1.cpp:11) [835]  (0 ns)
	'add' operation ('add_ln11_8', conv/conv_1.cpp:11) [838]  (1.78 ns)

 <State 75>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_8', conv/conv_1.cpp:14) with incoming values : ('add_ln14_8', conv/conv_1.cpp:14) [848]  (0 ns)
	'add' operation ('add_ln14_8', conv/conv_1.cpp:14) [851]  (1.83 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_8', conv/conv_1.cpp:31) [915]  (0 ns)
	'load' operation ('conv_1_bias_load_8', conv/conv_1.cpp:31) on array 'conv_1_bias' [916]  (3.25 ns)

 <State 77>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv_1.cpp:21) with incoming values : ('add_ln21_8', conv/conv_1.cpp:21) [887]  (0 ns)
	'add' operation ('add_ln26_69', conv/conv_1.cpp:26) [896]  (1.78 ns)
	'add' operation ('add_ln26_70', conv/conv_1.cpp:26) [898]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_8', conv/conv_1.cpp:26) [900]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_8', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [906]  (3.25 ns)

 <State 78>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_8', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [906]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [908]  (12.4 ns)

 <State 79>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [908]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [909]  (22.6 ns)

 <State 80>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [909]  (22.6 ns)

 <State 81>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_8', conv/conv_1.cpp:31) on array 'conv_1_bias' [916]  (3.25 ns)
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [917]  (22.6 ns)

 <State 82>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [917]  (22.6 ns)
	'fcmp' operation ('tmp_58', conv/conv_1.cpp:34) [924]  (6.79 ns)
	'and' operation ('and_ln34_8', conv/conv_1.cpp:34) [925]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv_1.cpp:34) [926]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_8', conv/conv_1.cpp:34 on array 'conv_out' [927]  (3.25 ns)

 <State 83>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_9', conv/conv_1.cpp:11) with incoming values : ('add_ln11_9', conv/conv_1.cpp:11) [938]  (0 ns)
	'add' operation ('add_ln35_16', conv/conv_1.cpp:35) [948]  (1.81 ns)

 <State 84>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_9', conv/conv_1.cpp:14) with incoming values : ('add_ln14_9', conv/conv_1.cpp:14) [951]  (0 ns)
	'add' operation ('add_ln14_9', conv/conv_1.cpp:14) [954]  (1.83 ns)

 <State 85>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv/conv_1.cpp:18) with incoming values : ('add_ln18_8', conv/conv_1.cpp:18) [967]  (0 ns)
	'add' operation ('add_ln26_9', conv/conv_1.cpp:26) [981]  (1.74 ns)
	'sub' operation ('sub_ln26_19', conv/conv_1.cpp:26) [986]  (1.82 ns)

 <State 86>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv/conv_1.cpp:21) [991]  (0 ns)
	'add' operation ('add_ln26_72', conv/conv_1.cpp:26) [1000]  (1.78 ns)
	'add' operation ('add_ln26_73', conv/conv_1.cpp:26) [1002]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_9', conv/conv_1.cpp:26) [1004]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_9', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1010]  (3.25 ns)

 <State 87>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_9', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1010]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [1012]  (12.4 ns)

 <State 88>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [1012]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [1013]  (22.6 ns)

 <State 89>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [1013]  (22.6 ns)

 <State 90>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_9', conv/conv_1.cpp:31) on array 'conv_1_bias' [1020]  (3.25 ns)
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [1021]  (22.6 ns)

 <State 91>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [1021]  (22.6 ns)
	'fcmp' operation ('tmp_64', conv/conv_1.cpp:34) [1028]  (6.79 ns)
	'and' operation ('and_ln34_9', conv/conv_1.cpp:34) [1029]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv_1.cpp:34) [1030]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_9', conv/conv_1.cpp:34 on array 'conv_out' [1031]  (3.25 ns)

 <State 92>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_10', conv/conv_1.cpp:11) with incoming values : ('add_ln11_10', conv/conv_1.cpp:11) [1042]  (0 ns)
	'add' operation ('add_ln35_18', conv/conv_1.cpp:35) [1052]  (1.81 ns)

 <State 93>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_10', conv/conv_1.cpp:14) with incoming values : ('add_ln14_10', conv/conv_1.cpp:14) [1055]  (0 ns)
	'add' operation ('add_ln14_10', conv/conv_1.cpp:14) [1058]  (1.83 ns)

 <State 94>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv/conv_1.cpp:18) with incoming values : ('add_ln18_9', conv/conv_1.cpp:18) [1071]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv_1.cpp:26) [1085]  (1.74 ns)
	'sub' operation ('sub_ln26_21', conv/conv_1.cpp:26) [1090]  (1.82 ns)

 <State 95>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv/conv_1.cpp:21) [1095]  (0 ns)
	'add' operation ('add_ln26_75', conv/conv_1.cpp:26) [1104]  (1.78 ns)
	'add' operation ('add_ln26_76', conv/conv_1.cpp:26) [1106]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_10', conv/conv_1.cpp:26) [1108]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_10', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1114]  (3.25 ns)

 <State 96>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_10', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1114]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [1116]  (12.4 ns)

 <State 97>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [1116]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [1117]  (22.6 ns)

 <State 98>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [1117]  (22.6 ns)

 <State 99>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_10', conv/conv_1.cpp:31) on array 'conv_1_bias' [1124]  (3.25 ns)
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [1125]  (22.6 ns)

 <State 100>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [1125]  (22.6 ns)
	'fcmp' operation ('tmp_70', conv/conv_1.cpp:34) [1132]  (6.79 ns)
	'and' operation ('and_ln34_10', conv/conv_1.cpp:34) [1133]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv_1.cpp:34) [1134]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_10', conv/conv_1.cpp:34 on array 'conv_out' [1135]  (3.25 ns)

 <State 101>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_11', conv/conv_1.cpp:11) with incoming values : ('add_ln11_11', conv/conv_1.cpp:11) [1146]  (0 ns)
	'add' operation ('add_ln35_20', conv/conv_1.cpp:35) [1156]  (1.81 ns)

 <State 102>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_11', conv/conv_1.cpp:14) with incoming values : ('add_ln14_11', conv/conv_1.cpp:14) [1159]  (0 ns)
	'add' operation ('add_ln14_11', conv/conv_1.cpp:14) [1162]  (1.83 ns)

 <State 103>: 3.56ns
The critical path consists of the following:
	'phi' operation ('wr_0_11', conv/conv_1.cpp:18) with incoming values : ('add_ln18_10', conv/conv_1.cpp:18) [1175]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv_1.cpp:26) [1189]  (1.74 ns)
	'sub' operation ('sub_ln26_23', conv/conv_1.cpp:26) [1194]  (1.82 ns)

 <State 104>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv/conv_1.cpp:21) with incoming values : ('add_ln21_11', conv/conv_1.cpp:21) [1199]  (0 ns)
	'add' operation ('add_ln26_78', conv/conv_1.cpp:26) [1208]  (1.78 ns)
	'add' operation ('add_ln26_79', conv/conv_1.cpp:26) [1210]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_11', conv/conv_1.cpp:26) [1212]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_11', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1218]  (3.25 ns)

 <State 105>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_11', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1218]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1220]  (12.4 ns)

 <State 106>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1220]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1221]  (22.6 ns)

 <State 107>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1221]  (22.6 ns)

 <State 108>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_11', conv/conv_1.cpp:31) on array 'conv_1_bias' [1228]  (3.25 ns)
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1229]  (22.6 ns)

 <State 109>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1229]  (22.6 ns)
	'fcmp' operation ('tmp_76', conv/conv_1.cpp:34) [1236]  (6.79 ns)
	'and' operation ('and_ln34_11', conv/conv_1.cpp:34) [1237]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv_1.cpp:34) [1238]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_11', conv/conv_1.cpp:34 on array 'conv_out' [1239]  (3.25 ns)

 <State 110>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_12', conv/conv_1.cpp:11) with incoming values : ('add_ln11_12', conv/conv_1.cpp:11) [1250]  (0 ns)
	'add' operation ('add_ln35_22', conv/conv_1.cpp:35) [1260]  (1.81 ns)

 <State 111>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_12', conv/conv_1.cpp:14) with incoming values : ('add_ln14_12', conv/conv_1.cpp:14) [1263]  (0 ns)
	'add' operation ('add_ln14_12', conv/conv_1.cpp:14) [1266]  (1.83 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_12', conv/conv_1.cpp:31) [1331]  (0 ns)
	'load' operation ('conv_1_bias_load_12', conv/conv_1.cpp:31) on array 'conv_1_bias' [1332]  (3.25 ns)

 <State 113>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv/conv_1.cpp:21) [1303]  (0 ns)
	'add' operation ('add_ln26_81', conv/conv_1.cpp:26) [1312]  (1.78 ns)
	'add' operation ('add_ln26_82', conv/conv_1.cpp:26) [1314]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_12', conv/conv_1.cpp:26) [1316]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_12', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1322]  (3.25 ns)

 <State 114>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_12', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1322]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1324]  (12.4 ns)

 <State 115>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1324]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1325]  (22.6 ns)

 <State 116>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1325]  (22.6 ns)

 <State 117>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_12', conv/conv_1.cpp:31) on array 'conv_1_bias' [1332]  (3.25 ns)
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1333]  (22.6 ns)

 <State 118>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1333]  (22.6 ns)
	'fcmp' operation ('tmp_129', conv/conv_1.cpp:34) [1340]  (6.79 ns)
	'and' operation ('and_ln34_12', conv/conv_1.cpp:34) [1341]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv_1.cpp:34) [1342]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_12', conv/conv_1.cpp:34 on array 'conv_out' [1343]  (3.25 ns)

 <State 119>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_13', conv/conv_1.cpp:11) with incoming values : ('add_ln11_13', conv/conv_1.cpp:11) [1354]  (0 ns)
	'add' operation ('add_ln35_24', conv/conv_1.cpp:35) [1364]  (1.81 ns)

 <State 120>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_13', conv/conv_1.cpp:14) with incoming values : ('add_ln14_13', conv/conv_1.cpp:14) [1367]  (0 ns)
	'add' operation ('add_ln14_13', conv/conv_1.cpp:14) [1370]  (1.83 ns)

 <State 121>: 3.47ns
The critical path consists of the following:
	'phi' operation ('wr_0_13', conv/conv_1.cpp:18) with incoming values : ('add_ln18_12', conv/conv_1.cpp:18) [1383]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv_1.cpp:26) [1397]  (1.65 ns)
	'sub' operation ('sub_ln26_27', conv/conv_1.cpp:26) [1404]  (1.82 ns)

 <State 122>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv/conv_1.cpp:21) [1409]  (0 ns)
	'add' operation ('add_ln26_84', conv/conv_1.cpp:26) [1418]  (1.78 ns)
	'add' operation ('add_ln26_85', conv/conv_1.cpp:26) [1420]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_13', conv/conv_1.cpp:26) [1422]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_13', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1428]  (3.25 ns)

 <State 123>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_13', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1428]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1430]  (12.4 ns)

 <State 124>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1430]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1431]  (22.6 ns)

 <State 125>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1431]  (22.6 ns)

 <State 126>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_13', conv/conv_1.cpp:31) on array 'conv_1_bias' [1438]  (3.25 ns)
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1439]  (22.6 ns)

 <State 127>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1439]  (22.6 ns)
	'fcmp' operation ('tmp_131', conv/conv_1.cpp:34) [1446]  (6.79 ns)
	'and' operation ('and_ln34_13', conv/conv_1.cpp:34) [1447]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv_1.cpp:34) [1448]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_13', conv/conv_1.cpp:34 on array 'conv_out' [1449]  (3.25 ns)

 <State 128>: 1.81ns
The critical path consists of the following:
	'phi' operation ('c_0_14', conv/conv_1.cpp:11) with incoming values : ('add_ln11_14', conv/conv_1.cpp:11) [1460]  (0 ns)
	'add' operation ('add_ln35_26', conv/conv_1.cpp:35) [1470]  (1.81 ns)

 <State 129>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_14', conv/conv_1.cpp:14) with incoming values : ('add_ln14_14', conv/conv_1.cpp:14) [1473]  (0 ns)
	'add' operation ('add_ln14_14', conv/conv_1.cpp:14) [1476]  (1.83 ns)

 <State 130>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_14', conv/conv_1.cpp:18) with incoming values : ('add_ln18_13', conv/conv_1.cpp:18) [1489]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv_1.cpp:26) [1502]  (1.78 ns)
	'sub' operation ('sub_ln26_29', conv/conv_1.cpp:26) [1507]  (1.73 ns)

 <State 131>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv/conv_1.cpp:21) with incoming values : ('add_ln21_14', conv/conv_1.cpp:21) [1511]  (0 ns)
	'add' operation ('add_ln26_87', conv/conv_1.cpp:26) [1520]  (1.78 ns)
	'add' operation ('add_ln26_88', conv/conv_1.cpp:26) [1522]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_14', conv/conv_1.cpp:26) [1524]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_14', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1530]  (3.25 ns)

 <State 132>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_14', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1530]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1532]  (12.4 ns)

 <State 133>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1532]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1533]  (22.6 ns)

 <State 134>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1533]  (22.6 ns)

 <State 135>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_14', conv/conv_1.cpp:31) on array 'conv_1_bias' [1540]  (3.25 ns)
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1541]  (22.6 ns)

 <State 136>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1541]  (22.6 ns)
	'fcmp' operation ('tmp_133', conv/conv_1.cpp:34) [1548]  (6.79 ns)
	'and' operation ('and_ln34_14', conv/conv_1.cpp:34) [1549]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv_1.cpp:34) [1550]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_14', conv/conv_1.cpp:34 on array 'conv_out' [1551]  (3.25 ns)

 <State 137>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_15', conv/conv_1.cpp:11) with incoming values : ('add_ln11_15', conv/conv_1.cpp:11) [1562]  (0 ns)
	'add' operation ('add_ln11_15', conv/conv_1.cpp:11) [1565]  (1.78 ns)

 <State 138>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_15', conv/conv_1.cpp:14) with incoming values : ('add_ln14_15', conv/conv_1.cpp:14) [1575]  (0 ns)
	'add' operation ('add_ln14_15', conv/conv_1.cpp:14) [1578]  (1.83 ns)

 <State 139>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_15', conv/conv_1.cpp:18) with incoming values : ('add_ln18_14', conv/conv_1.cpp:18) [1592]  (0 ns)
	'add' operation ('add_ln26_15', conv/conv_1.cpp:26) [1605]  (1.78 ns)
	'sub' operation ('sub_ln26_31', conv/conv_1.cpp:26) [1610]  (1.73 ns)

 <State 140>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv/conv_1.cpp:21) [1614]  (0 ns)
	'add' operation ('add_ln26_90', conv/conv_1.cpp:26) [1623]  (1.78 ns)
	'add' operation ('add_ln26_91', conv/conv_1.cpp:26) [1625]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_15', conv/conv_1.cpp:26) [1627]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_15', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1633]  (3.25 ns)

 <State 141>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_15', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1633]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1635]  (12.4 ns)

 <State 142>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1635]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1636]  (22.6 ns)

 <State 143>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1636]  (22.6 ns)

 <State 144>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_15', conv/conv_1.cpp:31) on array 'conv_1_bias' [1643]  (3.25 ns)
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1644]  (22.6 ns)

 <State 145>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1644]  (22.6 ns)
	'fcmp' operation ('tmp_135', conv/conv_1.cpp:34) [1651]  (6.79 ns)
	'and' operation ('and_ln34_15', conv/conv_1.cpp:34) [1652]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv_1.cpp:34) [1653]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_15', conv/conv_1.cpp:34 on array 'conv_out' [1654]  (3.25 ns)

 <State 146>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_16', conv/conv_1.cpp:11) with incoming values : ('add_ln11_16', conv/conv_1.cpp:11) [1665]  (0 ns)
	'add' operation ('add_ln11_16', conv/conv_1.cpp:11) [1668]  (1.78 ns)

 <State 147>: 2.08ns
The critical path consists of the following:
	'phi' operation ('f_0_16', conv/conv_1.cpp:14) with incoming values : ('add_ln14_16', conv/conv_1.cpp:14) [1676]  (0 ns)
	'add' operation ('add_ln35_32', conv/conv_1.cpp:35) [1687]  (2.08 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_16', conv/conv_1.cpp:31) [1741]  (0 ns)
	'load' operation ('conv_1_bias_load_16', conv/conv_1.cpp:31) on array 'conv_1_bias' [1742]  (3.25 ns)

 <State 149>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_16', conv/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv/conv_1.cpp:21) [1713]  (0 ns)
	'add' operation ('add_ln26_93', conv/conv_1.cpp:26) [1722]  (1.78 ns)
	'add' operation ('add_ln26_94', conv/conv_1.cpp:26) [1724]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_16', conv/conv_1.cpp:26) [1726]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_16', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1732]  (3.25 ns)

 <State 150>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_16', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1732]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1734]  (12.4 ns)

 <State 151>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1734]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1735]  (22.6 ns)

 <State 152>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1735]  (22.6 ns)

 <State 153>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_16', conv/conv_1.cpp:31) on array 'conv_1_bias' [1742]  (3.25 ns)
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1743]  (22.6 ns)

 <State 154>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1743]  (22.6 ns)
	'fcmp' operation ('tmp_137', conv/conv_1.cpp:34) [1750]  (6.79 ns)
	'and' operation ('and_ln34_16', conv/conv_1.cpp:34) [1751]  (0 ns)
	'select' operation ('select_ln34_16', conv/conv_1.cpp:34) [1752]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_16', conv/conv_1.cpp:34 on array 'conv_out' [1753]  (3.25 ns)

 <State 155>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_17', conv/conv_1.cpp:11) with incoming values : ('add_ln11_17', conv/conv_1.cpp:11) [1764]  (0 ns)
	'add' operation ('add_ln11_17', conv/conv_1.cpp:11) [1767]  (1.78 ns)

 <State 156>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_17', conv/conv_1.cpp:14) with incoming values : ('add_ln14_17', conv/conv_1.cpp:14) [1777]  (0 ns)
	'add' operation ('add_ln14_17', conv/conv_1.cpp:14) [1780]  (1.83 ns)

 <State 157>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_17', conv/conv_1.cpp:18) with incoming values : ('add_ln18_16', conv/conv_1.cpp:18) [1794]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv_1.cpp:26) [1807]  (1.78 ns)
	'sub' operation ('sub_ln26_35', conv/conv_1.cpp:26) [1812]  (1.73 ns)

 <State 158>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_17', conv/conv_1.cpp:21) with incoming values : ('add_ln21_17', conv/conv_1.cpp:21) [1816]  (0 ns)
	'add' operation ('add_ln26_96', conv/conv_1.cpp:26) [1825]  (1.78 ns)
	'add' operation ('add_ln26_97', conv/conv_1.cpp:26) [1827]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_17', conv/conv_1.cpp:26) [1829]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_17', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1835]  (3.25 ns)

 <State 159>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_17', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1835]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1837]  (12.4 ns)

 <State 160>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1837]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1838]  (22.6 ns)

 <State 161>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1838]  (22.6 ns)

 <State 162>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_17', conv/conv_1.cpp:31) on array 'conv_1_bias' [1845]  (3.25 ns)
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1846]  (22.6 ns)

 <State 163>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1846]  (22.6 ns)
	'fcmp' operation ('tmp_139', conv/conv_1.cpp:34) [1853]  (6.79 ns)
	'and' operation ('and_ln34_17', conv/conv_1.cpp:34) [1854]  (0 ns)
	'select' operation ('select_ln34_17', conv/conv_1.cpp:34) [1855]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_17', conv/conv_1.cpp:34 on array 'conv_out' [1856]  (3.25 ns)

 <State 164>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c_0_18', conv/conv_1.cpp:11) with incoming values : ('add_ln11_18', conv/conv_1.cpp:11) [1867]  (0 ns)
	'add' operation ('add_ln11_18', conv/conv_1.cpp:11) [1870]  (1.78 ns)

 <State 165>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_18', conv/conv_1.cpp:14) with incoming values : ('add_ln14_18', conv/conv_1.cpp:14) [1880]  (0 ns)
	'add' operation ('add_ln14_18', conv/conv_1.cpp:14) [1883]  (1.83 ns)

 <State 166>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_18', conv/conv_1.cpp:18) with incoming values : ('add_ln18_17', conv/conv_1.cpp:18) [1897]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv_1.cpp:26) [1910]  (1.78 ns)
	'sub' operation ('sub_ln26_37', conv/conv_1.cpp:26) [1915]  (1.73 ns)

 <State 167>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_18', conv/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv/conv_1.cpp:21) [1919]  (0 ns)
	'add' operation ('add_ln26_99', conv/conv_1.cpp:26) [1928]  (1.78 ns)
	'add' operation ('add_ln26_100', conv/conv_1.cpp:26) [1930]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_18', conv/conv_1.cpp:26) [1932]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_18', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1938]  (3.25 ns)

 <State 168>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_18', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1938]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1940]  (12.4 ns)

 <State 169>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1940]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1941]  (22.6 ns)

 <State 170>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1941]  (22.6 ns)

 <State 171>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_18', conv/conv_1.cpp:31) on array 'conv_1_bias' [1948]  (3.25 ns)
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1949]  (22.6 ns)

 <State 172>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1949]  (22.6 ns)
	'fcmp' operation ('tmp_141', conv/conv_1.cpp:34) [1956]  (6.79 ns)
	'and' operation ('and_ln34_18', conv/conv_1.cpp:34) [1957]  (0 ns)
	'select' operation ('select_ln34_18', conv/conv_1.cpp:34) [1958]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_18', conv/conv_1.cpp:34 on array 'conv_out' [1959]  (3.25 ns)

 <State 173>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_19', conv/conv_1.cpp:11) with incoming values : ('add_ln11_19', conv/conv_1.cpp:11) [1970]  (0 ns)
	'add' operation ('add_ln35_35', conv/conv_1.cpp:35) [1980]  (1.94 ns)

 <State 174>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_19', conv/conv_1.cpp:14) with incoming values : ('add_ln14_19', conv/conv_1.cpp:14) [1983]  (0 ns)
	'add' operation ('add_ln35_38', conv/conv_1.cpp:35) [1994]  (1.94 ns)

 <State 175>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_19', conv/conv_1.cpp:18) with incoming values : ('add_ln18_18', conv/conv_1.cpp:18) [1999]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv_1.cpp:26) [2012]  (1.78 ns)
	'sub' operation ('sub_ln26_39', conv/conv_1.cpp:26) [2017]  (1.73 ns)

 <State 176>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_19', conv/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv/conv_1.cpp:21) [2021]  (0 ns)
	'add' operation ('add_ln26_102', conv/conv_1.cpp:26) [2030]  (1.78 ns)
	'add' operation ('add_ln26_103', conv/conv_1.cpp:26) [2032]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_19', conv/conv_1.cpp:26) [2034]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_19', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2040]  (3.25 ns)

 <State 177>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_19', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2040]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [2042]  (12.4 ns)

 <State 178>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [2042]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [2043]  (22.6 ns)

 <State 179>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [2043]  (22.6 ns)

 <State 180>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_19', conv/conv_1.cpp:31) on array 'conv_1_bias' [2050]  (3.25 ns)
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [2051]  (22.6 ns)

 <State 181>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [2051]  (22.6 ns)
	'fcmp' operation ('tmp_143', conv/conv_1.cpp:34) [2058]  (6.79 ns)
	'and' operation ('and_ln34_19', conv/conv_1.cpp:34) [2059]  (0 ns)
	'select' operation ('select_ln34_19', conv/conv_1.cpp:34) [2060]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_19', conv/conv_1.cpp:34 on array 'conv_out' [2061]  (3.25 ns)

 <State 182>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_20', conv/conv_1.cpp:11) with incoming values : ('add_ln11_20', conv/conv_1.cpp:11) [2072]  (0 ns)
	'add' operation ('add_ln35_37', conv/conv_1.cpp:35) [2082]  (1.94 ns)

 <State 183>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_20', conv/conv_1.cpp:14) with incoming values : ('add_ln14_20', conv/conv_1.cpp:14) [2085]  (0 ns)
	'add' operation ('add_ln35_40', conv/conv_1.cpp:35) [2096]  (1.94 ns)

 <State 184>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_20', conv/conv_1.cpp:31) [2150]  (0 ns)
	'load' operation ('conv_1_bias_load_20', conv/conv_1.cpp:31) on array 'conv_1_bias' [2151]  (3.25 ns)

 <State 185>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_20', conv/conv_1.cpp:21) with incoming values : ('add_ln21_20', conv/conv_1.cpp:21) [2122]  (0 ns)
	'add' operation ('add_ln26_105', conv/conv_1.cpp:26) [2131]  (1.78 ns)
	'add' operation ('add_ln26_106', conv/conv_1.cpp:26) [2133]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_20', conv/conv_1.cpp:26) [2135]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_20', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2141]  (3.25 ns)

 <State 186>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_20', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2141]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [2143]  (12.4 ns)

 <State 187>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [2143]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [2144]  (22.6 ns)

 <State 188>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [2144]  (22.6 ns)

 <State 189>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_20', conv/conv_1.cpp:31) on array 'conv_1_bias' [2151]  (3.25 ns)
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [2152]  (22.6 ns)

 <State 190>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [2152]  (22.6 ns)
	'fcmp' operation ('tmp_145', conv/conv_1.cpp:34) [2159]  (6.79 ns)
	'and' operation ('and_ln34_20', conv/conv_1.cpp:34) [2160]  (0 ns)
	'select' operation ('select_ln34_20', conv/conv_1.cpp:34) [2161]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_20', conv/conv_1.cpp:34 on array 'conv_out' [2162]  (3.25 ns)

 <State 191>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_21', conv/conv_1.cpp:11) with incoming values : ('add_ln11_21', conv/conv_1.cpp:11) [2173]  (0 ns)
	'add' operation ('add_ln35_39', conv/conv_1.cpp:35) [2183]  (1.94 ns)

 <State 192>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_21', conv/conv_1.cpp:14) with incoming values : ('add_ln14_21', conv/conv_1.cpp:14) [2186]  (0 ns)
	'add' operation ('add_ln35_42', conv/conv_1.cpp:35) [2197]  (1.94 ns)

 <State 193>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_21', conv/conv_1.cpp:18) with incoming values : ('add_ln18_20', conv/conv_1.cpp:18) [2202]  (0 ns)
	'add' operation ('add_ln26_21', conv/conv_1.cpp:26) [2215]  (1.78 ns)
	'sub' operation ('sub_ln26_43', conv/conv_1.cpp:26) [2220]  (1.73 ns)

 <State 194>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_21', conv/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv/conv_1.cpp:21) [2224]  (0 ns)
	'add' operation ('add_ln26_108', conv/conv_1.cpp:26) [2233]  (1.78 ns)
	'add' operation ('add_ln26_109', conv/conv_1.cpp:26) [2235]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_21', conv/conv_1.cpp:26) [2237]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_21', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2243]  (3.25 ns)

 <State 195>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_21', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2243]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [2245]  (12.4 ns)

 <State 196>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [2245]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [2246]  (22.6 ns)

 <State 197>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [2246]  (22.6 ns)

 <State 198>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_21', conv/conv_1.cpp:31) on array 'conv_1_bias' [2253]  (3.25 ns)
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [2254]  (22.6 ns)

 <State 199>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [2254]  (22.6 ns)
	'fcmp' operation ('tmp_147', conv/conv_1.cpp:34) [2261]  (6.79 ns)
	'and' operation ('and_ln34_21', conv/conv_1.cpp:34) [2262]  (0 ns)
	'select' operation ('select_ln34_21', conv/conv_1.cpp:34) [2263]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_21', conv/conv_1.cpp:34 on array 'conv_out' [2264]  (3.25 ns)

 <State 200>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_22', conv/conv_1.cpp:11) with incoming values : ('add_ln11_22', conv/conv_1.cpp:11) [2275]  (0 ns)
	'add' operation ('add_ln35_41', conv/conv_1.cpp:35) [2285]  (1.94 ns)

 <State 201>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_22', conv/conv_1.cpp:14) with incoming values : ('add_ln14_22', conv/conv_1.cpp:14) [2288]  (0 ns)
	'add' operation ('add_ln35_44', conv/conv_1.cpp:35) [2299]  (1.94 ns)

 <State 202>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_22', conv/conv_1.cpp:18) with incoming values : ('add_ln18_21', conv/conv_1.cpp:18) [2304]  (0 ns)
	'add' operation ('add_ln26_22', conv/conv_1.cpp:26) [2317]  (1.78 ns)
	'sub' operation ('sub_ln26_45', conv/conv_1.cpp:26) [2322]  (1.73 ns)

 <State 203>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_22', conv/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv/conv_1.cpp:21) [2326]  (0 ns)
	'add' operation ('add_ln26_111', conv/conv_1.cpp:26) [2335]  (1.78 ns)
	'add' operation ('add_ln26_112', conv/conv_1.cpp:26) [2337]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_22', conv/conv_1.cpp:26) [2339]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_22', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2345]  (3.25 ns)

 <State 204>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_22', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2345]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [2347]  (12.4 ns)

 <State 205>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [2347]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [2348]  (22.6 ns)

 <State 206>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [2348]  (22.6 ns)

 <State 207>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_22', conv/conv_1.cpp:31) on array 'conv_1_bias' [2355]  (3.25 ns)
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2356]  (22.6 ns)

 <State 208>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2356]  (22.6 ns)
	'fcmp' operation ('tmp_149', conv/conv_1.cpp:34) [2363]  (6.79 ns)
	'and' operation ('and_ln34_22', conv/conv_1.cpp:34) [2364]  (0 ns)
	'select' operation ('select_ln34_22', conv/conv_1.cpp:34) [2365]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_22', conv/conv_1.cpp:34 on array 'conv_out' [2366]  (3.25 ns)

 <State 209>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_23', conv/conv_1.cpp:11) with incoming values : ('add_ln11_23', conv/conv_1.cpp:11) [2377]  (0 ns)
	'add' operation ('add_ln35_43', conv/conv_1.cpp:35) [2387]  (1.94 ns)

 <State 210>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_23', conv/conv_1.cpp:14) with incoming values : ('add_ln14_23', conv/conv_1.cpp:14) [2390]  (0 ns)
	'add' operation ('add_ln35_46', conv/conv_1.cpp:35) [2401]  (1.94 ns)

 <State 211>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_23', conv/conv_1.cpp:18) with incoming values : ('add_ln18_22', conv/conv_1.cpp:18) [2406]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv_1.cpp:26) [2419]  (1.78 ns)
	'sub' operation ('sub_ln26_47', conv/conv_1.cpp:26) [2424]  (1.73 ns)

 <State 212>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_23', conv/conv_1.cpp:21) with incoming values : ('add_ln21_23', conv/conv_1.cpp:21) [2428]  (0 ns)
	'add' operation ('add_ln26_114', conv/conv_1.cpp:26) [2437]  (1.78 ns)
	'add' operation ('add_ln26_115', conv/conv_1.cpp:26) [2439]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_23', conv/conv_1.cpp:26) [2441]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_23', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2447]  (3.25 ns)

 <State 213>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_23', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2447]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2449]  (12.4 ns)

 <State 214>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2449]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2450]  (22.6 ns)

 <State 215>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2450]  (22.6 ns)

 <State 216>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_23', conv/conv_1.cpp:31) on array 'conv_1_bias' [2457]  (3.25 ns)
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2458]  (22.6 ns)

 <State 217>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2458]  (22.6 ns)
	'fcmp' operation ('tmp_151', conv/conv_1.cpp:34) [2465]  (6.79 ns)
	'and' operation ('and_ln34_23', conv/conv_1.cpp:34) [2466]  (0 ns)
	'select' operation ('select_ln34_23', conv/conv_1.cpp:34) [2467]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_23', conv/conv_1.cpp:34 on array 'conv_out' [2468]  (3.25 ns)

 <State 218>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_24', conv/conv_1.cpp:11) with incoming values : ('add_ln11_24', conv/conv_1.cpp:11) [2479]  (0 ns)
	'add' operation ('add_ln35_45', conv/conv_1.cpp:35) [2489]  (1.94 ns)

 <State 219>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_24', conv/conv_1.cpp:14) with incoming values : ('add_ln14_24', conv/conv_1.cpp:14) [2492]  (0 ns)
	'add' operation ('add_ln35_48', conv/conv_1.cpp:35) [2503]  (1.94 ns)

 <State 220>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_bias_addr_24', conv/conv_1.cpp:31) [2559]  (0 ns)
	'load' operation ('conv_1_bias_load_24', conv/conv_1.cpp:31) on array 'conv_1_bias' [2560]  (3.25 ns)

 <State 221>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_24', conv/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv/conv_1.cpp:21) [2531]  (0 ns)
	'add' operation ('add_ln26_117', conv/conv_1.cpp:26) [2540]  (1.78 ns)
	'add' operation ('add_ln26_118', conv/conv_1.cpp:26) [2542]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_24', conv/conv_1.cpp:26) [2544]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_24', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2550]  (3.25 ns)

 <State 222>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_24', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2550]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2552]  (12.4 ns)

 <State 223>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2552]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2553]  (22.6 ns)

 <State 224>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2553]  (22.6 ns)

 <State 225>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_24', conv/conv_1.cpp:31) on array 'conv_1_bias' [2560]  (3.25 ns)
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2561]  (22.6 ns)

 <State 226>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2561]  (22.6 ns)
	'fcmp' operation ('tmp_153', conv/conv_1.cpp:34) [2568]  (6.79 ns)
	'and' operation ('and_ln34_24', conv/conv_1.cpp:34) [2569]  (0 ns)
	'select' operation ('select_ln34_24', conv/conv_1.cpp:34) [2570]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_24', conv/conv_1.cpp:34 on array 'conv_out' [2571]  (3.25 ns)

 <State 227>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c_0_25', conv/conv_1.cpp:11) with incoming values : ('add_ln11_25', conv/conv_1.cpp:11) [2582]  (0 ns)
	'add' operation ('add_ln35_47', conv/conv_1.cpp:35) [2592]  (1.94 ns)

 <State 228>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_25', conv/conv_1.cpp:14) with incoming values : ('add_ln14_25', conv/conv_1.cpp:14) [2595]  (0 ns)
	'add' operation ('add_ln35_49', conv/conv_1.cpp:35) [2606]  (1.94 ns)

 <State 229>: 3.47ns
The critical path consists of the following:
	'phi' operation ('wr_0_25', conv/conv_1.cpp:18) with incoming values : ('add_ln18_24', conv/conv_1.cpp:18) [2611]  (0 ns)
	'add' operation ('add_ln26_25', conv/conv_1.cpp:26) [2625]  (1.74 ns)
	'sub' operation ('sub_ln26_51', conv/conv_1.cpp:26) [2632]  (1.73 ns)

 <State 230>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_25', conv/conv_1.cpp:21) with incoming values : ('add_ln21_25', conv/conv_1.cpp:21) [2636]  (0 ns)
	'add' operation ('add_ln26_120', conv/conv_1.cpp:26) [2645]  (1.78 ns)
	'add' operation ('add_ln26_121', conv/conv_1.cpp:26) [2647]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_25', conv/conv_1.cpp:26) [2649]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_25', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2655]  (3.25 ns)

 <State 231>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_25', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2655]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2657]  (12.4 ns)

 <State 232>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2657]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2658]  (22.6 ns)

 <State 233>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2658]  (22.6 ns)

 <State 234>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_25', conv/conv_1.cpp:31) on array 'conv_1_bias' [2665]  (3.25 ns)
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2666]  (22.6 ns)

 <State 235>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2666]  (22.6 ns)
	'fcmp' operation ('tmp_155', conv/conv_1.cpp:34) [2673]  (6.79 ns)
	'and' operation ('and_ln34_25', conv/conv_1.cpp:34) [2674]  (0 ns)
	'select' operation ('select_ln34_25', conv/conv_1.cpp:34) [2675]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_25', conv/conv_1.cpp:34 on array 'conv_out' [2676]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
