simLibName = "Stimulator_TestBench"
simCellName = "TB_Current_Source"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
