{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.959087",
   "Default View_TopLeft":"2752,655",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -40 -y 740 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -40 -y 770 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -40 -y 890 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -40 -y 860 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -40 -y 800 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -40 -y 830 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 8 -x 4350 -y 240 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -40 -y 920 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -40 -y 950 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 8 -x 4350 -y 1080 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -40 -y 1030 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 8 -x 4350 -y 180 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 8 -x 4350 -y 210 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -40 -y 140 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 190 -y 880 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 570 -y 910 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 970 -y 890 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 6 -x 3200 -y 410 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1660 -y 860 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3200 -y 830 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1660 -y 600 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1660 -y 300 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 7 -x 4010 -y 730 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2440 -y 230 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 7 -x 4010 -y 220 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 7 30 750 390 750 750 740 1330 150 2010 570 2880 310 3700
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 1250J
preplace netloc RESET_0_1 1 0 7 20 740 380 760 760 750 1320 140 2020 540 2870 100 N
preplace netloc RX_CLOCK_0_1 1 0 1 10J 800n
preplace netloc RX_ENABLE_0_1 1 0 1 -10J 860n
preplace netloc RX_IDATA_0_1 1 0 1 30J 920n
preplace netloc RX_QDATA_0_1 1 0 1 NJ 950
preplace netloc RX_RESET_0_1 1 0 1 0J 830n
preplace netloc RX_VALID_0_1 1 0 1 -20J 890n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 7 30J 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 3710J
preplace netloc act_power_0_POWER 1 6 2 3680 40 4320J
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 7 1 4330J 210n
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 7 1 NJ 240
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 4 1300 160 2100 500 2910 510 3540
preplace netloc data_delay_0_IDATA_OUT 1 3 4 1310 460 2030 520 2890 540 3580
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 870
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 4 1350 480 1970J 530 NJ 530 3600
preplace netloc data_delay_0_QDATA_OUT 1 3 4 1340 470 2040 510 2900 520 3560
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 890
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 4 1360 490 1950J 560 NJ 560 3600
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 930
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 890
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 910
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 2 2790 1020 NJ
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 2 NJ 110 3650
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 2 NJ 70 3690
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 2 NJ 90 3670
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1370 170 2090J 490 2780
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1390 10 NJ 10 2740
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1340 450 NJ 450 2770
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1390 420 2060J 470 2740
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1350 440 1990J 480 2760
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1360 430 2050J 460 2750
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 1 3530 810n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 1 3670 320n
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 1 3640 280n
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 1 3650 300n
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 3 1960 590 NJ 590 3580J
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 3 1940 580 NJ 580 3600J
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 1 3620 340n
preplace netloc hier_fft_ofdm_event_data_in_channel_halt 1 6 1 3490 890n
preplace netloc hier_fft_ofdm_event_frame_started 1 6 1 3520 830n
preplace netloc hier_fft_ofdm_event_tlast_missing 1 6 1 3500 870n
preplace netloc hier_fft_ofdm_event_tlast_unexpected 1 6 1 3510 850n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 4 1390 690 NJ 690 2810 650 3570J
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 4 1380 700 2030J 620 2830 620 3590J
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 4 1370 500 1930J 550 2840 550 3660J
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 2 2800 660 3560J
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 2 2820 670 3550J
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 2 2860 690 3530J
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 2 2850 680 3540J
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 7 1 4310J 180n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 2130 290n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 2140 270n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 2120 310n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 2080 330n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 350 900n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 370 860n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 360 880n
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 3 2130 630 NJ 630 3630J
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 3 2000 600 NJ 600 NJ
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 3 1980 610 NJ 610 3630J
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 2070 220n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 2110 240n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 3 2140 640 NJ 640 3610J
levelinfo -pg 1 -40 190 570 970 1660 2440 3200 4010 4350
pagesize -pg 1 -db -bbox -sgen -310 -10 5270 1240
"
}
0
