#
#
# Generated Exclusion File
#
#

#
#Top module prefixes
#tb_top/dut
#

#
#  CoverCheck Exclude Summary
#-----------------------------------------------------
#  Coverage Type      Targeted         UNR    Excluded
#  Branch                 1290         773         773 (59%)
#  Condition               137          63          63 (45%)
#  Expression            14240        4807        4807 (33%)
#  FSM State                 0           0           0
#  FSM Transition            0           0           0
#  Statement               509         117         117 (22%)
#  Toggle                    0           0           0
#  Coverbin                  0           0           0


# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/arb_comb_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0} -linerange 71 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/arb_comb_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1} -linerange 71 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/control_queue} -linerange 152 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/control_queue} -linerange 152 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/control_queue} -linerange 152 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/control_queue} -linerange 152 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 75 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 75 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo} -linerange 189 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -linerange 116 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 110 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1201 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1212 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_input_fifo/fifo} -linerange 1774 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 2606 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 526 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bz.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 1150 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ca.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 1254 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ce.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/trans_id_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/fill_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_buffer/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_co.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer/input_data} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_do.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_do.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/rd_opq} -linerange 175 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ds.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_fifo} -linerange 165 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/rd_fifo/fifo} -linerange 422 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dv.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/wr_opq/fifo} -linerange 175 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dy.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_bypass_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/write_queue} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/write_queue} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/write_queue} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/write_queue} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/fill_queue} -linerange 160 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/fill_queue} -linerange 160 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/fill_queue} -linerange 160 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/fill_queue} -linerange 160 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ee.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_port_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ee.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_port_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo/order_fifo} -linerange 212 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -linerange 212 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_h.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_h.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_i.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_i.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_j.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_j.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 2606 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_y.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 1150 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_z.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -linerange 713 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_replacement_policy_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy} -feccondrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_replacement_policy_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy} -feccondrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 1489 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 1489 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 1927 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 1927 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 2065 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -feccondrow 2065 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 1009 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 1009 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 1013 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 1013 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1136 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1136 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1146 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1146 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1166 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1166 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1176 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1176 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_replay_queue_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue} -feccondrow 429 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_replay_queue_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue} -feccondrow 429 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_replay_queue_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue} -feccondrow 430 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_replay_queue_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue} -feccondrow 430 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/latency_counter_table_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 1 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/latency_counter_table_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 2 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1182 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1182 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2} -fecexprrow 53 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2} -fecexprrow 53 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_10_1} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_10_1} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_10_1} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_10_1} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_14_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_14_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_14_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_14_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_11_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_11_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_11_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_11_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_11_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_11_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_11_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_11_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_11_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_11_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_11_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_11_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_11_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_11_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_11_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_11_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 194 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 194 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 194 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 194 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 209 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 209 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 210 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 210 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 210 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 210 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 213 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 213 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 213 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 213 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 217 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 217 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 217 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 217 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 218 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 218 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 218 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 218 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 219 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 219 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 219 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 219 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 221 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 221 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 221 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 221 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 236 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 236 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 236 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 236 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 237 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 237 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 238 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 238 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 238 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 238 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 239 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 239 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 239 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 239 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 241 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 241 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 242 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 242 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 243 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 243 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 245 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 245 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 245 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 245 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 246 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 246 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 246 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 246 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 247 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 247 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 248 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 248 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 248 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 248 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 249 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 249 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ao_mux_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 984 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 984 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1051 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1051 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1082 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1082 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1108 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1108 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1110 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1110 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1113 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1113 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1139 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1143 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1143 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1167 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1167 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1195 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1195 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1224 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1224 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1252 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1254 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1254 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1289 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1289 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1313 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1313 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1345 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1345 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1372 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1372 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1433 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1433 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1490 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1490 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1545 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1545 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1571 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1571 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1596 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1596 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1675 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1675 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1675 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1675 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1684 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1684 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1719 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1719 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1719 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1719 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1728 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1728 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1763 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1763 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1763 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1763 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1772 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1772 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1816 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1816 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1842 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1842 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1867 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1867 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1892 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1892 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1917 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1917 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1942 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1942 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1967 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1967 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1992 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1992 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2017 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2017 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2045 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2045 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2074 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2074 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2103 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2103 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2132 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2132 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2182 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2182 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2207 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2207 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2232 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2232 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2263 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2263 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2290 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2290 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2291 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2291 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2335 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2335 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2362 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2362 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_pipe_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 652 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 652 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 702 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 702 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 705 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 705 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 924 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0} -fecexprrow 924 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 652 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 652 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 702 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 702 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 705 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 705 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 924 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1} -fecexprrow 924 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 652 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 652 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 702 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 702 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 705 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 705 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 924 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 924 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 965 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2} -fecexprrow 965 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 652 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 652 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 702 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 702 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 705 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 705 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 924 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_bank_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3} -fecexprrow 924 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 269 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 299 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_dout_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout} -fecexprrow 343 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 218 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 218 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 218 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 218 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 226 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 226 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 226 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 226 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 233 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 233 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 243 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 243 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 243 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 243 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 247 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 251 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 251 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 747 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 747 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 748 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl} -fecexprrow 748 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 218 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 218 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 218 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 218 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 226 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 226 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 226 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 226 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 233 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 233 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 243 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 243 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 243 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 243 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 247 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 251 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 251 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 747 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 747 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 748 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl} -fecexprrow 748 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 218 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 218 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 218 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 218 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 226 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 226 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 226 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 226 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 233 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 233 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 243 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 243 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 243 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 243 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 247 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 251 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 251 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 747 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 747 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 748 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl} -fecexprrow 748 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 218 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 218 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 218 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 218 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 226 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 226 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 226 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 226 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 233 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 233 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 243 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 243 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 243 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 243 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 247 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 251 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 251 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 747 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 747 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 748 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_datapipe_pipe_ctrl_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl} -fecexprrow 748 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 62 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 65 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 65 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 67 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 67 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 73 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -fecexprrow 75 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 62 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 65 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 65 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 67 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 73 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -fecexprrow 75 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 136 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 136 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 142 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/request_muxarb} -fecexprrow 142 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 136 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 136 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 142 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/request_muxarb} -fecexprrow 142 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 136 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 136 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 142 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/request_muxarb} -fecexprrow 142 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 136 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 136 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 142 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_muxarb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/request_muxarb} -fecexprrow 142 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -fecexprrow 56 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -fecexprrow 56 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -fecexprrow 56 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -fecexprrow 56 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_replacement_policy_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy} -fecexprrow 53 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_replacement_policy_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy} -fecexprrow 53 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/data_buffer} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/data_buffer} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/data_buffer} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/data_buffer} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/data_buffer} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/data_buffer} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/data_buffer} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/data_buffer} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/data_buffer} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/data_buffer} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/data_buffer} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/data_buffer} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/data_buffer} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/data_buffer} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/data_buffer} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/data_buffer} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem0} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem0} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem1} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_buffer_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo/mem1} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1211 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1211 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1216 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1216 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 1227 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 2823 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3139 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3139 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3164 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3164 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3189 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3189 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3214 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3214 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3239 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3239 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3264 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3264 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3289 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3289 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3314 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3314 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3339 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3339 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3364 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3364 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3389 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3389 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3414 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3414 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3439 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3439 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3464 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3464 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3489 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3489 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3514 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3514 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3557 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3557 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3582 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3582 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3607 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3607 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3632 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3632 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3657 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3657 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3682 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3682 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3707 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3707 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3732 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3732 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3757 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3757 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3782 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3782 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3807 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3807 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3832 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3832 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3857 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3857 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3882 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3882 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3907 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3907 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3932 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3932 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3985 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 3985 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4183 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4215 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_tagpipe_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe} -fecexprrow 4215 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2209 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2209 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2211 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2211 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2605 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2605 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2606 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2606 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2656 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2656 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2866 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2866 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2870 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2870 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3439 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3439 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3605 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3605 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4360 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4360 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4646 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4646 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4646 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4646 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4648 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4648 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4648 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4648 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_active_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_active_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_active_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_active_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_evict_active_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_evict_active_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_evict_active_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_evict_active_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_fill_active_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_fill_active_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_fill_active_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_fill_active_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/bus_resp_pend_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/bus_resp_pend_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/bus_resp_pend_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/bus_resp_pend_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_hold_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_hold_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_hold_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_hold_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/new_evict_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/new_evict_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/new_evict_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/new_evict_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/pmon_cache_replay_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/pmon_cache_replay_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/pmon_cache_replay_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/pmon_cache_replay_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/read_write_addr_s_pop_ready_p1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/read_write_addr_s_pop_ready_p1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/read_write_addr_s_pop_ready_p1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/read_write_addr_s_pop_ready_p1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_pend_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_pend_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_pend_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_pend_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_is_replay_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_is_replay_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_is_replay_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_is_replay_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p2_to_replay_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p2_to_replay_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p2_to_replay_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p2_to_replay_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/write_addr_next_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/write_addr_next_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/write_addr_next_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/write_addr_next_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_double_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_active_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_active_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_active_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_active_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_en_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_double_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/MntOp_init_ff_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/MntOp_init_ff_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/MntOp_init_ff_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/MntOp_init_ff_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_valid_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_valid_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_valid_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_valid_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_hit_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_hit_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_hit_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_hit_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_miss_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_miss_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_miss_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_miss_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_evict_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_evict_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_evict_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_evict_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_fill_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_fill_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_fill_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_fill_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_no_way_alloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_no_way_alloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_no_way_alloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_no_way_alloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_hit_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_hit_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_hit_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_hit_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_miss_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_miss_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_miss_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_miss_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_hit_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_hit_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_hit_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_hit_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_miss_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_miss_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_miss_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_miss_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/rtt_addr_match_p2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/rtt_addr_match_p2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/rtt_addr_match_p2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/rtt_addr_match_p2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wr_op_resp_retry_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wr_op_resp_retry_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wr_op_resp_retry_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wr_op_resp_retry_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_req_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_req_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_req_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_req_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wtt_addr_match_p2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wtt_addr_match_p2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wtt_addr_match_p2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wtt_addr_match_p2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en1_n_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_vldrdy_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_vldrdy_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_vldrdy_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_vldrdy_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt32_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt32_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt32_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt32_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt33_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt33_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt33_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt33_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt34_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt34_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt34_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt34_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt35_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt35_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt35_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt35_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt36_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt36_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt36_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt36_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt37_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt37_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt37_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt37_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt38_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt38_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt38_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt38_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt39_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt39_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt39_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt39_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt40_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt40_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt40_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt40_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt41_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt41_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt41_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt41_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt42_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt42_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt42_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt42_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt43_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt43_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt43_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt43_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 116 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1203 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1203 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1205 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1205 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1206 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1206 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 2361 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 2361 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 3269 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 3269 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 558 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 558 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 559 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 559 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 599 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 599 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 602 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 602 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 603 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 603 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 604 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 35 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 608 36 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 616 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 616 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 616 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 616 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 620 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 620 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 620 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 620 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 649 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 649 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 650 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 650 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 654 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 654 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 655 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 655 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 729 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 729 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 729 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 729 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 731 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 731 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 743 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 743 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 777 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 777 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 783 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 783 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 833 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_pipe_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe} -fecexprrow 833 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1239 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1239 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1240 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1240 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1430 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1430 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1451 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1451 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1457 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1457 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1485 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1485 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1504 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1504 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1623 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1623 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1649 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1649 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1651 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1660 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1660 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1661 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1661 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1663 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1663 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1663 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1663 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1664 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1664 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1664 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1664 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1891 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1891 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1892 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1892 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1902 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1904 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1904 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1907 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1907 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1913 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1913 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1917 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1917 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1917 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1917 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1952 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1952 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1962 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1962 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1985 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1985 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1997 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 1997 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2010 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2010 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2023 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2023 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2057 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2099 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2108 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2232 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2232 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2280 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2280 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2302 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2302 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2305 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2305 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2383 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2383 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2400 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -fecexprrow 2400 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 943 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 943 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 946 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 946 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 995 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 995 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 996 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 996 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 997 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 997 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1003 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1003 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1736 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1736 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1737 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1737 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1738 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1738 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1739 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1739 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1740 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1740 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1741 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1741 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1742 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1742 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1743 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1743 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 215 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 215 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 216 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 216 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 233 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 233 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 295 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 295 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 313 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 313 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 315 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 315 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 304 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 304 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 325 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 325 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 333 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 333 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 344 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 344 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 344 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 344 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 444 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 444 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 444 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 444 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 456 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 483 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 483 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 483 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 483 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 580 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 580 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 304 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 304 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 325 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 325 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 333 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 333 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 344 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 344 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 344 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 344 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 444 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 444 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 444 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 444 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 456 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 483 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 483 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 483 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 483 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 580 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 580 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 414 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 414 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 508 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 508 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 602 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 602 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 696 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 696 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 790 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 790 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 884 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 884 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 978 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 978 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1072 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1072 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1167 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1167 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1167 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1167 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1258 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1258 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1258 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1258 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1297 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1297 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1673 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1691 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1709 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1727 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1748 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1766 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1784 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1802 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 414 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 414 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 508 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 508 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 602 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 602 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 696 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 696 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 790 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 790 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 884 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 884 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 978 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 978 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1072 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1072 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1167 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1167 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1167 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1167 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1258 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1258 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1258 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1258 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1297 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1297 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1673 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1691 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1709 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1727 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1748 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1766 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1784 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1802 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 408 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 408 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 502 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 502 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 596 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 596 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 878 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 878 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 972 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 972 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1066 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1066 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1831 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1831 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 408 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 408 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 502 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 502 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 596 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 596 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 878 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 878 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 972 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 972 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1066 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1066 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1831 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1831 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_flm_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_mnt_op_ctrl_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit} -fecexprrow 309 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_mnt_op_ctrl_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit} -fecexprrow 309 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 184 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 184 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 184 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 184 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 388 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 388 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 454 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 454 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 454 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 454 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 110 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 368 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 368 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 370 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 370 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 370 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 370 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 371 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 506 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 506 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 793 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 793 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 911 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 911 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2515 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 517 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 517 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 518 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 518 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 543 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 543 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 270 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 350 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 350 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 351 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 351 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 372 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 372 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 373 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 373 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 374 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 374 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 381 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 381 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 384 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 384 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 384 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 384 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 505 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 505 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 513 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 513 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1212 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 275 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 275 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1531 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1531 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer} -fecexprrow 348 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer} -fecexprrow 348 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer} -fecexprrow 376 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer} -fecexprrow 376 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 303 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 303 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 261 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 261 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 267 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 267 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 131 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 131 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_0} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_0} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_1} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_1} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_2} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_2} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_3} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/event_filter_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/event_filter_3} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_p0_rd_wr_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_p0_rd_wr_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -fecexprrow 132 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -fecexprrow 132 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -fecexprrow 98 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -fecexprrow 98 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -fecexprrow 99 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -fecexprrow 99 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 28 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 28 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/u_repq_empty} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/u_repq_empty} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/one_hot_2_bin_id_conv/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt32_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt33_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt34_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt35_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt36_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt37_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt38_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt39_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt40_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt41_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt42_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt43_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt44_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt45_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt46_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt47_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt48_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt49_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt50_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt51_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt52_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt53_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt54_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt55_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt56_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt57_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt58_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt59_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt60_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt61_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt62_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 86 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 86 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 88 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 88 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 112 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 112 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 155 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 155 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 155 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 155 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 157 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 157 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 157 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 157 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 159 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 159 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 159 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 159 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 178 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 178 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 178 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 178 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 180 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 180 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 180 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 180 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 193 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 193 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 193 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 193 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 200 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_bus_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 200 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -fecexprrow 163 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -fecexprrow 163 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -fecexprrow 163 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -fecexprrow 163 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb} -fecexprrow 143 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb} -fecexprrow 143 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb} -fecexprrow 149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb} -fecexprrow 149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 71 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 71 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_data_muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_data_muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_data_muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_data_muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 141 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_response/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0/u_park_point_therm} -fecexprrow 191 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0/u_park_point_therm} -fecexprrow 191 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0/u_park_point_therm} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0/u_park_point_therm} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1/u_park_point_therm} -fecexprrow 191 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1/u_park_point_therm} -fecexprrow 191 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1/u_park_point_therm} -fecexprrow 191 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/thermo_fast_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1/u_park_point_therm} -fecexprrow 191 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1075 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1075 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1091 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1091 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1107 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1107 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1346 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1346 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1397 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/trace_capture_d.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1397 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1110 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1254 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/arb_comb_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb0} -linerange 71 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/arb_comb_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_priority_arb1} -linerange 71 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/control_queue} -linerange 152 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/control_queue} -linerange 152 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/control_queue} -linerange 152 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/cam_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/control_queue} -linerange 152 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 63 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 63 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 63 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 73 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 74 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 75 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo} -linerange 75 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 63 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 63 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 63 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 73 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 74 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 75 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_dualport_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo} -linerange 75 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba} -linerange 57 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba} -linerange 57 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba} -linerange 57 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_read_beat_addr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba} -linerange 57 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ccp_self_correcting_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo} -linerange 189 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1033 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1048 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1055 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1062 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1069 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1117 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 4530 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_addr_hi_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_double_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_entry_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_info_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_type_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_way_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__correctible_error_word_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_active_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__maint_read_data_en_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_addr_hi_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_double_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_entry_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_info_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_type_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_way_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/ccp_output_pipe_stage/out_ccp__uncorrectible_error_word_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_baddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_raddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_evict_active_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_fill_active_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_mask/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_pkt_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q2_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q2_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_check_err_index0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_check_err_index1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_index_ack_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_index_ack_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_10_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_11_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_12_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_13_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_14_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_15_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_16_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_17_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_18_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_19_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_20_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_21_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_22_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_23_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_24_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_25_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_26_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_27_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_28_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_29_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_2_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_30_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_31_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_3_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_4_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_5_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_6_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_7_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_8_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_9_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/bus_resp_pend_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_hold_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/ccp_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/new_evict_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/pmon_cache_replay_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/read_write_addr_s_pop_ready_p1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_pend_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/recycle_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_is_replay_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p1_replay_id_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/ccp_p2_to_replay_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/repq_id_v_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/repq_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/repq_wait_rd_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/replay_queue/repq_wait_wr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/send_miss_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/write_addr_next_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_addr_hi_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_double_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_entry_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_info_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_type_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_way_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__correctible_error_word_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_active_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__maint_read_data_en_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_addr_hi_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_double_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_entry_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_info_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_type_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_way_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/ccp_output_pipe/out_ccp__uncorrectible_error_word_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp_cache_nack_ce_p2_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/MntOp_init_ff_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/mnt_op_state_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit/tag_mem_init_ff_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_addr_valid_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/fill_beat_downcount_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/fill_data_tag_done_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/fill_last_count_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_hit_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_cmo_miss_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_evict_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_fill_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_no_way_alloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_hit_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_miss_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_rd_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_hit_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_miss_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/pmon_cache_wr_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/rtt_addr_match_p2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wr_op_resp_retry_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_req_sent_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/wtt_addr_match_p2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/fill_data_muxarb/en0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/collide_valid_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_ce_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_pkt_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q2_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q2_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q_check_err_index0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q_check_err_index1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/q_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_0_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_1_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_uce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_index_ack_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_index_ack_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/pmon_num_active_rtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_tt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_wtt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_awid_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/pmon_num_active_wtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/timeout_count_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_id_vector_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/write_alloc_vldrdy_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/cnt_value_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/park_point_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt20_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt32_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt33_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt34_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt35_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt36_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt37_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt38_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt39_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt40_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt41_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt42_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt43_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt44_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt45_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt46_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt47_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt48_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt49_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt50_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt51_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt52_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt53_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt54_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt55_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt56_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt57_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt58_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt59_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt60_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt61_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt62_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/capture_frc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_daisy_arbs/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_data_mem_rd_data_p2_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_data_mem_read_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_err_detected_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_evict_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_mem_wr_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p1_evict_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p1_rdrsp_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p2_buffer_wr_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p2_evict_valid_q_or_p0_evict_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p2_rdrsp_valid_q_or_p0_rdrsp_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_p2_stage_set_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_rdrsp_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_read_bypass_detected_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_read_bypass_detected_R_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_read_bypass_detected_R_q_dup_a} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_read_bypass_detected_R_q_dup_b} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/u_read_bypass_detected_R_q_dup_c} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rba/u_rd_masked_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/u_control_queue_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/u_fill_done} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/u_fill_done_id} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/u_maint_read_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/u_maint_write_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_data_mem_rd_data_p2_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_data_mem_read_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_err_detected_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_evict_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_mem_wr_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p1_evict_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p1_rdrsp_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p2_buffer_wr_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p2_evict_valid_q_or_p0_evict_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p2_rdrsp_valid_q_or_p0_rdrsp_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_p2_stage_set_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_rdrsp_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_read_bypass_detected_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_read_bypass_detected_R_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_read_bypass_detected_R_q_dup_a} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_read_bypass_detected_R_q_dup_b} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/u_read_bypass_detected_R_q_dup_c} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rba/u_rd_masked_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/u_control_queue_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/u_fill_done} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/u_fill_done_id} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/u_maint_read_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/u_maint_write_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_data_mem_rd_data_p2_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_data_mem_read_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_err_detected_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_evict_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_mem_wr_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p1_evict_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p1_rdrsp_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p2_buffer_wr_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p2_evict_valid_q_or_p0_evict_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p2_rdrsp_valid_q_or_p0_rdrsp_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_p2_stage_set_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_rdrsp_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_read_bypass_detected_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_read_bypass_detected_R_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_read_bypass_detected_R_q_dup_a} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_read_bypass_detected_R_q_dup_b} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/u_read_bypass_detected_R_q_dup_c} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rba/u_rd_masked_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/u_control_queue_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/u_fill_done} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/u_fill_done_id} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/u_maint_read_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/u_maint_write_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_data_mem_rd_data_p2_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_data_mem_read_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_err_detected_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_evict_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_mem_wr_en_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p1_evict_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p1_rdrsp_valid_q_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p2_buffer_wr_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p2_evict_valid_q_or_p0_evict_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p2_rdrsp_valid_q_or_p0_rdrsp_valid_q_not_p1_not_p2} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_p2_stage_set_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_rdrsp_last_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_read_bypass_detected_R} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_read_bypass_detected_R_q} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_read_bypass_detected_R_q_dup_a} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_read_bypass_detected_R_q_dup_b} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/u_read_bypass_detected_R_q_dup_c} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rba/u_rd_masked_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/u_control_queue_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/u_fill_done} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/u_fill_done_id} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/u_maint_read_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/u_maint_write_data_en_ff} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo/u_order_state} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/u_order_state} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe_ctrl_op_data} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe_ctrl_op_valid} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_cache_nack_ce_p2_d} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/u_replacement_policy/u_random_counter} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_wr_bank_sel_onehot} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -linerange 1651 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -linerange 1923 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap} -linerange 2232 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 250 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 251 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 258 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 265 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 274 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 281 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 288 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 312 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 330 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 331 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 338 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 345 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 383 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 390 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 397 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 421 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 297 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 304 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 311 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 333 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 340 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 347 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 371 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 344 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 444 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 479 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 482 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 483 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 484 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 1010 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 344 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 444 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 479 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 482 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 483 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 484 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 1010 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1167 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1258 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1293 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1297 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1298 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1824 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1167 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1258 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1293 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1297 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1298 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1824 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1161 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1252 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1291 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1292 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1818 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1161 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1252 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1291 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1292 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1818 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 429 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 430 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 454 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 373 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 120 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 379 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_input_fifo/fifo} -linerange 1774 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 2606 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 526 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_bz.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 1150 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ca.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 1254 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ce.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/trans_id_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/fill_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/evict_buffer/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_co.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_cs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/write_data_buffer/input_data} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_do.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_do.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/rd_opq} -linerange 175 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/read_hit/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dr.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ds.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_fifo} -linerange 165 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/rd_fifo/fifo} -linerange 422 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dv.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe/wr_opq/fifo} -linerange 175 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_control_fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_dy.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/write_bypass_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/write_queue} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/write_queue} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/write_queue} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ec.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/write_queue} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/fill_queue} -linerange 160 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/fill_queue} -linerange 160 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/fill_queue} -linerange 160 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ed.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/fill_queue} -linerange 160 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ee.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_port_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ee.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_port_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/evict_control_fifo/order_fifo} -linerange 212 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_ef.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_dout/rdrsp_control_fifo/order_fifo} -linerange 212 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_h.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_h.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_i.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_i.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_j.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_j.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_x.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 2606 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_y.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 1150 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/fifo_z.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/latency_counter_table_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -linerange 36 -item b 8 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -linerange 662 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/multiport_fifo_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/fill_done_fifo} -linerange 713 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 278 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_t.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 219 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/muxarb_v.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 228 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_13_0736/debug/dmi/config7_snps/rtl/ncore_pmon_tmr_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
