# Logic Gates

## NOT gate

![timing diagram for NOT gate](NOT_timing.png "NOT")

## AND gate

![timing diagram for AND gate](AND_timing.png "AND")

## 3-input AND gate

![timing diagram for 3-input AND gate](3-AND_timing.png "3-input AND")

## 4-input AND gate

![timing diagram for 4-input AND gate](4-AND_timing.png "4-input AND")

## NAND gate

![timing diagram for NAND gate](NAND_timing.png "NAND")

## 3-input NAND gate

![timing diagram for 3-input NAND gate](3-NAND_timing.png "3-input NAND")

## 4-input NAND gate

![timing diagram for 4-input NAND gate](4-NAND_timing.png "4-input NAND")

## OR gate

![timing diagram for OR gate](OR_timing.png "OR")

## NOR gate

![timing diagram for NOR gate](NOR_timing.png "NOR")

## XOR gate

![timing diagram for XOR gate](XOR_timing.png "XOR")

## XNOR gate

![timing diagram for XNOR gate](XNOR_timing.png "XNOR")
