<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Compilation report for RESDMAC</TITLE>

<link rel="stylesheet" type="text/css" href="RESDMAC.cmp.rpt.htm_files/css/reset.css">
<link rel="stylesheet" type="text/css" href="RESDMAC.cmp.rpt.htm_files/css/base.css">
<link rel="stylesheet" type="text/css" href="RESDMAC.cmp.rpt.htm_files/css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="RESDMAC.cmp.rpt.htm_files/css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="RESDMAC.cmp.rpt.htm_files/css/override.css">

<script type="text/javascript" src="RESDMAC.cmp.rpt.htm_files/js/jquery-1.7.2.min.js"></script>
<script type="text/javascript" src="RESDMAC.cmp.rpt.htm_files/js/jquery-ui.min.js"></script>
<script type="text/javascript" src="RESDMAC.cmp.rpt.htm_files/js/jquery.layout-latest.js"></script>

<script type="text/javascript">

// jQuery Ready event
$(document).ready(function () {
		$("#main_layout").show().layout({
				west: {
					size: 300
				},
				center: {
					// This is needed because the center pane contains an iframe.
					// https://groups.google.com/d/msg/jquery-ui-layout/qT4rnGxnvYA/CH55dRwdWJoJ
					maskContents: true
				}
		});
		$(".toc_entry").hover(
			// mouse enter
			function (event) {
				$(this).addClass("ui-state-highlight");
			},
			// mouse leave
			function (event) {
				$(this).removeClass("ui-state-highlight");
			}
		);
		// When the user clicks on a TOC entry, display the content
		// in the View pane.
		$(".toc_entry").click(function (event) {
				var title = $(this).html();
				var filename = $(this).attr("id").substr(4) + ".htm";
				var view = $("#view_content");
				view.attr("src", "RESDMAC.cmp.rpt.htm_files/" + filename);
				$("#view_title").html(title);
				// Expand/collapse folders.
				var parent_li = $(this).parent();
				if (parent_li.hasClass("rdb_closed_folder"))
				{
					parent_li.removeClass("rdb_closed_folder");
					parent_li.addClass("rdb_opened_folder");
					parent_li.children("div").show();
				}
				else if (parent_li.hasClass("rdb_opened_folder"))
				{
					parent_li.removeClass("rdb_opened_folder");
					parent_li.addClass("rdb_closed_folder");
					parent_li.children("div").hide();
				}
		});
});

</script>

</HEAD>

<BODY>
<div id="main_layout" style="height:100%;display:none">
	<div class="ui-layout-north">
		<h1 class="ui-widget-header" style="padding:10px">Compilation report for RESDMAC</h1>
	</div>
	<div class="ui-layout-center ui-widget-content">
		<div class="ui-widget-header" id="view_title">Data not available</div>
		<div class="ui-layout-content ui-widget-content" id="view_container" style="padding:0;overflow:hidden"><iframe id="view_content"></iframe></div>
	</div>

	<div class="ui-layout-west">
		<div class="ui-widget-header">Table of Contents</div>
		<div class="ui-layout-content ui-widget-content" id="toc" style="padding:0"><ul><li class="rdb_text_type"><span class="toc_entry" id="toc_1">Legal Notice</span></li><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_2">Flow Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_3">Flow Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_4">Flow Non-Default Global Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_5">Flow Elapsed Time</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_6">Flow OS Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_7">Flow Log</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_8">Analysis &amp; Synthesis</span><div style="display:none"><ul><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_9">Analysis &amp; Synthesis Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_10">Settings</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_11">Analysis &amp; Synthesis Settings</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_12">Parallel Compilation</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_13">Analysis &amp; Synthesis Source Files Read</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_14">Analysis &amp; Synthesis Resource Usage Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_15">Analysis &amp; Synthesis Resource Utilization by Entity</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_16">Analysis &amp; Synthesis RAM Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_17">Analysis &amp; Synthesis IP Cores Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_18">State Machines</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_19">State Machine - |RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_20">Analysis &amp; Synthesis Optimization Results</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_21">Register Statistics</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_22">Registers Removed During Synthesis</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_23">General Register Statistics</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_24">Inverted Register Statistics</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_25">Multiplexer Statistics</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_26">Multiplexer Restructuring Statistics (No Restructuring Performed)</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_27">Source Assignments</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_28">Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_29">Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_30">Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_31">Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_32">Parameter Settings by Entity Instance</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_33">Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][31]__1</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_34">Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][23]__2</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_35">Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][15]__3</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_36">Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][7]__4</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_37">Parameter Settings for User Entity Instance: PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_38">LPM Parameter Settings</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_39">RAMs</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_40">altsyncram Parameter Settings by Entity Instance</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_41">PLLs</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_42">altpll Parameter Settings by Entity Instance</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_43">Connectivity Checks</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_44">Port Connectivity Checks: &quot;registers:u_registers&quot;</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_45">Elapsed Time Per Partition</span></li><li class="rdb_unknown_type"><span class="toc_entry" id="toc_46">Analysis &amp; Synthesis Equations</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_47">Analysis &amp; Synthesis Messages</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_48">Analysis &amp; Synthesis Suppressed Messages</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_49">Fitter</span><div style="display:none"><ul><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_50">Fitter Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_51">Fitter Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_52">Parallel Compilation</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_53">Fitter Incremental Compilation Section</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_54">Incremental Compilation Preservation Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_55">Incremental Compilation Partition Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_56">Incremental Compilation Placement Preservation</span></li></ul></div></li><li class="rdb_unknown_type"><span class="toc_entry" id="toc_57">Fitter Equations</span></li><li class="rdb_pin_type"><span class="toc_entry" id="toc_58">Pin-Out File</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_59">Resource Section</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_60">Fitter Resource Usage Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_61">Fitter Partition Statistics</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_62">Input Pins</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_63">Output Pins</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_64">Bidir Pins</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_65">I/O Bank Usage</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_66">All Package Pins</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_67">PLL Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_68">PLL Usage</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_69">Output Pin Default Load For Reported TCO</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_70">Fitter Resource Utilization by Entity</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_71">Delay Chain Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_72">Pad To Core Delay Chain Fanout</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_73">Control Signals</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_74">Global &amp; Other Fast Signals</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_75">Non-Global High Fan-Out Signals</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_76">Fitter RAM Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_77">Logic and Routing Section</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_78">Other Routing Usage Summary</span></li><li class="rdb_chart_type"><span class="toc_entry" id="toc_79">LAB Logic Elements</span></li><li class="rdb_chart_type"><span class="toc_entry" id="toc_80">LAB-wide Signals</span></li><li class="rdb_chart_type"><span class="toc_entry" id="toc_81">LAB Signals Sourced</span></li><li class="rdb_chart_type"><span class="toc_entry" id="toc_82">LAB Signals Sourced Out</span></li><li class="rdb_chart_type"><span class="toc_entry" id="toc_83">LAB Distinct Inputs</span></li></ul></div></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_84">Fitter Device Options</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_85">Operating Settings and Conditions</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_86">Fitter Messages</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_87">Fitter Suppressed Messages</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_88">Assembler</span><div style="display:none"><ul><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_89">Assembler Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_90">Assembler Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_91">Assembler Generated Files</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_92">Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.sof</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_93">Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.pof</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_94">Assembler Messages</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_95">TimeQuest Timing Analyzer</span><div style="display:none"><ul><li class="rdb_text_type"><span class="toc_entry" id="toc_96">Legal Notice</span></li><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_97">TimeQuest Timing Analyzer Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_98">Parallel Compilation</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_99">SDC File List</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_100">Clocks</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_101">Slow Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_102">Slow Model Fmax Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_103">Slow Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_104">Slow Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_105">Slow Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_106">Slow Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_107">Slow Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_108">Slow Model Worst-Case Timing Paths</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_109">Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_110">Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_111">Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_112">Slow Model Setup: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_113">Slow Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_114">Slow Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_115">Slow Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_116">Slow Model Hold: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_117">Slow Model Recovery: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_118">Slow Model Recovery: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_119">Slow Model Recovery: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_120">Slow Model Removal: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_121">Slow Model Removal: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_122">Slow Model Removal: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_123">Slow Model Minimum Pulse Width: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_124">Slow Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_125">Slow Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_126">Slow Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_127">Slow Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_128">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_129">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_130">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_131">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_132">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_133">Minimum Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_134">Output Enable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_135">Minimum Output Enable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_136">Output Disable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_137">Minimum Output Disable Times</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_138">Fast Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_139">Fast Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_140">Fast Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_141">Fast Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_142">Fast Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_143">Fast Model Minimum Pulse Width Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_144">Fast Model Worst-Case Timing Paths</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_145">Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_146">Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_147">Fast Model Setup: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_148">Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_149">Fast Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_150">Fast Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_151">Fast Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_152">Fast Model Hold: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_153">Fast Model Recovery: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_154">Fast Model Recovery: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_155">Fast Model Recovery: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_156">Fast Model Removal: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_157">Fast Model Removal: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_158">Fast Model Removal: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_159">Fast Model Minimum Pulse Width: &apos;sclk&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_160">Fast Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_161">Fast Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_162">Fast Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_163">Fast Model Datasheet Report</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_164">Setup Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_165">Hold Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_166">Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_167">Minimum Clock to Output Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_168">Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_169">Minimum Propagation Delay</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_170">Output Enable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_171">Minimum Output Enable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_172">Output Disable Times</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_173">Minimum Output Disable Times</span></li></ul></div></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_174">Multicorner Timing Analysis Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_175">Multicorner Datasheet Report Summary</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_176">Setup Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_177">Hold Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_178">Clock to Output Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_179">Minimum Clock to Output Times</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_180">Progagation Delay</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_181">Minimum Progagation Delay</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_182">Clock Transfers</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_183">Setup Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_184">Hold Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_185">Recovery Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_186">Removal Transfers</span></li></ul></div></li><li class="rdb_text_type"><span class="toc_entry" id="toc_187">Report TCCS</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_188">Report RSKM</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_189">Unconstrained Paths</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_190">TimeQuest Timing Analyzer Messages</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_191">Design Assistant</span><div style="display:none"><ul><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_192">Design Assistant Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_193">Design Assistant Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_194">High Violations</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_195">Medium Violations</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_196">Information only Violations</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_197">Design Assistant Messages</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_198">EDA Netlist Writer</span><div style="display:none"><ul><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_199">EDA Netlist Writer Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_200">Simulation</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_201">Simulation Settings</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_202">Simulation Generated Files</span></li></ul></div></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_203">EDA Netlist Writer Messages</span></li></ul></div></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_204">Flow Messages</span></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_205">Flow Suppressed Messages</span></li></ul></div>
	</div>
</div>
<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
