read -sv run_verilog_mid/adder_32b_9_93_00a9db34f9a534d143b2bbf402af2648.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_00a9db34f9a534d143b2bbf402af2648_yosys.v
