/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 240)
	(text "RFracConv18_16_stg1" (rect 5 0 119 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "RNS_D1_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D1_in[17..0]" (rect 21 43 110 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RNS_D2_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D2_in[17..0]" (rect 21 59 110 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RNS_D3_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D3_in[17..0]" (rect 21 75 110 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "RNS_D4_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D4_in[17..0]" (rect 21 91 110 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "RNS_D5_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D5_in[17..0]" (rect 21 107 110 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "RNS_D6_in[17..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "RNS_D6_in[17..0]" (rect 21 123 110 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 248 128)
		(output)
		(text "round_out" (rect 0 0 48 12)(font "Arial" ))
		(text "round_out" (rect 187 123 227 135)(font "Arial" ))
		(line (pt 248 128)(pt 232 128))
	)
	(port
		(pt 248 48)
		(output)
		(text "mr_A3_out[17..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "mr_A3_out[17..0]" (rect 156 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "mr_A4_out[17..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "mr_A4_out[17..0]" (rect 156 59 227 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "mr_A5_out[17..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "mr_A5_out[17..0]" (rect 156 75 227 87)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 3))
	)
	(port
		(pt 248 96)
		(output)
		(text "mr_A6_out[17..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "mr_A6_out[17..0]" (rect 156 91 227 103)(font "Arial" ))
		(line (pt 248 96)(pt 232 96)(line_width 3))
	)
	(port
		(pt 248 112)
		(output)
		(text "sign_out[1..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "sign_out[1..0]" (rect 171 107 227 119)(font "Arial" ))
		(line (pt 248 112)(pt 232 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 160))
	)
)
