<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADuCM302x Device Drivers API Reference Manual: SPI1 Static Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ADuCM302x Device Drivers API Reference Manual
   &#160;<span id="projectnumber">Release 3.1.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_p_i___driver___config___s_p_i1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI1 Static Configuration<div class="ingroups"><a class="el" href="group___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="group___s_p_i___driver___config.html">Static Configuration</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga77a9c02a80e719bde91cf15ac7032f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga77a9c02a80e719bde91cf15ac7032f8f">ADI_SPI1_MASTER_MODE</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga77a9c02a80e719bde91cf15ac7032f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286f9b53b92aa38f310b0f7139e43cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga286f9b53b92aa38f310b0f7139e43cbc">ADI_SPI1_CFG_BIT_RATE</a>&#160;&#160;&#160;(2000000u)</td></tr>
<tr class="separator:ga286f9b53b92aa38f310b0f7139e43cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8ff0ad3f50c81ebb47a8b65262fd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gaff8ff0ad3f50c81ebb47a8b65262fd38">ADI_SPI1_CFG_ENABLE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaff8ff0ad3f50c81ebb47a8b65262fd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011e0693c06f0b81b0911186021c255a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga011e0693c06f0b81b0911186021c255a">ADI_SPI1_CFG_CLK_PHASE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga011e0693c06f0b81b0911186021c255a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa7c02b95e50d034ce46784c2a98892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gadaa7c02b95e50d034ce46784c2a98892">ADI_SPI1_CFG_CLK_POLARITY</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gadaa7c02b95e50d034ce46784c2a98892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe1463a7e7bb4d3556c56d56ef18bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gadbe1463a7e7bb4d3556c56d56ef18bf1">ADI_SPI1_CFG_WIRED_OR</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gadbe1463a7e7bb4d3556c56d56ef18bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9d53bc15365fd10df4d8216a2d2342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga3f9d53bc15365fd10df4d8216a2d2342">ADI_SPI1_CFG_LSB_MSB</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga3f9d53bc15365fd10df4d8216a2d2342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29514c6db261339513d9a5a2dc1fd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gab29514c6db261339513d9a5a2dc1fd7f">ADI_SPI1_CFG_TRANSFER_INITIATE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gab29514c6db261339513d9a5a2dc1fd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf566ad9ff83f57aa6c1ef0363a737c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gaf566ad9ff83f57aa6c1ef0363a737c75">ADI_SPI1_CFG_TX_UNDERFLOW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaf566ad9ff83f57aa6c1ef0363a737c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bae15b584b5d9b9eab00771a9162432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga5bae15b584b5d9b9eab00771a9162432">ADI_SPI1_CFG_RX_OVERFLOW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga5bae15b584b5d9b9eab00771a9162432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6779cd5f01382771d5b18cd3ca50d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#gaec6779cd5f01382771d5b18cd3ca50d9">ADI_SPI1_CFG_MISO_ENABLE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaec6779cd5f01382771d5b18cd3ca50d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7fadf108129bf467deba517692ae2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga4b7fadf108129bf467deba517692ae2b">ADI_SPI1_CFG_LOOPBACK</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga4b7fadf108129bf467deba517692ae2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a0ec666490547043f8f3fc1089b341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga02a0ec666490547043f8f3fc1089b341">ADI_SPI1_CFG_CONTINUOUS</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga02a0ec666490547043f8f3fc1089b341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1483fbaf3fde8d8fe800d185637d963c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga1483fbaf3fde8d8fe800d185637d963c">ADI_SPI1_CFG_RX_FLUSH</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga1483fbaf3fde8d8fe800d185637d963c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370a5c33d995b3eaaf19ad5c76a9ba76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga370a5c33d995b3eaaf19ad5c76a9ba76">ADI_SPI1_CFG_TX_FLUSH</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga370a5c33d995b3eaaf19ad5c76a9ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a593990212887579849868135482fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga8a593990212887579849868135482fd8">ADI_SPI1_CFG_CSERR_RESET</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga8a593990212887579849868135482fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a674156290716aac917de0ce27dc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga19a674156290716aac917de0ce27dc38">ADI_SPI1_CFG_CLK_DIV</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga19a674156290716aac917de0ce27dc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b2f08415a5fd24e30138494a7623a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga32b2f08415a5fd24e30138494a7623a9">ADI_SPI1_CFG_HFM</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga32b2f08415a5fd24e30138494a7623a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0038c35e67ff94a56abe18f45529db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga9c0038c35e67ff94a56abe18f45529db">ADI_SPI1_CFG_CS_ERR</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga9c0038c35e67ff94a56abe18f45529db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4717ec07b43ac9b6a68dc4dfe5c90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i1.html#ga2e4717ec07b43ac9b6a68dc4dfe5c90a">ADI_SPI1_CFG_CS_IRQ</a></td></tr>
<tr class="separator:ga2e4717ec07b43ac9b6a68dc4dfe5c90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga77a9c02a80e719bde91cf15ac7032f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77a9c02a80e719bde91cf15ac7032f8f">&#9670;&nbsp;</a></span>ADI_SPI1_MASTER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_MASTER_MODE&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If using SPI1 in master mode set this macro to 1. For slave mode set this macro to 0. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00223">223</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga286f9b53b92aa38f310b0f7139e43cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286f9b53b92aa38f310b0f7139e43cbc">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_BIT_RATE&#160;&#160;&#160;(2000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set this macro to the SPI1 bit rate in hertz </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00226">226</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaff8ff0ad3f50c81ebb47a8b65262fd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8ff0ad3f50c81ebb47a8b65262fd38">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_ENABLE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 enable<br />
SPI configuration register: Bit[0]<br />
1 - Enable SPI<br />
0 - Disable SPI </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00232">232</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga011e0693c06f0b81b0911186021c255a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011e0693c06f0b81b0911186021c255a">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CLK_PHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CLK_PHASE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock phase mode<br />
SPI configuration register: Bit[2]<br />
1 - Serial clock pulses at the beginning of each serial bit transfer.<br />
0 - Serial clock pulses at the end of each serial bit transfer. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00238">238</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gadaa7c02b95e50d034ce46784c2a98892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa7c02b95e50d034ce46784c2a98892">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CLK_POLARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CLK_POLARITY&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock polarity<br />
SPI configuration register: Bit[3]<br />
1 - Serial clock idles high.<br />
0 - Serial clock idles low. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00248">248</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gadbe1463a7e7bb4d3556c56d56ef18bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe1463a7e7bb4d3556c56d56ef18bf1">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_WIRED_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_WIRED_OR&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 wired OR mode<br />
SPI configuration register: Bit[4]<br />
1 - Enables open circuit output enable.<br />
0 - Normal output levels. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00255">255</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga3f9d53bc15365fd10df4d8216a2d2342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9d53bc15365fd10df4d8216a2d2342">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_LSB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_LSB_MSB&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 LSB/MSB<br />
SPI configuration register: Bit[5]<br />
1 - MSB transmitted first.<br />
0 - LSB transmitted first. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00262">262</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gab29514c6db261339513d9a5a2dc1fd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29514c6db261339513d9a5a2dc1fd7f">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_TRANSFER_INITIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_TRANSFER_INITIATE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 transfer initiate<br />
SPI configuration register: Bit[6]<br />
1 - SPI transfer is initiated with write to Tx FIFO register. Interrupts when Tx is empty.<br />
0 - SPI transfer is initiated with a read of the Rx FIFO register. Interrupts when Rx is full. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00269">269</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaf566ad9ff83f57aa6c1ef0363a737c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf566ad9ff83f57aa6c1ef0363a737c75">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_TX_UNDERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_TX_UNDERFLOW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Tx FIFO transfers zeros or last bit upon underflow<br />
SPI configuration register: Bit[7]<br />
1 - Tx FIFO sends zeros upon underflow.<br />
0 - Tx FIFO repeats last bit upon underflow. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00276">276</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga5bae15b584b5d9b9eab00771a9162432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bae15b584b5d9b9eab00771a9162432">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_RX_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_RX_OVERFLOW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Rx FIFO overflows with received data or data is discarded<br />
SPI configuration register: Bit[8]<br />
1 - Rx FIFO receives data upon overflow.<br />
0 - Rx FIFO discards received data upon overflow. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00283">283</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaec6779cd5f01382771d5b18cd3ca50d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec6779cd5f01382771d5b18cd3ca50d9">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_MISO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_MISO_ENABLE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 slave mode MISO enable<br />
SPI configuration register: Bit[9]<br />
1 - MISO operates as normal in slave mode.<br />
0 - MISO is disabled in slave mode. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00290">290</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga4b7fadf108129bf467deba517692ae2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b7fadf108129bf467deba517692ae2b">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_LOOPBACK&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 internal loopback enable<br />
SPI configuration register: Bit[10]<br />
1 - MISO and MOSI is loopbacked internally.<br />
0 - MISO and MOSI operates normally. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00297">297</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga02a0ec666490547043f8f3fc1089b341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a0ec666490547043f8f3fc1089b341">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CONTINUOUS&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 transfer and interrupt mode<br />
SPI configuration register: Bit[11]<br />
1 - SPI continuous transfers in which CS remains asserted until Tx is empty.<br />
0 - SPI disable continuous transfer, each transfer consists of 8 bits of data. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00303">303</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga1483fbaf3fde8d8fe800d185637d963c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1483fbaf3fde8d8fe800d185637d963c">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_RX_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_RX_FLUSH&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Rx FIFO flush enable<br />
SPI configuration register: Bit[12]<br />
1 - Rx FIFO is flushed and all rx data is ignored and no interrupts are generated.<br />
0 - Rx FIFO flush is disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00309">309</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga370a5c33d995b3eaaf19ad5c76a9ba76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga370a5c33d995b3eaaf19ad5c76a9ba76">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_TX_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_TX_FLUSH&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Tx FIFO flush enable<br />
SPI configuration register: Bit[13]<br />
1 - Tx FIFO is flushed.<br />
0 - Tx FIFO flush is disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00316">316</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga8a593990212887579849868135482fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a593990212887579849868135482fd8">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CSERR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CSERR_RESET&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Mode for CSERR. <br />
SPI1 configuration register: Bit[14]<br />
0 - To continue from where it stopped. SPI can receive the remaining bits when CS gets asserted and Cortex has to ignore the CSERR interrupt.<br />
1 - To enable resetting the bit counter and reset if there is a CS error condition and the Cortex is expected to clear the SPI_EN bit. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00326">326</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga19a674156290716aac917de0ce27dc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a674156290716aac917de0ce27dc38">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CLK_DIV&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock divide<br />
SPI baud rate selection register: Bit[0:5]<br />
Value between 0-63 that is used to divide the UCLK to generate the SPI serial clock. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00333">333</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga32b2f08415a5fd24e30138494a7623a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b2f08415a5fd24e30138494a7623a9">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_HFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_HFM&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 high frequency mode<br />
SPI baud rate selection register: Bit[6]<br />
1 - High frequency mode enabled.<br />
0 - High frequency mode disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00340">340</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga9c0038c35e67ff94a56abe18f45529db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0038c35e67ff94a56abe18f45529db">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CS_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CS_ERR&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 reset mode for CSERR<br />
SPI baud rate selection register: Bit[7]<br />
1 - clear bit counter on CS error.<br />
0 - do not clear bit counter on CS error. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00347">347</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga2e4717ec07b43ac9b6a68dc4dfe5c90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4717ec07b43ac9b6a68dc4dfe5c90a">&#9670;&nbsp;</a></span>ADI_SPI1_CFG_CS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI1_CFG_CS_IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 CS interrupt<br />
SPI baud rate selection register: Bit[8]<br />
1 - In continuous mode, generate interrupt on CS.<br />
0 - In continuous mode, do not generate interrupt on CS. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00354">354</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Aug 6 2018 21:48:23 for ADuCM302x Device Drivers API Reference Manual by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
