// Seed: 905346038
module module_0 (
    output wire id_0,
    input wor id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6
);
  parameter id_8 = -1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5
);
  wire id_7;
  logic [7:0] id_8;
  ;
  wire id_9 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
  assign id_8[-1] = -1;
endmodule
