

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_X6nq3C
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KCaRn2"
Running: cat _ptx_KCaRn2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZGo3xt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZGo3xt --output-file  /dev/null 2> _ptx_KCaRn2info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KCaRn2 _ptx2_ZGo3xt _ptx_KCaRn2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:41:28 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 248161 (ipc=248.2) sim_rate=82720 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:41:29 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:41:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f784fbd0ed0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:41:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (902,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(903,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(190,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (935,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(936,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647384 (ipc=729.6) sim_rate=274564 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:41:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1035,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1036,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(244,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1174,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1211,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1260,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1289,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1297,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1297,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1306,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1310,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1312,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1317,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1356,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1402,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=262158 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:41:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3820,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4281,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4855,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5128,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5604,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5872,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5873
gpu_sim_insn = 919016
gpu_ipc =     156.4815
gpu_tot_sim_cycle = 11777
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     155.9609
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 127, Miss_rate = 0.327, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 394, Miss = 132, Miss_rate = 0.335, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 356, Miss = 114, Miss_rate = 0.320, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1273
	L1D_total_cache_miss_rate = 0.2770
	L1D_total_cache_pending_hits = 3018
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1098
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8054	W0_Idle:42841	W0_Scoreboard:51476	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8784 {8:1098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149328 {136:1098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11776 
mrq_lat_table:516 	41 	61 	63 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	691 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1330 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	734 	339 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3569      5885      3985         0         0         0      4500      2485      3601      2168      3135      1729      1741      1682      3300 
dram[1]:      1176         0         0         0      4200      2999         0      2662       904         0      1666       904      1774      1749      2338      3946 
dram[2]:         0      4832      4001      3069         0      2572         0      5110         0      4281       935       907      1738      2019      2119      3866 
dram[3]:      1316      3226      2296      5079         0      4679      2553      3169      4432      4209       944       904      1807      1823      2366      2469 
dram[4]:      3401      3872         0         0         0      5478      2804         0      4689      2771      1250      2561      1746      1754      3138      2435 
dram[5]:      1357      2397      2162      1504      2704      1391      3635      1429      3497      3510       913       916      1754      1785      5550      2074 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       125    none      none      none         126       176       124       401       425       445       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       431       268       373
dram[2]:     none         125       126       160    none         176    none         126    none         151       402       437       421       418       411       268
dram[3]:        268       125       124       163    none         197       126       127       126       268       435       463       443       399       261       260
dram[4]:        125       197    none      none      none         160       124    none         178       126       695       369       410       418       296       309
dram[5]:        272       147       126       269       124       268       126       268       126       129       426       419       445       430       305       261
maximum mf latency per bank:
dram[0]:        282       252       251       251         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       252         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       258         0       251       252       264       252       268       289       287       282       280       268       268
dram[4]:        251       252         0         0         0       252       251         0       274       252       281       285       317       319       268       268
dram[5]:        272       252       252       269       252       268       252       268       252       259       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15295 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02882
n_activity=1524 dram_eff=0.294
bk0: 8a 15439i bk1: 2a 15515i bk2: 4a 15505i bk3: 2a 15519i bk4: 0a 15544i bk5: 0a 15548i bk6: 0a 15551i bk7: 2a 15528i bk8: 4a 15498i bk9: 4a 15508i bk10: 42a 15393i bk11: 46a 15337i bk12: 46a 15387i bk13: 44a 15369i bk14: 6a 15517i bk15: 4a 15519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15313 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02753
n_activity=1310 dram_eff=0.3267
bk0: 4a 15520i bk1: 0a 15542i bk2: 0a 15543i bk3: 0a 15544i bk4: 2a 15522i bk5: 2a 15520i bk6: 0a 15546i bk7: 6a 15468i bk8: 2a 15528i bk9: 0a 15544i bk10: 42a 15400i bk11: 44a 15362i bk12: 50a 15410i bk13: 46a 15347i bk14: 2a 15525i bk15: 10a 15509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0158904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15302 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02805
n_activity=1535 dram_eff=0.284
bk0: 0a 15543i bk1: 2a 15522i bk2: 2a 15520i bk3: 4a 15505i bk4: 0a 15543i bk5: 4a 15493i bk6: 0a 15545i bk7: 2a 15525i bk8: 0a 15546i bk9: 12a 15415i bk10: 40a 15421i bk11: 44a 15368i bk12: 46a 15387i bk13: 46a 15318i bk14: 2a 15524i bk15: 2a 15525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15295 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1507 dram_eff=0.3026
bk0: 2a 15524i bk1: 2a 15520i bk2: 4a 15506i bk3: 4a 15496i bk4: 0a 15543i bk5: 2a 15524i bk6: 2a 15523i bk7: 4a 15499i bk8: 2a 15524i bk9: 2a 15530i bk10: 42a 15401i bk11: 44a 15367i bk12: 46a 15424i bk13: 44a 15343i bk14: 8a 15511i bk15: 10a 15507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0189141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f7844532e70 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11774), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15283 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03075
n_activity=1484 dram_eff=0.3221
bk0: 2a 15517i bk1: 2a 15518i bk2: 0a 15541i bk3: 0a 15541i bk4: 0a 15544i bk5: 4a 15510i bk6: 4a 15512i bk7: 0a 15549i bk8: 4a 15500i bk9: 2a 15519i bk10: 50a 15338i bk11: 48a 15315i bk12: 44a 15407i bk13: 46a 15342i bk14: 16a 15488i bk15: 6a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0299151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15544 n_nop=15295 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1444 dram_eff=0.3144
bk0: 2a 15523i bk1: 6a 15487i bk2: 2a 15519i bk3: 2a 15526i bk4: 4a 15504i bk5: 2a 15527i bk6: 2a 15523i bk7: 2a 15529i bk8: 2a 15523i bk9: 2a 15515i bk10: 46a 15394i bk11: 44a 15349i bk12: 44a 15410i bk13: 42a 15393i bk14: 8a 15464i bk15: 8a 15509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0276634

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 58, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1341
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4825
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5931
icnt_total_pkts_simt_to_mem=1527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.90738
	minimum = 6
	maximum = 32
Network latency average = 8.44899
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.25639
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00939642
	minimum = 0.00510812 (at node 8)
	maximum = 0.0180487 (at node 23)
Accepted packet rate average = 0.00939642
	minimum = 0.00510812 (at node 8)
	maximum = 0.0180487 (at node 23)
Injected flit rate average = 0.0251622
	minimum = 0.00510812 (at node 8)
	maximum = 0.0521028 (at node 23)
Accepted flit rate average= 0.0251622
	minimum = 0.00834327 (at node 19)
	maximum = 0.051592 (at node 0)
Injected packet length average = 2.67785
Accepted packet length average = 2.67785
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.81737 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.20814 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.07456 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00843704 (2 samples)
	minimum = 0.00551815 (2 samples)
	maximum = 0.0155454 (2 samples)
Accepted packet rate average = 0.00843704 (2 samples)
	minimum = 0.00551815 (2 samples)
	maximum = 0.0155454 (2 samples)
Injected flit rate average = 0.0234589 (2 samples)
	minimum = 0.00551815 (2 samples)
	maximum = 0.0550995 (2 samples)
Accepted flit rate average = 0.0234589 (2 samples)
	minimum = 0.00772854 (2 samples)
	maximum = 0.0481537 (2 samples)
Injected packet size average = 2.78046 (2 samples)
Accepted packet size average = 2.78046 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11777)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11777)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11777)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11777)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11777)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11777)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11777)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(62,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(58,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374,11777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(375,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11777)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11777)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (385,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (389,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(390,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11777)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391,11777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,11777)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(392,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11777)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (411,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(412,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11777), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11777)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (418,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(419,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11777)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(105,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (437,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(438,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (439,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(440,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (442,11777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(443,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (443,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (443,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11777)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(444,11777)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(445,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11777)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11777)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (454,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(455,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (458,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (458,11777), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(459,11777)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(460,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (465,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(466,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (466,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (466,11777), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(467,11777)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(468,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (470,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (470,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(471,11777)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(471,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (482,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(483,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (484,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(485,11777)
GPGPU-Sim uArch: cycles simulated: 12277  inst.: 2196335 (ipc=719.2) sim_rate=274541 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:41:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (522,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(523,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (541,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(542,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (546,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(547,11777)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(109,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (554,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(555,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (563,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (563,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (563,11777), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(564,11777)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(564,11777)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(565,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (565,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (565,11777), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(566,11777)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(567,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (567,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(568,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11777)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (571,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(572,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (573,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (579,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(580,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (582,11777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(583,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (590,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(591,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (595,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(596,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (599,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(600,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (602,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(603,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (607,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(608,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,11777)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(124,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (711,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(712,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (720,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(721,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (732,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (732,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (732,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(733,11777)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(733,11777)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(733,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (741,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(742,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (758,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(759,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (759,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(760,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (761,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(762,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (766,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(767,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (770,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(771,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (774,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(775,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (789,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(790,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (791,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11777)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(792,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (792,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,11777)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(793,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (807,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (807,11777), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(808,11777)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(809,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (811,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(812,11777)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(166,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(815,11777)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (816,11777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(817,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(818,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (820,11777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(821,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (840,11777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(841,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (845,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(846,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (857,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (857,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(858,11777)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(858,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (859,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(860,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (862,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (862,11777), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(863,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (863,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(864,11777)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(864,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (865,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(866,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (866,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(867,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (868,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(869,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (882,11777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(883,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (883,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(884,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (884,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (884,11777), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(885,11777)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(886,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (896,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (896,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(897,11777)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(897,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (897,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(898,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (912,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (912,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(913,11777)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(913,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (913,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(914,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (919,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(920,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (923,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(924,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (926,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(927,11777)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (950,11777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(951,11777)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (951,11777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(952,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (962,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (962,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(963,11777)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(963,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (972,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(973,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (973,11777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(974,11777)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (977,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(978,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (979,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(980,11777)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (980,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,11777), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(981,11777)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(982,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (990,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(991,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (991,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(992,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (998,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(999,11777)
GPGPU-Sim uArch: cycles simulated: 12777  inst.: 2549365 (ipc=712.6) sim_rate=283262 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:41:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1010,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1011,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1011,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1012,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1012,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1013,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1032,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1033,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1040,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1041,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1042,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1043,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1052,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1053,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1057,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1057,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1058,11777)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1058,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1061,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1062,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1077,11777), 5 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(222,0,0) tid=(178,0,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1078,11777)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1091,11777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1092,11777)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1101,11777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1102,11777)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1107,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1107,11777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1108,11777)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1108,11777)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1122,11777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1123,11777)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1130,11777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1131,11777)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1135,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1135,11777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1136,11777)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1136,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1138,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1139,11777)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1139,11777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1140,11777)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1141,11777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1142,11777)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1155,11777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1156,11777)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1159,11777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1160,11777)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1167,11777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1168,11777)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1173,11777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1174,11777)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1181,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1181,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1189,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1191,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1192,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1199,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1202,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1206,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1207,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1209,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1213,11777), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(225,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1224,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1226,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1228,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1232,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1237,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1253,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1256,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1261,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1262,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1276,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1277,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1279,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1298,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1300,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1302,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1305,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1311,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1317,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1322,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1323,11777), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1329,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1351,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1356,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1367,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1369,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1380,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1380,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1394,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1402,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1409,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1416,11777), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1434,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1451,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1454,11777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13277  inst.: 2752884 (ipc=610.8) sim_rate=275288 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:41:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1529,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2634,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2664,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2918,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3046,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3360,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3434,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3547,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3617,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3652,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3707,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3744,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3778,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3878,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4204,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4299,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4304,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4340,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4348,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4394,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4498,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4679,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4767,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4848,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4863,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4967,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5015,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5100,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5122,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5138,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5177,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5316,11777), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5413,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5726,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5747,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5758,11777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 17777  inst.: 2763055 (ipc=154.4) sim_rate=251186 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:41:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6073,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6175,11777), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6238,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6634,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6667,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6876,11777), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7259,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7573,11777), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7574
gpu_sim_insn = 926846
gpu_ipc =     122.3721
gpu_tot_sim_cycle = 19351
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     142.8142
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 895
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 748, Miss = 274, Miss_rate = 0.366, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 768, Miss = 297, Miss_rate = 0.387, Pending_hits = 302, Reservation_fails = 0
	L1D_cache_core[2]: Access = 672, Miss = 255, Miss_rate = 0.379, Pending_hits = 298, Reservation_fails = 0
	L1D_cache_core[3]: Access = 672, Miss = 237, Miss_rate = 0.353, Pending_hits = 302, Reservation_fails = 0
	L1D_cache_core[4]: Access = 618, Miss = 211, Miss_rate = 0.341, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[5]: Access = 806, Miss = 323, Miss_rate = 0.401, Pending_hits = 308, Reservation_fails = 23
	L1D_cache_core[6]: Access = 630, Miss = 217, Miss_rate = 0.344, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[7]: Access = 498, Miss = 151, Miss_rate = 0.303, Pending_hits = 298, Reservation_fails = 0
	L1D_cache_core[8]: Access = 602, Miss = 202, Miss_rate = 0.336, Pending_hits = 282, Reservation_fails = 120
	L1D_cache_core[9]: Access = 532, Miss = 163, Miss_rate = 0.306, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[10]: Access = 538, Miss = 168, Miss_rate = 0.312, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[11]: Access = 602, Miss = 229, Miss_rate = 0.380, Pending_hits = 312, Reservation_fails = 91
	L1D_cache_core[12]: Access = 522, Miss = 160, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[14]: Access = 540, Miss = 170, Miss_rate = 0.315, Pending_hits = 300, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3225
	L1D_total_cache_miss_rate = 0.3469
	L1D_total_cache_pending_hits = 4478
	L1D_total_cache_reservation_fails = 234
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 219, 105, 105, 105, 219, 105, 165, 165, 165, 165, 391, 165, 165, 165, 135, 135, 135, 135, 135, 135, 135, 417, 305, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 415, 105, 105, 105, 105, 105, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2122
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9188	W0_Idle:73814	W0_Scoreboard:145748	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16976 {8:2122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 288592 {136:2122,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 189 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19350 
mrq_lat_table:1235 	47 	82 	127 	35 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2322 	982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3350 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1569 	525 	41 	2 	0 	0 	0 	2 	9 	38 	904 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3569      5885      3985      2354      2826      1549      4500      2485      3601      2168      3135      1729      1741      1682      3300 
dram[1]:      2473      2891      1397      3501      4200      2999      2199      2662       981      3529      1666      2639      1774      1749      2338      3946 
dram[2]:      1109      4832      4001      3069      3218      2572      2638      5110      2397      4281      2750       907      1738      2019      2119      3866 
dram[3]:      4087      3226      2296      5079      1809      4679      2553      3169      4432      4209      2423       904      1807      1823      2366      2469 
dram[4]:      3401      3872      3091      1444      1084      5478      2804      1457      4689      2771      1250      4684      1746      1754      3138      2435 
dram[5]:      1357      2397      2162      1504      2704      1391      3635      1458      3497      3510      1325       916      1754      1913      5550      2074 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.400000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1532/262 = 5.847328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 326
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       214       179       181       124       145       157       185       154       175       528       560       641       630       370       327
dram[1]:        112       125       157       128       180       138       127       186       206       123       499       597       600       612       328       497
dram[2]:        149       154       149       176       177       178       125       260       134       216       510       681       606       627       310       351
dram[3]:        187       142       174       176       214       186       159       205       217       132       563       638       617       544       366       331
dram[4]:        144       186       124       228       166       173       167       136       191       152      2431       507       535       618       473       353
dram[5]:        154       196       168       198       229       141       169       178       133       176       568       647       583       633       428       314
maximum mf latency per bank:
dram[0]:        282       280       281       277       259       288       268       282       268       287       294       283       321       301       271       288
dram[1]:        281       262       268       256       264       252       276       277       277       251       290       284       283       292       273       277
dram[2]:        275       255       283       278       270       277       258       277       255       282       277       282       313       288       268       268
dram[3]:        281       251       277       284       273       277       252       277       282       268       289       287       282       281       270       268
dram[4]:        263       277       252       278       287       277       251       273       277       252       281       285       317       319       277       278
dram[5]:        272       278       289       281       278       268       258       277       252       279       291       280       318       299       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=25013 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03618
n_activity=3773 dram_eff=0.2449
bk0: 18a 25352i bk1: 14a 25380i bk2: 16a 25338i bk3: 10a 25405i bk4: 12a 25432i bk5: 10a 25402i bk6: 10a 25429i bk7: 10a 25421i bk8: 14a 25400i bk9: 12a 25364i bk10: 46a 25358i bk11: 56a 25203i bk12: 54a 25358i bk13: 48a 25357i bk14: 34a 25448i bk15: 40a 25378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0314396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=25019 n_act=41 n_pre=25 n_req=255 n_rd=402 n_write=54 bw_util=0.03571
n_activity=3670 dram_eff=0.2485
bk0: 10a 25440i bk1: 6a 25475i bk2: 10a 25423i bk3: 2a 25520i bk4: 14a 25412i bk5: 10a 25461i bk6: 10a 25438i bk7: 32a 25191i bk8: 20a 25341i bk9: 14a 25411i bk10: 50a 25278i bk11: 50a 25243i bk12: 64a 25320i bk13: 56a 25266i bk14: 26a 25444i bk15: 28a 25406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0223954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=25033 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03445
n_activity=3676 dram_eff=0.2394
bk0: 8a 25441i bk1: 8a 25458i bk2: 14a 25388i bk3: 16a 25373i bk4: 4a 25487i bk5: 14a 25386i bk6: 6a 25478i bk7: 16a 25356i bk8: 12a 25413i bk9: 32a 25179i bk10: 44a 25362i bk11: 46a 25331i bk12: 56a 25313i bk13: 50a 25304i bk14: 28a 25467i bk15: 32a 25465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0216515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=25038 n_act=45 n_pre=29 n_req=237 n_rd=384 n_write=45 bw_util=0.03359
n_activity=3603 dram_eff=0.2381
bk0: 16a 25361i bk1: 8a 25472i bk2: 10a 25419i bk3: 10a 25406i bk4: 6a 25463i bk5: 6a 25457i bk6: 8a 25471i bk7: 12a 25398i bk8: 20a 25322i bk9: 20a 25347i bk10: 50a 25322i bk11: 50a 25272i bk12: 54a 25398i bk13: 60a 25233i bk14: 30a 25450i bk15: 24a 25477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0199679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=24976 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03766
n_activity=3965 dram_eff=0.2426
bk0: 14a 25380i bk1: 12a 25373i bk2: 4a 25498i bk3: 16a 25369i bk4: 18a 25329i bk5: 20a 25307i bk6: 10a 25450i bk7: 14a 25411i bk8: 12a 25415i bk9: 10a 25447i bk10: 52a 25309i bk11: 52a 25250i bk12: 58a 25238i bk13: 54a 25270i bk14: 40a 25378i bk15: 38a 25363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.027681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25541 n_nop=25001 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0368
n_activity=3745 dram_eff=0.251
bk0: 12a 25426i bk1: 20a 25330i bk2: 20a 25348i bk3: 14a 25389i bk4: 16a 25344i bk5: 10a 25415i bk6: 10a 25420i bk7: 18a 25364i bk8: 14a 25432i bk9: 10a 25413i bk10: 50a 25323i bk11: 44a 25343i bk12: 52a 25368i bk13: 50a 25313i bk14: 34a 25399i bk15: 38a 25390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 285, Miss = 102, Miss_rate = 0.358, Pending_hits = 8, Reservation_fails = 224
L2_cache_bank[1]: Access = 253, Miss = 100, Miss_rate = 0.395, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 102, Miss_rate = 0.371, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 250, Miss = 99, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 275, Miss = 107, Miss_rate = 0.389, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 241, Miss = 97, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 229, Miss = 95, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 253, Miss = 108, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 254, Miss = 104, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 242, Miss = 102, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3364
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3585
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=12122
icnt_total_pkts_simt_to_mem=4531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.99654
	minimum = 6
	maximum = 38
Network latency average = 7.77558
	minimum = 6
	maximum = 27
Slowest packet = 2935
Flit latency average = 6.73344
	minimum = 6
	maximum = 23
Slowest flit = 8003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.019785
	minimum = 0.00726168 (at node 10)
	maximum = 0.0584896 (at node 23)
Accepted packet rate average = 0.019785
	minimum = 0.00726168 (at node 10)
	maximum = 0.0584896 (at node 23)
Injected flit rate average = 0.0449638
	minimum = 0.00871402 (at node 10)
	maximum = 0.107077 (at node 23)
Accepted flit rate average= 0.0449638
	minimum = 0.0217851 (at node 19)
	maximum = 0.104832 (at node 23)
Injected packet length average = 2.27261
Accepted packet length average = 2.27261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21042 (3 samples)
	minimum = 6 (3 samples)
	maximum = 44 (3 samples)
Network latency average = 8.73062 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.3333 (3 samples)
Flit latency average = 7.62752 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0122197 (3 samples)
	minimum = 0.00609933 (3 samples)
	maximum = 0.0298601 (3 samples)
Accepted packet rate average = 0.0122197 (3 samples)
	minimum = 0.00609933 (3 samples)
	maximum = 0.0298601 (3 samples)
Injected flit rate average = 0.0306272 (3 samples)
	minimum = 0.00658344 (3 samples)
	maximum = 0.0724253 (3 samples)
Accepted flit rate average = 0.0306272 (3 samples)
	minimum = 0.012414 (3 samples)
	maximum = 0.0670466 (3 samples)
Injected packet size average = 2.50637 (3 samples)
Accepted packet size average = 2.50637 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1759 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19351)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19351)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19351)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19351)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19351)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19351)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19351)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(33,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(74,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (386,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(387,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (398,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(399,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (403,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(404,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (407,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(408,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (412,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(413,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (432,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (432,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (432,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(433,19351)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(433,19351)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(434,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (436,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(437,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (447,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(448,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (452,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(453,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (453,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(454,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (457,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(458,19351)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(65,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (480,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(481,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (491,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(492,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (494,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(495,19351)
GPGPU-Sim uArch: cycles simulated: 19851  inst.: 3102685 (ipc=678.2) sim_rate=258557 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:41:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (506,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(507,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (515,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(516,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (526,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (526,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(527,19351)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(527,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (533,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(534,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (537,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(538,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (541,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(542,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (546,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(547,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (550,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(551,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (552,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(553,19351)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(95,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (666,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(667,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (693,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(694,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (694,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(695,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (697,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(698,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (750,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(751,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (788,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(789,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (802,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(803,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (810,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(811,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (836,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(837,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (859,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(860,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (873,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(874,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (877,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(878,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (880,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(881,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1005,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1006,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1021,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1022,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1118,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1119,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1158,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1159,19351)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(73,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2270,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2271,19351)
GPGPU-Sim uArch: cycles simulated: 21851  inst.: 3270673 (ipc=202.8) sim_rate=251590 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:41:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2781,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2782,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2793,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2794,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2804,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2805,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2965,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2966,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2999,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3000,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3003,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3004,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3131,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3132,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3147,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3148,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3198,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3199,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3289,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3290,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3348,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3349,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3421,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3422,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3508,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3509,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3567,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3568,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3606,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3607,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3696,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3697,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3791,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3792,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3993,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3994,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4346,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4347,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4379,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4380,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4428,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4429,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4446,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4447,19351)
GPGPU-Sim uArch: cycles simulated: 23851  inst.: 3356847 (ipc=131.8) sim_rate=239774 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:41:40 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(159,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4600,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4601,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4701,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4702,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4717,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4718,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4780,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4781,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4837,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4838,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4883,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4884,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4890,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4891,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4930,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4931,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4945,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4946,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5007,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5008,19351)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5132,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5133,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5146,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5147,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5153,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5154,19351)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5171,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5172,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5232,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5233,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5237,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5238,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5351,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5352,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5392,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5393,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5410,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5411,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5725,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5726,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5776,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5777,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5825,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5826,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5858,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5859,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5876,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5877,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5878,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5879,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5898,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5899,19351)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5936,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5937,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5964,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5965,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6000,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6001,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6038,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6039,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6045,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6046,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6139,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6140,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6189,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6190,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6191,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6192,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6238,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6239,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6286,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6287,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6371,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6372,19351)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6448,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6449,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6463,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6464,19351)
GPGPU-Sim uArch: cycles simulated: 25851  inst.: 3503342 (ipc=113.8) sim_rate=233556 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:41:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6510,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6511,19351)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6683,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6684,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6733,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6734,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6755,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6756,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6848,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6849,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6948,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6949,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7085,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7086,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7167,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7168,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7198,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7199,19351)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7314,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7315,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7334,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7335,19351)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7419,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7420,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7421,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7422,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7568,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7569,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7823,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7824,19351)
GPGPU-Sim uArch: cycles simulated: 27351  inst.: 3571643 (ipc=101.0) sim_rate=223227 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:41:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8029,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8030,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8164,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8165,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8237,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8238,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8277,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8278,19351)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8383,19351), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8384,19351)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8580,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8581,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8662,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8663,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8900,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8901,19351)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8944,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8945,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9019,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9020,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9435,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9436,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9493,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9494,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9694,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9695,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9982,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9983,19351)
GPGPU-Sim uArch: cycles simulated: 29351  inst.: 3626426 (ipc=86.3) sim_rate=213319 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:41:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10411,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10412,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10528,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10529,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10620,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10621,19351)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11050,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(11051,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11462,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11463,19351)
GPGPU-Sim uArch: cycles simulated: 31351  inst.: 3660597 (ipc=74.7) sim_rate=203366 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:41:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12087,19351), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12088,19351)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12375,19351), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12376,19351)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12400,19351), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12401,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13436,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13437,19351)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13446,19351), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13447,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13473,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13474,19351)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13834,19351), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13835,19351)
GPGPU-Sim uArch: cycles simulated: 33351  inst.: 3694258 (ipc=66.5) sim_rate=194434 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:41:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14010,19351), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14011,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14021,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14022,19351)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14125,19351), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14126,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14622,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14623,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14660,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14661,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14808,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14809,19351)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15059,19351), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15060,19351)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15106,19351), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15107,19351)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15301,19351), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15302,19351)
GPGPU-Sim uArch: cycles simulated: 35351  inst.: 3733439 (ipc=60.6) sim_rate=186671 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:41:46 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(244,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16626,19351), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16627,19351)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16856,19351), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16857,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17416,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17417,19351)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17787,19351), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17788,19351)
GPGPU-Sim uArch: cycles simulated: 37351  inst.: 3762936 (ipc=55.5) sim_rate=179187 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:41:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18176,19351), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18177,19351)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18308,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18400,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19559,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19940,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19992,19351), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39351  inst.: 3780983 (ipc=50.9) sim_rate=171862 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:41:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20020,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20089,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20123,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20183,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20409,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20644,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20701,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20903,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21004,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21122,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21176,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21225,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21382,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21630,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21635,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21663,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21755,19351), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 41351  inst.: 3794745 (ipc=46.9) sim_rate=164988 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:41:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22134,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22188,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22193,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22278,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22280,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22312,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22456,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22500,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22616,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22627,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22659,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22661,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22717,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23071,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23118,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23160,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23387,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23397,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23399,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23419,19351), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23426,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23832,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23838,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24080,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24213,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24524,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24639,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24692,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24823,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24920,19351), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 44351  inst.: 3815153 (ipc=42.1) sim_rate=158964 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:41:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25351,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25475,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25490,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25559,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25574,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25938,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26001,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26014,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26422,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26786,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26805,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27028,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27253,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27283,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27316,19351), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27351,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27611,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27615,19351), 3 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(253,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27974,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28074,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (28076,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28274,19351), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 47851  inst.: 3833541 (ipc=37.5) sim_rate=153341 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:41:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28649,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29070,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29470,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29647,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29844,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29992,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30342,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30345,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30379,19351), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31125,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32297,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32707,19351), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32798,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32878,19351), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33474,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33991,19351), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 33992
gpu_sim_insn = 1079340
gpu_ipc =      31.7528
gpu_tot_sim_cycle = 53343
gpu_tot_sim_insn = 3842938
gpu_tot_ipc =      72.0420
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 10722
gpu_stall_icnt2sh    = 39029
gpu_total_sim_rate=153717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149552
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3930, Miss = 2526, Miss_rate = 0.643, Pending_hits = 594, Reservation_fails = 15565
	L1D_cache_core[1]: Access = 3889, Miss = 2475, Miss_rate = 0.636, Pending_hits = 576, Reservation_fails = 14878
	L1D_cache_core[2]: Access = 3030, Miss = 1910, Miss_rate = 0.630, Pending_hits = 524, Reservation_fails = 11487
	L1D_cache_core[3]: Access = 3419, Miss = 2126, Miss_rate = 0.622, Pending_hits = 552, Reservation_fails = 13085
	L1D_cache_core[4]: Access = 4132, Miss = 2763, Miss_rate = 0.669, Pending_hits = 616, Reservation_fails = 19071
	L1D_cache_core[5]: Access = 3570, Miss = 2196, Miss_rate = 0.615, Pending_hits = 598, Reservation_fails = 14184
	L1D_cache_core[6]: Access = 3281, Miss = 1983, Miss_rate = 0.604, Pending_hits = 513, Reservation_fails = 11229
	L1D_cache_core[7]: Access = 3383, Miss = 2115, Miss_rate = 0.625, Pending_hits = 507, Reservation_fails = 13678
	L1D_cache_core[8]: Access = 3224, Miss = 1972, Miss_rate = 0.612, Pending_hits = 508, Reservation_fails = 11859
	L1D_cache_core[9]: Access = 4099, Miss = 2727, Miss_rate = 0.665, Pending_hits = 584, Reservation_fails = 18256
	L1D_cache_core[10]: Access = 3585, Miss = 2337, Miss_rate = 0.652, Pending_hits = 573, Reservation_fails = 15459
	L1D_cache_core[11]: Access = 3724, Miss = 2387, Miss_rate = 0.641, Pending_hits = 588, Reservation_fails = 15789
	L1D_cache_core[12]: Access = 2817, Miss = 1740, Miss_rate = 0.618, Pending_hits = 524, Reservation_fails = 11918
	L1D_cache_core[13]: Access = 2899, Miss = 1697, Miss_rate = 0.585, Pending_hits = 552, Reservation_fails = 11062
	L1D_cache_core[14]: Access = 4473, Miss = 3011, Miss_rate = 0.673, Pending_hits = 652, Reservation_fails = 18755
	L1D_total_cache_accesses = 53455
	L1D_total_cache_misses = 33965
	L1D_total_cache_miss_rate = 0.6354
	L1D_total_cache_pending_hits = 8461
	L1D_total_cache_reservation_fails = 216275
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 27309
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147379
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26829
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 68896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148556
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
165, 165, 815, 419, 419, 165, 505, 165, 447, 763, 464, 492, 832, 522, 548, 492, 322, 180, 492, 294, 602, 350, 180, 462, 350, 378, 378, 434, 180, 180, 180, 649, 576, 180, 180, 180, 434, 660, 434, 180, 757, 361, 587, 445, 434, 462, 135, 333, 
gpgpu_n_tot_thrd_icount = 8542464
gpgpu_n_tot_w_icount = 266952
gpgpu_n_stall_shd_mem = 225133
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17640
gpgpu_n_mem_write_global = 16757
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293262
gpgpu_n_store_insn = 18258
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537965
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:333738	W0_Idle:98808	W0_Scoreboard:492274	W1:114777	W2:22881	W3:5319	W4:953	W5:45	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141120 {8:17640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 670408 {40:16755,72:1,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2399040 {136:17640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134056 {8:16757,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 833 
averagemflatency = 261 
max_icnt2mem_latency = 590 
max_icnt2sh_latency = 53342 
mrq_lat_table:5142 	156 	220 	658 	374 	62 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18074 	15382 	956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12360 	3471 	3165 	5670 	7199 	2598 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6718 	7431 	3337 	169 	0 	0 	0 	2 	9 	38 	904 	7260 	8544 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        17        16        24        16        20        24        28        28        20        22        27        24        17        17 
dram[1]:        12        16        24        14        22        14        23        16        18        20        20        22        25        23        16        10 
dram[2]:        14        20        16        16        20        16        22        12        26        22        20        22        22        22        14        16 
dram[3]:        18        18        15        16        14        22        25        16        26        18        20        22        27        20        15        12 
dram[4]:        24        14        17        22        20        16        18        13        24        25        22        22        22        23        10        14 
dram[5]:         8        10        14        24        20        22        22        18        14        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3709      3569      5885      7432      6338      4656      6280      6418      8261     10446      6038      7097     10185      5432      2793      7141 
dram[1]:      4922      3812      5875      3501      6218      6350      4928      4709      4723      5140      5465      6755      5941      6289      6818      3946 
dram[2]:      3844     13037      4001      4738      4706      6592      4543      7482      4981      8019      6079      6916      9516      3834      3466      6885 
dram[3]:      4087      5293      4156      5079      3859      5693      5914      4363      4432      5889      7327     10672      3539      5525      3711      3257 
dram[4]:      6892     10716      5059      4097      5564      5722      5410      4915      4689      5119      6734      5325      2508      2509      4009      2895 
dram[5]:      4729      3689      5433     10469      6581      5310      8048      6734      5007      3862      5205     10518      3984      2319      7109      3714 
average row accesses per activate:
dram[0]:  7.333333  4.642857  4.333333  3.521739  4.823529  3.952381  3.480000  4.190476  4.444445  4.100000  4.545455  3.470588  5.500000  4.888889  4.222222  3.916667 
dram[1]:  4.866667  4.312500  6.166667  3.347826  4.944445  3.074074  4.666667  3.100000  3.666667  4.611111  3.812500  3.222222  6.166667  5.285714  4.555555  4.500000 
dram[2]:  4.933333  5.500000  3.714286  3.115385  3.571429  3.727273  3.818182  3.863636  3.913043  3.423077  5.272727  3.250000  3.461539  4.363636  4.300000  6.000000 
dram[3]:  3.727273  4.375000  2.931035  3.280000  6.900000  5.294117  5.125000  3.739130  2.967742  3.125000  3.388889  4.583333  5.285714  4.000000  3.214286  3.727273 
dram[4]:  5.000000  2.733333  6.818182  3.583333  3.772727  5.200000  4.000000  5.769231  3.000000  3.640000  3.631579  4.230769  3.461539  3.384615  4.555555  4.500000 
dram[5]:  4.294117  3.619048  3.818182  3.040000  3.619048  5.312500  3.960000  3.185185  3.333333  2.903226  3.764706  5.000000  4.333333  4.300000  5.500000  4.000000 
average row locality = 6614/1671 = 3.958109
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        38        48        52        52        53        57        59        52        51        39        51        44        44        38        47 
dram[1]:        42        40        44        47        58        53        53        61        58        56        49        48        37        37        41        45 
dram[2]:        42        36        50        52        46        53        52        57        57        58        46        46        45        47        43        42 
dram[3]:        49        40        53        52        38        57        51        55        62        70        50        46        37        44        45        41 
dram[4]:        43        52        43        54        54        48        58        44        62        59        57        45        45        44        41        36 
dram[5]:        45        49        52        47        47        53        67        55        60        61        53        42        39        43        44        44 
total reads: 4680
bank skew: 70/36 = 1.94
chip skew: 801/763 = 1.05
number of total write accesses:
dram[0]:        28        27        30        29        30        30        30        29        28        31        11         8         0         0         0         0 
dram[1]:        31        29        30        30        31        30        31        32        30        27        12        10         0         0         0         0 
dram[2]:        32        30        28        29        29        29        32        28        33        31        12         6         0         1         0         0 
dram[3]:        33        30        32        30        31        33        31        31        30        30        11         9         0         0         0         0 
dram[4]:        32        30        32        32        29        30        30        31        31        32        12        10         0         0         0         0 
dram[5]:        28        27        32        29        29        32        32        31        30        29        11         8         0         0         0         0 
total reads: 1934
min_bank_accesses = 0!
chip skew: 331/311 = 1.06
average mf latency per bank:
dram[0]:        504       478       564       629       694       740       853       814       975       956      1684      1770      2523      2826      3041      2516
dram[1]:        416       445       566       579       742       606       669       743       768       883      1495      1783      3373      3028      2337      2559
dram[2]:        483       507       616       600       564       555       811       818       980       922      1762      1723      2688      2773      2157      2659
dram[3]:        511       468       641       633       466       644       690       700       802       822      1532      1681      3069      2421      2571      2632
dram[4]:        753       595       778       680       972       595      1009       729      1202       896     23567      1670      3647      2563      3966      2940
dram[5]:        463       540       537       533       602       572       931       861      1011       852      1502      1820      2670      2980      2770      2583
maximum mf latency per bank:
dram[0]:        560       656       568       650       650       603       592       593       622       637       514       618       640       643       575       668
dram[1]:        586       555       533       582       666       597       668       581       585       623       580       600       564       588       602       508
dram[2]:        578       557       645       553       607       591       690       557       609       625       619       517       563       565       546       615
dram[3]:        669       597       626       525       560       659       644       588       701       645       728       516       573       576       639       595
dram[4]:        674       668       654       598       723       541       771       500       753       624       833       515       723       525       698       552
dram[5]:        589       606       597       580       580       559       661       621       575       671       590       597       529       571       655       560

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=68084 n_act=252 n_pre=236 n_req=1074 n_rd=1526 n_write=312 bw_util=0.05221
n_activity=16261 dram_eff=0.2261
bk0: 76a 69656i bk1: 76a 69594i bk2: 96a 69401i bk3: 104a 69260i bk4: 104a 69322i bk5: 106a 69176i bk6: 114a 68959i bk7: 118a 69187i bk8: 104a 69330i bk9: 102a 69240i bk10: 78a 69804i bk11: 102a 69576i bk12: 88a 69907i bk13: 88a 69906i bk14: 76a 69985i bk15: 94a 69857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.058699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=68030 n_act=267 n_pre=251 n_req=1092 n_rd=1538 n_write=324 bw_util=0.05289
n_activity=17125 dram_eff=0.2175
bk0: 84a 69363i bk1: 80a 69432i bk2: 88a 69491i bk3: 94a 69238i bk4: 116a 69147i bk5: 106a 69104i bk6: 106a 69225i bk7: 122a 68919i bk8: 116a 69144i bk9: 112a 69341i bk10: 98a 69605i bk11: 96a 69509i bk12: 74a 70041i bk13: 74a 69992i bk14: 82a 69988i bk15: 90a 69941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0616248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=68006 n_act=278 n_pre=262 n_req=1092 n_rd=1544 n_write=320 bw_util=0.05295
n_activity=16721 dram_eff=0.223
bk0: 84a 69395i bk1: 72a 69557i bk2: 100a 69206i bk3: 104a 69020i bk4: 92a 69303i bk5: 106a 69110i bk6: 104a 69129i bk7: 114a 69189i bk8: 114a 69055i bk9: 116a 69031i bk10: 92a 69615i bk11: 92a 69683i bk12: 90a 69839i bk13: 94a 69762i bk14: 86a 69934i bk15: 84a 70069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0613407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=67926 n_act=294 n_pre=278 n_req=1121 n_rd=1580 n_write=332 bw_util=0.05431
n_activity=17833 dram_eff=0.2144
bk0: 98a 69199i bk1: 80a 69424i bk2: 106a 69020i bk3: 104a 69052i bk4: 76a 69631i bk5: 114a 69240i bk6: 102a 69289i bk7: 110a 69105i bk8: 124a 68902i bk9: 140a 68918i bk10: 100a 69501i bk11: 92a 69693i bk12: 74a 70031i bk13: 88a 69875i bk14: 90a 69787i bk15: 82a 69972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0647209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=67957 n_act=283 n_pre=267 n_req=1116 n_rd=1570 n_write=333 bw_util=0.05405
n_activity=17869 dram_eff=0.213
bk0: 86a 69483i bk1: 104a 69121i bk2: 86a 69554i bk3: 108a 69146i bk4: 108a 69148i bk5: 96a 69426i bk6: 116a 69168i bk7: 88a 69488i bk8: 124a 69034i bk9: 118a 69058i bk10: 114a 69455i bk11: 90a 69625i bk12: 90a 69806i bk13: 88a 69787i bk14: 82a 69944i bk15: 72a 70026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0600909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70410 n_nop=67912 n_act=297 n_pre=281 n_req=1119 n_rd=1602 n_write=318 bw_util=0.05454
n_activity=17241 dram_eff=0.2227
bk0: 90a 69320i bk1: 98a 69300i bk2: 104a 69205i bk3: 94a 69180i bk4: 94a 69291i bk5: 106a 69210i bk6: 134a 69005i bk7: 110a 69051i bk8: 120a 69086i bk9: 122a 68964i bk10: 106a 69564i bk11: 84a 69728i bk12: 78a 69978i bk13: 86a 69885i bk14: 88a 69991i bk15: 88a 69944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0646073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 368, Miss_rate = 0.147, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[1]: Access = 2623, Miss = 395, Miss_rate = 0.151, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 2429, Miss = 382, Miss_rate = 0.157, Pending_hits = 7, Reservation_fails = 109
L2_cache_bank[3]: Access = 2450, Miss = 387, Miss_rate = 0.158, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2456, Miss = 381, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2532, Miss = 391, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2372, Miss = 385, Miss_rate = 0.162, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 405, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 7032, Miss = 403, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 2501, Miss = 382, Miss_rate = 0.153, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2605, Miss = 407, Miss_rate = 0.156, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 2510, Miss = 394, Miss_rate = 0.157, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 34472
L2_total_cache_misses = 4680
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2774
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1901
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=105302
icnt_total_pkts_simt_to_mem=51233
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.0752
	minimum = 6
	maximum = 404
Network latency average = 29.9289
	minimum = 6
	maximum = 366
Slowest packet = 22976
Flit latency average = 23.0834
	minimum = 6
	maximum = 365
Slowest flit = 104136
Fragmentation average = 0.0620419
	minimum = 0
	maximum = 237
Injected packet rate average = 0.0677894
	minimum = 0.045599 (at node 13)
	maximum = 0.189074 (at node 23)
Accepted packet rate average = 0.0677894
	minimum = 0.045599 (at node 13)
	maximum = 0.189074 (at node 23)
Injected flit rate average = 0.152413
	minimum = 0.0693104 (at node 13)
	maximum = 0.343816 (at node 23)
Accepted flit rate average= 0.152413
	minimum = 0.0904919 (at node 21)
	maximum = 0.339462 (at node 23)
Injected packet length average = 2.24833
Accepted packet length average = 2.24833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4266 (4 samples)
	minimum = 6 (4 samples)
	maximum = 134 (4 samples)
Network latency average = 14.0302 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115 (4 samples)
Flit latency average = 11.4915 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111.75 (4 samples)
Fragmentation average = 0.0155105 (4 samples)
	minimum = 0 (4 samples)
	maximum = 59.25 (4 samples)
Injected packet rate average = 0.0261121 (4 samples)
	minimum = 0.0159742 (4 samples)
	maximum = 0.0696635 (4 samples)
Accepted packet rate average = 0.0261121 (4 samples)
	minimum = 0.0159742 (4 samples)
	maximum = 0.0696635 (4 samples)
Injected flit rate average = 0.0610736 (4 samples)
	minimum = 0.0222652 (4 samples)
	maximum = 0.140273 (4 samples)
Accepted flit rate average = 0.0610736 (4 samples)
	minimum = 0.0319335 (4 samples)
	maximum = 0.135151 (4 samples)
Injected packet size average = 2.3389 (4 samples)
Accepted packet size average = 2.3389 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 153717 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,53343)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,53343)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,53343)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,53343)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,53343)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,53343)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,53343)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(15,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(31,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(27,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 53843  inst.: 4146936 (ipc=608.0) sim_rate=159497 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:41:52 2016
GPGPU-Sim uArch: cycles simulated: 54843  inst.: 4160057 (ipc=211.4) sim_rate=154076 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:41:53 2016
GPGPU-Sim uArch: cycles simulated: 56843  inst.: 4174999 (ipc=94.9) sim_rate=149107 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:41:54 2016
GPGPU-Sim uArch: cycles simulated: 58343  inst.: 4183922 (ipc=68.2) sim_rate=144273 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:41:55 2016
GPGPU-Sim uArch: cycles simulated: 60343  inst.: 4196675 (ipc=50.5) sim_rate=139889 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:41:56 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 61843  inst.: 4205772 (ipc=42.7) sim_rate=135670 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:41:57 2016
GPGPU-Sim uArch: cycles simulated: 63843  inst.: 4218596 (ipc=35.8) sim_rate=131831 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:41:58 2016
GPGPU-Sim uArch: cycles simulated: 65343  inst.: 4227571 (ipc=32.1) sim_rate=128108 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:41:59 2016
GPGPU-Sim uArch: cycles simulated: 67343  inst.: 4240864 (ipc=28.4) sim_rate=124731 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:42:00 2016
GPGPU-Sim uArch: cycles simulated: 68843  inst.: 4250267 (ipc=26.3) sim_rate=121436 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:42:01 2016
GPGPU-Sim uArch: cycles simulated: 70843  inst.: 4262664 (ipc=24.0) sim_rate=118407 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:42:02 2016
GPGPU-Sim uArch: cycles simulated: 72343  inst.: 4272435 (ipc=22.6) sim_rate=115471 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:42:03 2016
GPGPU-Sim uArch: cycles simulated: 74343  inst.: 4286240 (ipc=21.1) sim_rate=112795 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:42:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21007,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21008,53343)
GPGPU-Sim uArch: cycles simulated: 75843  inst.: 4296799 (ipc=20.2) sim_rate=110174 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:42:05 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(44,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 77843  inst.: 4310186 (ipc=19.1) sim_rate=107754 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:42:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25028,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25029,53343)
GPGPU-Sim uArch: cycles simulated: 79843  inst.: 4326410 (ipc=18.2) sim_rate=105522 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:42:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27099,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27100,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27119,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27120,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27516,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27517,53343)
GPGPU-Sim uArch: cycles simulated: 81343  inst.: 4342768 (ipc=17.9) sim_rate=103399 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:42:08 2016
GPGPU-Sim uArch: cycles simulated: 83343  inst.: 4357160 (ipc=17.1) sim_rate=101329 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:42:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30194,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30195,53343)
GPGPU-Sim uArch: cycles simulated: 85343  inst.: 4373953 (ipc=16.6) sim_rate=99408 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:42:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32018,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32019,53343)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32161,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32162,53343)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32334,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32335,53343)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33585,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33586,53343)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(21,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 87343  inst.: 4397008 (ipc=16.3) sim_rate=97711 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:42:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34085,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34086,53343)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34747,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34748,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34894,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34895,53343)
GPGPU-Sim uArch: cycles simulated: 89343  inst.: 4418743 (ipc=16.0) sim_rate=96059 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:42:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36065,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36066,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36919,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36920,53343)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36996,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36997,53343)
GPGPU-Sim uArch: cycles simulated: 91343  inst.: 4440047 (ipc=15.7) sim_rate=94469 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:42:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38285,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38286,53343)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38368,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38369,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38803,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38804,53343)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39110,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39111,53343)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39399,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39400,53343)
GPGPU-Sim uArch: cycles simulated: 92843  inst.: 4458941 (ipc=15.6) sim_rate=92894 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:42:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39734,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39735,53343)
GPGPU-Sim uArch: cycles simulated: 94843  inst.: 4482138 (ipc=15.4) sim_rate=91472 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:42:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41529,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(41530,53343)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41640,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(41641,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41833,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(41834,53343)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42308,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42309,53343)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42560,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42561,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43106,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43107,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43217,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43218,53343)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43232,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43233,53343)
GPGPU-Sim uArch: cycles simulated: 96843  inst.: 4515430 (ipc=15.5) sim_rate=90308 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:42:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44329,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44330,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44766,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44767,53343)
GPGPU-Sim uArch: cycles simulated: 98343  inst.: 4535257 (ipc=15.4) sim_rate=88926 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:42:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45319,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45320,53343)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46011,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46012,53343)
GPGPU-Sim uArch: cycles simulated: 100343  inst.: 4556663 (ipc=15.2) sim_rate=87628 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:42:18 2016
GPGPU-Sim uArch: cycles simulated: 102343  inst.: 4572711 (ipc=14.9) sim_rate=86277 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:42:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49064,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49065,53343)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(93,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49973,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49974,53343)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50220,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50221,53343)
GPGPU-Sim uArch: cycles simulated: 104343  inst.: 4599286 (ipc=14.8) sim_rate=85171 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:42:20 2016
GPGPU-Sim uArch: cycles simulated: 106343  inst.: 4620184 (ipc=14.7) sim_rate=84003 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:42:21 2016
GPGPU-Sim uArch: cycles simulated: 108343  inst.: 4638654 (ipc=14.5) sim_rate=82833 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:42:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55002,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55003,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55483,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55484,53343)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56274,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56275,53343)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56362,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56363,53343)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56382,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56383,53343)
GPGPU-Sim uArch: cycles simulated: 110343  inst.: 4667260 (ipc=14.5) sim_rate=81881 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:42:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57959,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57960,53343)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(132,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58422,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58423,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58440,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58441,53343)
GPGPU-Sim uArch: cycles simulated: 112343  inst.: 4692430 (ipc=14.4) sim_rate=80903 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:42:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59084,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59085,53343)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59094,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59095,53343)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59607,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59608,53343)
GPGPU-Sim uArch: cycles simulated: 113843  inst.: 4713507 (ipc=14.4) sim_rate=79889 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:42:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60557,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60558,53343)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (62239,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(62240,53343)
GPGPU-Sim uArch: cycles simulated: 115843  inst.: 4741042 (ipc=14.4) sim_rate=79017 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:42:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (63191,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(63192,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (63386,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(63387,53343)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (63674,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(63675,53343)
GPGPU-Sim uArch: cycles simulated: 117843  inst.: 4766052 (ipc=14.3) sim_rate=78132 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:42:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64680,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(64681,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64739,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64740,53343)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(126,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65558,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65559,53343)
GPGPU-Sim uArch: cycles simulated: 119343  inst.: 4789634 (ipc=14.3) sim_rate=77252 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:42:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (66613,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(66614,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66929,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66930,53343)
GPGPU-Sim uArch: cycles simulated: 121343  inst.: 4812335 (ipc=14.3) sim_rate=76386 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:42:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68667,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68668,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69954,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69955,53343)
GPGPU-Sim uArch: cycles simulated: 123343  inst.: 4836733 (ipc=14.2) sim_rate=75573 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:42:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (70321,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(70322,53343)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70367,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(70368,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (71970,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(71971,53343)
GPGPU-Sim uArch: cycles simulated: 125343  inst.: 4862479 (ipc=14.2) sim_rate=74807 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:42:31 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(147,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 127343  inst.: 4886588 (ipc=14.1) sim_rate=74039 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:42:32 2016
GPGPU-Sim uArch: cycles simulated: 129343  inst.: 4906752 (ipc=14.0) sim_rate=73235 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:42:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76700,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76701,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (76934,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(76935,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77203,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77204,53343)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77399,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77400,53343)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77955,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77956,53343)
GPGPU-Sim uArch: cycles simulated: 131343  inst.: 4936221 (ipc=14.0) sim_rate=72591 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:42:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (78325,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(78326,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (78334,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(78335,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (78834,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(78835,53343)
GPGPU-Sim uArch: cycles simulated: 132843  inst.: 4959523 (ipc=14.0) sim_rate=71877 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:42:35 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(95,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 134843  inst.: 4984477 (ipc=14.0) sim_rate=71206 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:42:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (82761,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(82762,53343)
GPGPU-Sim uArch: cycles simulated: 136843  inst.: 5008339 (ipc=14.0) sim_rate=70539 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:42:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (83883,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(83884,53343)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (83955,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(83956,53343)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (84948,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(84949,53343)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (84953,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(84954,53343)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (85121,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(85122,53343)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (85205,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(85206,53343)
GPGPU-Sim uArch: cycles simulated: 138843  inst.: 5039565 (ipc=14.0) sim_rate=69993 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:42:38 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(130,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 140843  inst.: 5066960 (ipc=14.0) sim_rate=69410 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:42:39 2016
GPGPU-Sim uArch: cycles simulated: 142343  inst.: 5084056 (ipc=13.9) sim_rate=68703 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:42:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (89100,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(89101,53343)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (89115,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(89116,53343)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (89928,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(89929,53343)
GPGPU-Sim uArch: cycles simulated: 144343  inst.: 5111364 (ipc=13.9) sim_rate=68151 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:42:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (91291,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(91292,53343)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (91452,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(91453,53343)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (91553,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(91554,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (91819,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(91820,53343)
GPGPU-Sim uArch: cycles simulated: 146343  inst.: 5143975 (ipc=14.0) sim_rate=67683 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:42:42 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(173,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (94089,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(94090,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (94478,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(94479,53343)
GPGPU-Sim uArch: cycles simulated: 148343  inst.: 5169589 (ipc=14.0) sim_rate=67137 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:42:43 2016
GPGPU-Sim uArch: cycles simulated: 150343  inst.: 5191961 (ipc=13.9) sim_rate=66563 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:42:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (98045,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(98046,53343)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (98452,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(98453,53343)
GPGPU-Sim uArch: cycles simulated: 152343  inst.: 5216983 (ipc=13.9) sim_rate=66037 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:42:45 2016
GPGPU-Sim uArch: cycles simulated: 154343  inst.: 5239566 (ipc=13.8) sim_rate=65494 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:42:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (101037,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(101038,53343)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (101202,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(101203,53343)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(172,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102349,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(102350,53343)
GPGPU-Sim uArch: cycles simulated: 156343  inst.: 5267248 (ipc=13.8) sim_rate=65027 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:42:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (103872,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(103873,53343)
GPGPU-Sim uArch: cycles simulated: 158343  inst.: 5290743 (ipc=13.8) sim_rate=64521 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:42:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (105824,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(105825,53343)
GPGPU-Sim uArch: cycles simulated: 160343  inst.: 5315583 (ipc=13.8) sim_rate=64043 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:42:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109161,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(109162,53343)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(106,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 162843  inst.: 5344795 (ipc=13.7) sim_rate=63628 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:42:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109509,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(109510,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110868,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110869,53343)
GPGPU-Sim uArch: cycles simulated: 164843  inst.: 5372529 (ipc=13.7) sim_rate=63206 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:42:51 2016
GPGPU-Sim uArch: cycles simulated: 166843  inst.: 5395045 (ipc=13.7) sim_rate=62733 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:42:52 2016
GPGPU-Sim uArch: cycles simulated: 168843  inst.: 5416827 (ipc=13.6) sim_rate=62262 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:42:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (116647,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(116648,53343)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(179,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 170843  inst.: 5439433 (ipc=13.6) sim_rate=61811 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:42:54 2016
GPGPU-Sim uArch: cycles simulated: 172843  inst.: 5460882 (ipc=13.5) sim_rate=61358 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:42:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (120979,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(120980,53343)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (121245,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(121246,53343)
GPGPU-Sim uArch: cycles simulated: 174843  inst.: 5483621 (ipc=13.5) sim_rate=60929 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:42:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123316,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(123317,53343)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (123335,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(123336,53343)
GPGPU-Sim uArch: cycles simulated: 177343  inst.: 5515303 (ipc=13.5) sim_rate=60607 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:42:57 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(190,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 179343  inst.: 5539175 (ipc=13.5) sim_rate=60208 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:42:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (127988,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(127989,53343)
GPGPU-Sim uArch: cycles simulated: 181343  inst.: 5563018 (ipc=13.4) sim_rate=59817 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:42:59 2016
GPGPU-Sim uArch: cycles simulated: 183343  inst.: 5584268 (ipc=13.4) sim_rate=59407 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:43:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130682,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130683,53343)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131496,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131497,53343)
GPGPU-Sim uArch: cycles simulated: 185343  inst.: 5613989 (ipc=13.4) sim_rate=59094 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:43:01 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(190,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133141,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(133142,53343)
GPGPU-Sim uArch: cycles simulated: 187843  inst.: 5642723 (ipc=13.4) sim_rate=58778 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:43:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (134773,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(134774,53343)
GPGPU-Sim uArch: cycles simulated: 189843  inst.: 5667134 (ipc=13.4) sim_rate=58424 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:43:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (137481,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(137482,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137749,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137750,53343)
GPGPU-Sim uArch: cycles simulated: 191843  inst.: 5694673 (ipc=13.4) sim_rate=58108 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:43:04 2016
GPGPU-Sim uArch: cycles simulated: 193843  inst.: 5714939 (ipc=13.3) sim_rate=57726 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:43:05 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(196,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141267,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(141268,53343)
GPGPU-Sim uArch: cycles simulated: 195843  inst.: 5736230 (ipc=13.3) sim_rate=57362 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:43:06 2016
GPGPU-Sim uArch: cycles simulated: 197843  inst.: 5760375 (ipc=13.3) sim_rate=57033 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:43:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (145988,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(145989,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146105,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(146106,53343)
GPGPU-Sim uArch: cycles simulated: 199843  inst.: 5787219 (ipc=13.3) sim_rate=56737 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:43:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (147023,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(147024,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (147446,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(147447,53343)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(149,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 201843  inst.: 5816899 (ipc=13.3) sim_rate=56474 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:43:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (148932,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(148933,53343)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (150164,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(150165,53343)
GPGPU-Sim uArch: cycles simulated: 203843  inst.: 5848055 (ipc=13.3) sim_rate=56231 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:43:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (151394,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(151395,53343)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151500,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(151501,53343)
GPGPU-Sim uArch: cycles simulated: 205843  inst.: 5876015 (ipc=13.3) sim_rate=55962 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:43:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (152891,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(152892,53343)
GPGPU-Sim uArch: cycles simulated: 207843  inst.: 5900057 (ipc=13.3) sim_rate=55660 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:43:12 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(200,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (156184,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(156185,53343)
GPGPU-Sim uArch: cycles simulated: 209843  inst.: 5926961 (ipc=13.3) sim_rate=55392 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:43:13 2016
GPGPU-Sim uArch: cycles simulated: 211843  inst.: 5951679 (ipc=13.3) sim_rate=55108 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:43:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158952,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(158953,53343)
GPGPU-Sim uArch: cycles simulated: 213843  inst.: 5976282 (ipc=13.3) sim_rate=54828 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:43:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (161552,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(161553,53343)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (162022,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(162023,53343)
GPGPU-Sim uArch: cycles simulated: 215843  inst.: 6004329 (ipc=13.3) sim_rate=54584 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:43:16 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(211,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163068,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(163069,53343)
GPGPU-Sim uArch: cycles simulated: 217843  inst.: 6033628 (ipc=13.3) sim_rate=54357 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:43:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (164978,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(164979,53343)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (165041,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(165042,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (165131,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(165132,53343)
GPGPU-Sim uArch: cycles simulated: 219343  inst.: 6057881 (ipc=13.3) sim_rate=54088 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:43:18 2016
GPGPU-Sim uArch: cycles simulated: 221343  inst.: 6084129 (ipc=13.3) sim_rate=53841 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:43:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (168728,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(168729,53343)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(202,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 223343  inst.: 6108310 (ipc=13.3) sim_rate=53581 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:43:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (170095,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(170096,53343)
GPGPU-Sim uArch: cycles simulated: 225343  inst.: 6136238 (ipc=13.3) sim_rate=53358 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:43:21 2016
GPGPU-Sim uArch: cycles simulated: 227343  inst.: 6159949 (ipc=13.3) sim_rate=53103 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:43:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (175353,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(175354,53343)
GPGPU-Sim uArch: cycles simulated: 229343  inst.: 6184440 (ipc=13.3) sim_rate=52858 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:43:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (176242,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(176243,53343)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(219,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 231343  inst.: 6209895 (ipc=13.3) sim_rate=52626 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:43:24 2016
GPGPU-Sim uArch: cycles simulated: 233343  inst.: 6233959 (ipc=13.3) sim_rate=52386 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:43:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (180150,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(180151,53343)
GPGPU-Sim uArch: cycles simulated: 235343  inst.: 6263396 (ipc=13.3) sim_rate=52194 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:43:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (183488,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(183489,53343)
GPGPU-Sim uArch: cycles simulated: 237343  inst.: 6288104 (ipc=13.3) sim_rate=51967 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:43:27 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(163,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (185333,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(185334,53343)
GPGPU-Sim uArch: cycles simulated: 239343  inst.: 6317311 (ipc=13.3) sim_rate=51781 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:43:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (186623,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(186624,53343)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (186985,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(186986,53343)
GPGPU-Sim uArch: cycles simulated: 241343  inst.: 6347174 (ipc=13.3) sim_rate=51603 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:43:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (188216,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(188217,53343)
GPGPU-Sim uArch: cycles simulated: 243343  inst.: 6377028 (ipc=13.3) sim_rate=51427 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:43:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (190502,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(190503,53343)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(204,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (190597,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(190598,53343)
GPGPU-Sim uArch: cycles simulated: 244843  inst.: 6399039 (ipc=13.3) sim_rate=51192 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:43:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (192468,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(192469,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (193428,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(193429,53343)
GPGPU-Sim uArch: cycles simulated: 246843  inst.: 6428601 (ipc=13.4) sim_rate=51020 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:43:32 2016
GPGPU-Sim uArch: cycles simulated: 248843  inst.: 6454072 (ipc=13.4) sim_rate=50819 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:43:33 2016
GPGPU-Sim uArch: cycles simulated: 250843  inst.: 6479407 (ipc=13.3) sim_rate=50620 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:43:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (197664,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(197665,53343)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(231,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 252843  inst.: 6504972 (ipc=13.3) sim_rate=50426 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:43:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (200744,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(200745,53343)
GPGPU-Sim uArch: cycles simulated: 254843  inst.: 6530453 (ipc=13.3) sim_rate=50234 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:43:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (201924,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(201925,53343)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (202361,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(202362,53343)
GPGPU-Sim uArch: cycles simulated: 256843  inst.: 6561040 (ipc=13.4) sim_rate=50084 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:43:37 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(231,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 258843  inst.: 6585924 (ipc=13.3) sim_rate=49893 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:43:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (206005,53343), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(206006,53343)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (206487,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(206488,53343)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (207069,53343), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(207070,53343)
GPGPU-Sim uArch: cycles simulated: 260843  inst.: 6616256 (ipc=13.4) sim_rate=49746 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:43:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (207581,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(207582,53343)
GPGPU-Sim uArch: cycles simulated: 262343  inst.: 6642985 (ipc=13.4) sim_rate=49574 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:43:40 2016
GPGPU-Sim uArch: cycles simulated: 264343  inst.: 6666186 (ipc=13.4) sim_rate=49379 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:43:41 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(189,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 266343  inst.: 6690004 (ipc=13.4) sim_rate=49191 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:43:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (213044,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(213045,53343)
GPGPU-Sim uArch: cycles simulated: 268343  inst.: 6716957 (ipc=13.4) sim_rate=49028 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:43:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (216975,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(216976,53343)
GPGPU-Sim uArch: cycles simulated: 270343  inst.: 6741007 (ipc=13.4) sim_rate=48847 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:43:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (217785,53343), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(217786,53343)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (218757,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(218758,53343)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(177,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 272343  inst.: 6769108 (ipc=13.4) sim_rate=48698 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:43:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (219794,53343), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(219795,53343)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (220058,53343), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(220059,53343)
GPGPU-Sim uArch: cycles simulated: 274343  inst.: 6800524 (ipc=13.4) sim_rate=48575 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:43:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (222233,53343), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(222234,53343)
GPGPU-Sim uArch: cycles simulated: 275843  inst.: 6822146 (ipc=13.4) sim_rate=48384 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:43:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (224376,53343), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(224377,53343)
GPGPU-Sim uArch: cycles simulated: 277843  inst.: 6849524 (ipc=13.4) sim_rate=48236 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:43:48 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(175,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 279843  inst.: 6878287 (ipc=13.4) sim_rate=48099 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:43:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (227844,53343), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(227845,53343)
GPGPU-Sim uArch: cycles simulated: 281843  inst.: 6906662 (ipc=13.4) sim_rate=47962 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:43:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (229237,53343), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(229238,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (229786,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(229787,53343)
GPGPU-Sim uArch: cycles simulated: 283843  inst.: 6935442 (ipc=13.4) sim_rate=47830 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:43:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (231387,53343), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(231388,53343)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(240,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 285843  inst.: 6965518 (ipc=13.4) sim_rate=47709 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:43:52 2016
GPGPU-Sim uArch: cycles simulated: 287843  inst.: 6989817 (ipc=13.4) sim_rate=47549 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:43:53 2016
GPGPU-Sim uArch: cycles simulated: 289843  inst.: 7017171 (ipc=13.4) sim_rate=47413 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:43:54 2016
GPGPU-Sim uArch: cycles simulated: 291843  inst.: 7042257 (ipc=13.4) sim_rate=47263 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:43:55 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(192,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (240580,53343), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(240581,53343)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (240586,53343), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(240587,53343)
GPGPU-Sim uArch: cycles simulated: 294343  inst.: 7082158 (ipc=13.4) sim_rate=47214 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:43:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (242838,53343), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(242839,53343)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (242909,53343), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(242910,53343)
GPGPU-Sim uArch: cycles simulated: 296343  inst.: 7114975 (ipc=13.5) sim_rate=47119 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:43:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (243087,53343), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(243088,53343)
GPGPU-Sim uArch: cycles simulated: 297843  inst.: 7141027 (ipc=13.5) sim_rate=46980 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:43:58 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(210,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (245294,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (245399,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (246135,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (246533,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 300343  inst.: 7175672 (ipc=13.5) sim_rate=46899 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:43:59 2016
GPGPU-Sim uArch: cycles simulated: 302343  inst.: 7197514 (ipc=13.5) sim_rate=46737 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:44:00 2016
GPGPU-Sim uArch: cycles simulated: 304343  inst.: 7226869 (ipc=13.5) sim_rate=46624 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:44:01 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(190,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 306343  inst.: 7253570 (ipc=13.5) sim_rate=46497 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:44:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (254444,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 308843  inst.: 7285880 (ipc=13.5) sim_rate=46406 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:44:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (256706,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 310843  inst.: 7313606 (ipc=13.5) sim_rate=46288 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:44:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (257699,53343), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(195,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 313343  inst.: 7346886 (ipc=13.5) sim_rate=46206 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:44:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (261074,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 315343  inst.: 7372670 (ipc=13.5) sim_rate=46079 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:44:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (263612,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 317343  inst.: 7401935 (ipc=13.5) sim_rate=45974 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:44:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (265514,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (265640,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (266279,53343), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(217,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 319843  inst.: 7435372 (ipc=13.5) sim_rate=45897 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:44:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (266550,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (267256,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (267523,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 321843  inst.: 7463846 (ipc=13.5) sim_rate=45790 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:44:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (268943,53343), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 324343  inst.: 7495571 (ipc=13.5) sim_rate=45704 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:44:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (271201,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 326343  inst.: 7522761 (ipc=13.5) sim_rate=45592 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:44:11 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (273248,53343), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(228,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 328843  inst.: 7556128 (ipc=13.5) sim_rate=45518 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:44:12 2016
GPGPU-Sim uArch: cycles simulated: 330843  inst.: 7580109 (ipc=13.5) sim_rate=45389 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:44:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (277874,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 333343  inst.: 7614137 (ipc=13.5) sim_rate=45322 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:44:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (280189,53343), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (280331,53343), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(215,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (280735,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (280843,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (282038,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 335843  inst.: 7649090 (ipc=13.5) sim_rate=45260 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:44:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (283222,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (283969,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (284302,53343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 338343  inst.: 7681895 (ipc=13.5) sim_rate=45187 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:44:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (285027,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (286088,53343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 340343  inst.: 7711317 (ipc=13.5) sim_rate=45095 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:44:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (287410,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (287657,53343), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(203,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 342843  inst.: 7741703 (ipc=13.5) sim_rate=45009 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:44:18 2016
GPGPU-Sim uArch: cycles simulated: 345343  inst.: 7773994 (ipc=13.5) sim_rate=44936 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:44:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (292969,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 347843  inst.: 7805162 (ipc=13.5) sim_rate=44857 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:44:20 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(226,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (295945,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 350343  inst.: 7834255 (ipc=13.4) sim_rate=44767 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:44:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (297006,53343), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (297585,53343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 352843  inst.: 7864549 (ipc=13.4) sim_rate=44684 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:44:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (300716,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (301509,53343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 355343  inst.: 7891632 (ipc=13.4) sim_rate=44585 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:44:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (302843,53343), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(234,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (303865,53343), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 357843  inst.: 7922274 (ipc=13.4) sim_rate=44507 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:44:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (304640,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (305008,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (305130,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (305254,53343), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 360843  inst.: 7956811 (ipc=13.4) sim_rate=44451 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:44:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (307740,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (308091,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (308880,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (309962,53343), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 363343  inst.: 7984756 (ipc=13.4) sim_rate=44359 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:44:26 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(216,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (312418,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 365843  inst.: 8010855 (ipc=13.3) sim_rate=44258 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:44:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (312561,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (313410,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (313889,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (314723,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (315496,53343), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 368843  inst.: 8044380 (ipc=13.3) sim_rate=44199 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:44:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (316002,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (316152,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (316793,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (317386,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (317837,53343), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 372343  inst.: 8080639 (ipc=13.3) sim_rate=44156 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:44:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (319226,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (319369,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (320780,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (320920,53343), 3 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(223,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 375843  inst.: 8112984 (ipc=13.2) sim_rate=44092 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:44:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (322892,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (323047,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (323112,53343), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (324547,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (325805,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (325825,53343), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 379343  inst.: 8144254 (ipc=13.2) sim_rate=44022 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:44:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (326062,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (326357,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (327687,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (327833,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (328382,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (328522,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (328789,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (328791,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (328826,53343), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (329206,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (329233,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (329305,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (329705,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (329875,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (330408,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 384843  inst.: 8176066 (ipc=13.1) sim_rate=43957 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:44:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (332070,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (333854,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (333918,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (336239,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (337816,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (339333,53343), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (339597,53343), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 339598
gpu_sim_insn = 4345741
gpu_ipc =      12.7967
gpu_tot_sim_cycle = 392941
gpu_tot_sim_insn = 8188679
gpu_tot_ipc =      20.8395
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 391092
gpu_stall_icnt2sh    = 1771051
gpu_total_sim_rate=44025

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480163
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 39456, Miss = 34615, Miss_rate = 0.877, Pending_hits = 2703, Reservation_fails = 300082
	L1D_cache_core[1]: Access = 38386, Miss = 33582, Miss_rate = 0.875, Pending_hits = 2638, Reservation_fails = 298476
	L1D_cache_core[2]: Access = 39326, Miss = 34674, Miss_rate = 0.882, Pending_hits = 2683, Reservation_fails = 299850
	L1D_cache_core[3]: Access = 38992, Miss = 34237, Miss_rate = 0.878, Pending_hits = 2600, Reservation_fails = 300526
	L1D_cache_core[4]: Access = 37700, Miss = 33004, Miss_rate = 0.875, Pending_hits = 2641, Reservation_fails = 289861
	L1D_cache_core[5]: Access = 39028, Miss = 34164, Miss_rate = 0.875, Pending_hits = 2715, Reservation_fails = 301051
	L1D_cache_core[6]: Access = 38198, Miss = 33600, Miss_rate = 0.880, Pending_hits = 2537, Reservation_fails = 293426
	L1D_cache_core[7]: Access = 39906, Miss = 35162, Miss_rate = 0.881, Pending_hits = 2604, Reservation_fails = 305947
	L1D_cache_core[8]: Access = 36513, Miss = 32003, Miss_rate = 0.876, Pending_hits = 2490, Reservation_fails = 289264
	L1D_cache_core[9]: Access = 41469, Miss = 36423, Miss_rate = 0.878, Pending_hits = 2771, Reservation_fails = 312808
	L1D_cache_core[10]: Access = 37765, Miss = 33112, Miss_rate = 0.877, Pending_hits = 2599, Reservation_fails = 301947
	L1D_cache_core[11]: Access = 37485, Miss = 32806, Miss_rate = 0.875, Pending_hits = 2636, Reservation_fails = 288911
	L1D_cache_core[12]: Access = 36198, Miss = 31863, Miss_rate = 0.880, Pending_hits = 2522, Reservation_fails = 287586
	L1D_cache_core[13]: Access = 38171, Miss = 33469, Miss_rate = 0.877, Pending_hits = 2659, Reservation_fails = 295473
	L1D_cache_core[14]: Access = 38588, Miss = 33760, Miss_rate = 0.875, Pending_hits = 2731, Reservation_fails = 286527
	L1D_total_cache_accesses = 577181
	L1D_total_cache_misses = 506474
	L1D_total_cache_miss_rate = 0.8775
	L1D_total_cache_pending_hits = 39529
	L1D_total_cache_reservation_fails = 4451735
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 76077
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 269470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2885587
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75597
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1566148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479167
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1045, 1146, 1570, 1260, 1187, 1118, 1424, 1168, 1204, 1400, 1456, 1361, 1419, 1469, 1478, 1266, 1088, 1144, 1484, 1275, 1460, 965, 1060, 1161, 1303, 1420, 1196, 1336, 965, 1155, 965, 1596, 1389, 1021, 1301, 1010, 1336, 1747, 1695, 890, 1542, 1454, 1258, 1347, 1387, 1471, 1250, 1364, 
gpgpu_n_tot_thrd_icount = 28472832
gpgpu_n_tot_w_icount = 889776
gpgpu_n_stall_shd_mem = 4817183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 269470
gpgpu_n_mem_write_global = 238237
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 972244
gpgpu_n_store_insn = 357610
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 929910
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4814026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7760251	W0_Idle:928152	W0_Scoreboard:1420691	W1:252202	W2:107166	W3:67240	W4:44555	W5:31444	W6:27838	W7:24390	W8:22724	W9:20347	W10:17692	W11:17222	W12:15639	W13:14618	W14:12732	W15:10250	W16:8308	W17:7012	W18:6813	W19:5404	W20:4219	W21:4583	W22:3607	W23:2840	W24:2528	W25:2335	W26:1045	W27:564	W28:602	W29:216	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2155760 {8:269470,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9539720 {40:238105,72:38,136:94,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36647920 {136:269470,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1905896 {8:238237,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 147 
maxdqlatency = 0 
maxmflatency = 942 
averagemflatency = 281 
max_icnt2mem_latency = 671 
max_icnt2sh_latency = 392940 
mrq_lat_table:17930 	1829 	454 	1533 	1908 	182 	35 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	227355 	269653 	10714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78453 	75429 	109807 	127296 	92024 	24664 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30840 	119098 	111695 	7832 	20 	0 	0 	2 	9 	38 	904 	7260 	14450 	37415 	90979 	87180 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	145 	641 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        24        21        16        32        32        20        26        32        36        27        31        27        24        30        23 
dram[1]:        30        31        24        17        22        14        23        35        28        28        27        22        25        23        26        19 
dram[2]:        26        20        30        16        20        31        30        32        26        22        22        22        31        29        22        22 
dram[3]:        24        18        20        22        34        23        25        23        26        20        20        26        27        27        28        27 
dram[4]:        32        31        17        22        20        23        21        16        30        32        23        26        30        24        31        27 
dram[5]:        24        18        23        24        20        22        32        30        20        16        25        22        25        21        20        20 
maximum service time to same row:
dram[0]:     47183     66875     42014     55473     60707     50469     50736     46404     54313     75432     67425    106415     78975     73375     86556     39372 
dram[1]:     68631     47613     22462     20803     26507     48403     36881     41946     69643     65788     95552     75141     46195     48887     33744     66363 
dram[2]:     52447     48019     75520     53063     32703     75676     36656     45337     51631     41276     61710     93234     78806     78866     93678     38893 
dram[3]:     59569     67018     63035     66544     48300     49307     71275     39850     43988     62444     60185     67449     68580    128210     70847     36093 
dram[4]:     52902     97885     47706     22540     23068     30388     27055     21229     51151     47352     38669     80165     79760     41612     84841     42728 
dram[5]:     31394     73091     47447     59122     33828     25196     37806     47142     50628     51667     81219     52806     60591     39094     85996     31594 
average row accesses per activate:
dram[0]:  4.461538  4.067797  3.697368  2.888889  5.666667  4.257576  3.315789  3.602150  4.727273  4.164383  3.655738  3.387097  5.464286  5.586207  8.666667  5.733333 
dram[1]:  4.981482  4.961538  3.581395  2.780952  3.972603  3.050505  3.297030  3.489796  3.588889  4.777778  4.666667  3.353846  4.969697  5.448276  5.411765  5.677419 
dram[2]:  4.363636  4.309091  3.984848  3.363636  3.474359  3.939394  4.232877  4.089744  4.108108  2.882883  3.672414  3.437500  6.346154  5.733333  6.000000  6.520000 
dram[3]:  4.000000  3.342857  3.597222  3.521127  4.788462  4.409836  4.328571  4.136364  3.710843  3.738636  3.428571  3.101449  6.000000  5.413793  5.343750  5.758621 
dram[4]:  4.406780  3.808824  3.488095  3.605634  3.551282  4.557377  3.872093  3.373494  3.743590  4.818182  3.352113  4.581395  4.812500  4.000000  5.709677  6.192307 
dram[5]:  3.702703  3.275000  3.207317  3.097826  3.523809  3.511628  4.324676  3.572917  3.205357  2.816000  4.200000  3.644068  5.562500  5.258065  5.343750  5.151515 
average row locality = 23873/6045 = 3.949214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       180       182       213       214       217       214       251       259       237       232       189       184       153       160       156       170 
dram[1]:       194       196       219       216       227       232       253       264       250       236       204       187       164       158       180       175 
dram[2]:       185       183       205       197       207       208       236       248       238       247       188       194       164       169       167       162 
dram[3]:       182       182       201       198       187       206       234       218       251       257       196       190       152       155       170       167 
dram[4]:       196       199       213       201       213       215       254       214       235       243       204       179       154       154       176       160 
dram[5]:       205       202       211       213       226       232       248       261       270       265       191       188       170       162       169       169 
total reads: 19502
bank skew: 270/152 = 1.78
chip skew: 3382/3146 = 1.08
number of total write accesses:
dram[0]:        52        58        68        72        55        67        64        76        75        72        34        26         0         2         0         2 
dram[1]:        75        62        89        76        63        70        80        78        73        65        34        31         0         0         4         1 
dram[2]:        55        54        58        62        64        52        73        71        66        73        25        26         1         3         1         1 
dram[3]:        54        52        58        52        62        63        69        55        57        72        20        24         4         2         1         0 
dram[4]:        64        60        80        55        64        63        79        66        57        75        34        18         0         6         1         1 
dram[5]:        69        60        52        72        70        70        85        82        89        87        19        27         8         1         2         1 
total reads: 4371
min_bank_accesses = 0!
chip skew: 801/645 = 1.24
average mf latency per bank:
dram[0]:       3478      3569      3295      3158      3256      3058      2868      2612      2858      3002      7646      8490     12917     12585     15712     14593
dram[1]:       3069      3294      2949      3199      3133      3058      2826      2697      2877      3090      7398      8388     12612     13217     13724     14509
dram[2]:       3492      3584      3287      3349      3197      3353      2829      2734      3069      2944      8127      8173     12374     11950     14372     15051
dram[3]:       3535      3595      3438      3582      3333      3072      2966      3095      3041      2826      8098      8372     13085     13091     14516     15023
dram[4]:       4570      3312      4243      3521      4622      3203      3894      2996      4415      2877     49293      9208     19212     12735     20489     15486
dram[5]:       3220      3345      3435      3228      2933      2969      2658      2631      2580      2648      8657      8302     11592     13028     14775     14840
maximum mf latency per bank:
dram[0]:        630       711       748       679       650       664       665       801       688       734       692       680       753       643       648       699
dram[1]:        600       712       650       693       666       670       668       661       628       716       695       664       683       614       604       657
dram[2]:        654       680       653       650       670       701       776       677       659       656       660       656       749       645       642       619
dram[3]:        669       699       626       644       652       659       766       652       755       741       728       693       625       692       672       652
dram[4]:        832       728       937       718       724       673       813       647       804       624       942       625       806       655       827       667
dram[5]:        667       661       698       698       666       688       661       677       653       725       724       675       664       626       667       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=509460 n_act=955 n_pre=939 n_req=3934 n_rd=6422 n_write=903 bw_util=0.02824
n_activity=65266 dram_eff=0.2245
bk0: 360a 516125i bk1: 364a 515822i bk2: 426a 515222i bk3: 428a 514466i bk4: 434a 515704i bk5: 428a 515105i bk6: 502a 514203i bk7: 518a 513864i bk8: 474a 514965i bk9: 464a 514781i bk10: 378a 515668i bk11: 368a 515778i bk12: 306a 517029i bk13: 320a 517003i bk14: 312a 517414i bk15: 340a 517167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0327582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=508830 n_act=1064 n_pre=1048 n_req=4156 n_rd=6710 n_write=1027 bw_util=0.02983
n_activity=70792 dram_eff=0.2186
bk0: 388a 515556i bk1: 392a 515767i bk2: 438a 514498i bk3: 432a 514131i bk4: 454a 514902i bk5: 464a 514221i bk6: 506a 513826i bk7: 528a 513721i bk8: 500a 514233i bk9: 472a 515059i bk10: 408a 515939i bk11: 374a 515665i bk12: 328a 516955i bk13: 316a 517038i bk14: 360a 516923i bk15: 350a 517117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.032176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=509526 n_act=964 n_pre=948 n_req=3883 n_rd=6396 n_write=845 bw_util=0.02792
n_activity=63868 dram_eff=0.2267
bk0: 370a 515863i bk1: 366a 515838i bk2: 410a 515386i bk3: 394a 515022i bk4: 414a 514946i bk5: 416a 515300i bk6: 472a 514633i bk7: 496a 514460i bk8: 476a 514765i bk9: 494a 513698i bk10: 376a 515665i bk11: 388a 515685i bk12: 328a 517033i bk13: 338a 516850i bk14: 334a 517120i bk15: 324a 517260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0328257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=509729 n_act=940 n_pre=924 n_req=3791 n_rd=6292 n_write=794 bw_util=0.02732
n_activity=64886 dram_eff=0.2184
bk0: 364a 515778i bk1: 364a 515550i bk2: 402a 515290i bk3: 396a 515246i bk4: 374a 515851i bk5: 412a 515391i bk6: 468a 514953i bk7: 436a 515267i bk8: 502a 514592i bk9: 514a 514326i bk10: 392a 515780i bk11: 380a 515644i bk12: 304a 517138i bk13: 310a 517069i bk14: 340a 516966i bk15: 334a 517251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0271227
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=509415 n_act=977 n_pre=961 n_req=3933 n_rd=6420 n_write=906 bw_util=0.02825
n_activity=67176 dram_eff=0.2181
bk0: 392a 515578i bk1: 398a 515580i bk2: 426a 514687i bk3: 402a 515297i bk4: 426a 514947i bk5: 430a 515264i bk6: 508a 514288i bk7: 428a 514562i bk8: 470a 515028i bk9: 486a 514820i bk10: 408a 515346i bk11: 358a 516313i bk12: 308a 516954i bk13: 308a 516758i bk14: 352a 516967i bk15: 320a 517211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0298547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=518679 n_nop=508627 n_act=1145 n_pre=1129 n_req=4176 n_rd=6764 n_write=1014 bw_util=0.02999
n_activity=72277 dram_eff=0.2152
bk0: 410a 515214i bk1: 404a 514924i bk2: 422a 515091i bk3: 426a 514491i bk4: 452a 514590i bk5: 464a 514447i bk6: 496a 514420i bk7: 522a 513974i bk8: 540a 513567i bk9: 530a 513280i bk10: 382a 516059i bk11: 376a 515805i bk12: 340a 516852i bk13: 324a 517015i bk14: 338a 517025i bk15: 338a 517130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0326445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40017, Miss = 1596, Miss_rate = 0.040, Pending_hits = 12, Reservation_fails = 224
L2_cache_bank[1]: Access = 40321, Miss = 1615, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[2]: Access = 40103, Miss = 1691, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 40598, Miss = 1664, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 39763, Miss = 1590, Miss_rate = 0.040, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40286, Miss = 1608, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 9
L2_cache_bank[6]: Access = 40205, Miss = 1573, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 40164, Miss = 1573, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 64381, Miss = 1645, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 40487, Miss = 1565, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 40933, Miss = 1690, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 40524, Miss = 1692, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 507782
L2_total_cache_misses = 19502
L2_total_cache_miss_rate = 0.0384
L2_total_cache_pending_hits = 84
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 234983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.266
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1585932
icnt_total_pkts_simt_to_mem=746339
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.8088
	minimum = 6
	maximum = 476
Network latency average = 27.8231
	minimum = 6
	maximum = 403
Slowest packet = 77132
Flit latency average = 22.154
	minimum = 6
	maximum = 402
Slowest flit = 192810
Fragmentation average = 0.0661522
	minimum = 0
	maximum = 286
Injected packet rate average = 0.10324
	minimum = 0.0886018 (at node 8)
	maximum = 0.168873 (at node 23)
Accepted packet rate average = 0.10324
	minimum = 0.0886018 (at node 8)
	maximum = 0.168873 (at node 23)
Injected flit rate average = 0.237289
	minimum = 0.129992 (at node 8)
	maximum = 0.416908 (at node 23)
Accepted flit rate average= 0.237289
	minimum = 0.158873 (at node 19)
	maximum = 0.310055 (at node 9)
Injected packet length average = 2.29843
Accepted packet length average = 2.29843
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5031 (5 samples)
	minimum = 6 (5 samples)
	maximum = 202.4 (5 samples)
Network latency average = 16.7888 (5 samples)
	minimum = 6 (5 samples)
	maximum = 172.6 (5 samples)
Flit latency average = 13.624 (5 samples)
	minimum = 6 (5 samples)
	maximum = 169.8 (5 samples)
Fragmentation average = 0.0256388 (5 samples)
	minimum = 0 (5 samples)
	maximum = 104.6 (5 samples)
Injected packet rate average = 0.0415376 (5 samples)
	minimum = 0.0304998 (5 samples)
	maximum = 0.0895055 (5 samples)
Accepted packet rate average = 0.0415376 (5 samples)
	minimum = 0.0304998 (5 samples)
	maximum = 0.0895055 (5 samples)
Injected flit rate average = 0.0963166 (5 samples)
	minimum = 0.0438105 (5 samples)
	maximum = 0.1956 (5 samples)
Accepted flit rate average = 0.0963166 (5 samples)
	minimum = 0.0573214 (5 samples)
	maximum = 0.170131 (5 samples)
Injected packet size average = 2.31878 (5 samples)
Accepted packet size average = 2.31878 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 6 sec (186 sec)
gpgpu_simulation_rate = 44025 (inst/sec)
gpgpu_simulation_rate = 2112 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,392941)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,392941)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,392941)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,392941)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,392941)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,392941)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,392941)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(35,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(23,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(71,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(20,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 393441  inst.: 8526264 (ipc=675.2) sim_rate=45352 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:44:34 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(47,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 395441  inst.: 8631429 (ipc=177.1) sim_rate=45668 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:44:35 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 397441  inst.: 8651177 (ipc=102.8) sim_rate=45532 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:44:36 2016
GPGPU-Sim uArch: cycles simulated: 398941  inst.: 8669263 (ipc=80.1) sim_rate=45388 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:44:37 2016
GPGPU-Sim uArch: cycles simulated: 400941  inst.: 8696731 (ipc=63.5) sim_rate=45295 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:44:38 2016
GPGPU-Sim uArch: cycles simulated: 402941  inst.: 8720877 (ipc=53.2) sim_rate=45185 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:44:39 2016
GPGPU-Sim uArch: cycles simulated: 404441  inst.: 8740890 (ipc=48.0) sim_rate=45056 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:44:40 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 406441  inst.: 8764337 (ipc=42.6) sim_rate=44945 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:44:41 2016
GPGPU-Sim uArch: cycles simulated: 408441  inst.: 8789465 (ipc=38.8) sim_rate=44844 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:44:42 2016
GPGPU-Sim uArch: cycles simulated: 409941  inst.: 8808063 (ipc=36.4) sim_rate=44710 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:44:43 2016
GPGPU-Sim uArch: cycles simulated: 411941  inst.: 8831091 (ipc=33.8) sim_rate=44601 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:44:44 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(18,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 413941  inst.: 8853609 (ipc=31.7) sim_rate=44490 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:44:45 2016
GPGPU-Sim uArch: cycles simulated: 415941  inst.: 8876850 (ipc=29.9) sim_rate=44384 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:44:46 2016
GPGPU-Sim uArch: cycles simulated: 417441  inst.: 8895997 (ipc=28.9) sim_rate=44258 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:44:47 2016
GPGPU-Sim uArch: cycles simulated: 419441  inst.: 8918627 (ipc=27.5) sim_rate=44151 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:44:48 2016
GPGPU-Sim uArch: cycles simulated: 421441  inst.: 8941993 (ipc=26.4) sim_rate=44049 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:44:49 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 422941  inst.: 8957386 (ipc=25.6) sim_rate=43908 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:44:50 2016
GPGPU-Sim uArch: cycles simulated: 424941  inst.: 8980779 (ipc=24.8) sim_rate=43808 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:44:51 2016
GPGPU-Sim uArch: cycles simulated: 426941  inst.: 9001679 (ipc=23.9) sim_rate=43697 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:44:52 2016
GPGPU-Sim uArch: cycles simulated: 428941  inst.: 9024081 (ipc=23.2) sim_rate=43594 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:44:53 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 430441  inst.: 9039892 (ipc=22.7) sim_rate=43461 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:44:54 2016
GPGPU-Sim uArch: cycles simulated: 432441  inst.: 9060930 (ipc=22.1) sim_rate=43353 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:44:55 2016
GPGPU-Sim uArch: cycles simulated: 434441  inst.: 9081968 (ipc=21.5) sim_rate=43247 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:44:56 2016
GPGPU-Sim uArch: cycles simulated: 435941  inst.: 9098931 (ipc=21.2) sim_rate=43122 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:44:57 2016
GPGPU-Sim uArch: cycles simulated: 437941  inst.: 9121357 (ipc=20.7) sim_rate=43025 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:44:58 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(8,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 439441  inst.: 9137861 (ipc=20.4) sim_rate=42900 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: cycles simulated: 440941  inst.: 9156446 (ipc=20.2) sim_rate=42787 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:45:00 2016
GPGPU-Sim uArch: cycles simulated: 442941  inst.: 9179678 (ipc=19.8) sim_rate=42696 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:45:01 2016
GPGPU-Sim uArch: cycles simulated: 444941  inst.: 9203708 (ipc=19.5) sim_rate=42609 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: cycles simulated: 446441  inst.: 9220579 (ipc=19.3) sim_rate=42491 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:45:03 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(38,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 448441  inst.: 9245335 (ipc=19.0) sim_rate=42409 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: cycles simulated: 449941  inst.: 9261631 (ipc=18.8) sim_rate=42290 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:45:05 2016
GPGPU-Sim uArch: cycles simulated: 451941  inst.: 9285143 (ipc=18.6) sim_rate=42205 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: cycles simulated: 453941  inst.: 9308827 (ipc=18.4) sim_rate=42121 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:45:07 2016
GPGPU-Sim uArch: cycles simulated: 455441  inst.: 9327615 (ipc=18.2) sim_rate=42016 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:45:08 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(37,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 457441  inst.: 9352849 (ipc=18.0) sim_rate=41941 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:45:09 2016
GPGPU-Sim uArch: cycles simulated: 459441  inst.: 9380087 (ipc=17.9) sim_rate=41875 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: cycles simulated: 460941  inst.: 9397913 (ipc=17.8) sim_rate=41768 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: cycles simulated: 462941  inst.: 9423038 (ipc=17.6) sim_rate=41694 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:45:12 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(10,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 464941  inst.: 9447578 (ipc=17.5) sim_rate=41619 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:45:13 2016
GPGPU-Sim uArch: cycles simulated: 466441  inst.: 9467530 (ipc=17.4) sim_rate=41524 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: cycles simulated: 468441  inst.: 9490287 (ipc=17.2) sim_rate=41442 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:45:15 2016
GPGPU-Sim uArch: cycles simulated: 469941  inst.: 9507813 (ipc=17.1) sim_rate=41338 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:45:16 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(58,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 471941  inst.: 9533797 (ipc=17.0) sim_rate=41271 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: cycles simulated: 473441  inst.: 9550768 (ipc=16.9) sim_rate=41167 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:45:18 2016
GPGPU-Sim uArch: cycles simulated: 475441  inst.: 9575707 (ipc=16.8) sim_rate=41097 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: cycles simulated: 476941  inst.: 9592404 (ipc=16.7) sim_rate=40993 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: cycles simulated: 478941  inst.: 9614160 (ipc=16.6) sim_rate=40911 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:45:21 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 480441  inst.: 9629925 (ipc=16.5) sim_rate=40804 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:45:22 2016
GPGPU-Sim uArch: cycles simulated: 482441  inst.: 9653040 (ipc=16.4) sim_rate=40730 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:45:23 2016
GPGPU-Sim uArch: cycles simulated: 484441  inst.: 9679749 (ipc=16.3) sim_rate=40671 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:45:24 2016
GPGPU-Sim uArch: cycles simulated: 485941  inst.: 9694887 (ipc=16.2) sim_rate=40564 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:45:25 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(78,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 487941  inst.: 9718240 (ipc=16.1) sim_rate=40492 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:45:26 2016
GPGPU-Sim uArch: cycles simulated: 489941  inst.: 9743284 (ipc=16.0) sim_rate=40428 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:45:27 2016
GPGPU-Sim uArch: cycles simulated: 491941  inst.: 9765702 (ipc=15.9) sim_rate=40354 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:45:28 2016
GPGPU-Sim uArch: cycles simulated: 493441  inst.: 9783011 (ipc=15.9) sim_rate=40259 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:45:29 2016
GPGPU-Sim uArch: cycles simulated: 495441  inst.: 9805852 (ipc=15.8) sim_rate=40187 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:45:30 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(13,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 497441  inst.: 9826892 (ipc=15.7) sim_rate=40109 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:45:31 2016
GPGPU-Sim uArch: cycles simulated: 499441  inst.: 9852321 (ipc=15.6) sim_rate=40050 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:45:32 2016
GPGPU-Sim uArch: cycles simulated: 501441  inst.: 9873036 (ipc=15.5) sim_rate=39971 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:45:33 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109190,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(109191,392941)
GPGPU-Sim uArch: cycles simulated: 503441  inst.: 9897996 (ipc=15.5) sim_rate=39911 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:45:34 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(38,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 505441  inst.: 9919915 (ipc=15.4) sim_rate=39839 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:45:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113178,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(113179,392941)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114021,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(114022,392941)
GPGPU-Sim uArch: cycles simulated: 507441  inst.: 9950384 (ipc=15.4) sim_rate=39801 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:45:36 2016
GPGPU-Sim uArch: cycles simulated: 509441  inst.: 9974766 (ipc=15.3) sim_rate=39740 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:45:37 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(37,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 511441  inst.: 10004886 (ipc=15.3) sim_rate=39701 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:45:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119586,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119587,392941)
GPGPU-Sim uArch: cycles simulated: 513441  inst.: 10030960 (ipc=15.3) sim_rate=39648 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:45:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121716,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121717,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (121847,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(121848,392941)
GPGPU-Sim uArch: cycles simulated: 515441  inst.: 10059391 (ipc=15.3) sim_rate=39603 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:45:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122645,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(122646,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (122800,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(122801,392941)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123237,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(123238,392941)
GPGPU-Sim uArch: cycles simulated: 516941  inst.: 10084152 (ipc=15.3) sim_rate=39545 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:45:41 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(38,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (125551,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(125552,392941)
GPGPU-Sim uArch: cycles simulated: 518941  inst.: 10112348 (ipc=15.3) sim_rate=39501 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:45:42 2016
GPGPU-Sim uArch: cycles simulated: 520441  inst.: 10135072 (ipc=15.3) sim_rate=39436 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:45:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (128778,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(128779,392941)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (129113,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(129114,392941)
GPGPU-Sim uArch: cycles simulated: 522441  inst.: 10163345 (ipc=15.2) sim_rate=39392 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:45:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131311,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131312,392941)
GPGPU-Sim uArch: cycles simulated: 524441  inst.: 10190299 (ipc=15.2) sim_rate=39344 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:45:45 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(93,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (131805,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(131806,392941)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132911,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(132912,392941)
GPGPU-Sim uArch: cycles simulated: 525941  inst.: 10212347 (ipc=15.2) sim_rate=39278 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:45:46 2016
GPGPU-Sim uArch: cycles simulated: 527941  inst.: 10241044 (ipc=15.2) sim_rate=39237 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:45:47 2016
GPGPU-Sim uArch: cycles simulated: 529941  inst.: 10266290 (ipc=15.2) sim_rate=39184 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:45:48 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(98,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 531941  inst.: 10292837 (ipc=15.1) sim_rate=39136 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:45:49 2016
GPGPU-Sim uArch: cycles simulated: 533941  inst.: 10317217 (ipc=15.1) sim_rate=39080 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:45:50 2016
GPGPU-Sim uArch: cycles simulated: 535941  inst.: 10340937 (ipc=15.1) sim_rate=39022 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:45:51 2016
GPGPU-Sim uArch: cycles simulated: 537941  inst.: 10365220 (ipc=15.0) sim_rate=38966 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:45:52 2016
GPGPU-Sim uArch: cycles simulated: 539441  inst.: 10382567 (ipc=15.0) sim_rate=38886 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:45:53 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(43,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 540941  inst.: 10398125 (ipc=14.9) sim_rate=38798 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:45:54 2016
GPGPU-Sim uArch: cycles simulated: 542941  inst.: 10426968 (ipc=14.9) sim_rate=38761 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: cycles simulated: 544941  inst.: 10448116 (ipc=14.9) sim_rate=38696 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153194,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153195,392941)
GPGPU-Sim uArch: cycles simulated: 546441  inst.: 10465166 (ipc=14.8) sim_rate=38616 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:45:57 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(59,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 547941  inst.: 10486708 (ipc=14.8) sim_rate=38554 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:45:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155536,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155537,392941)
GPGPU-Sim uArch: cycles simulated: 549941  inst.: 10511633 (ipc=14.8) sim_rate=38504 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:45:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158137,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(158138,392941)
GPGPU-Sim uArch: cycles simulated: 551941  inst.: 10542702 (ipc=14.8) sim_rate=38477 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (159363,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(159364,392941)
GPGPU-Sim uArch: cycles simulated: 553941  inst.: 10570541 (ipc=14.8) sim_rate=38438 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:46:01 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(64,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (162178,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(162179,392941)
GPGPU-Sim uArch: cycles simulated: 555941  inst.: 10599596 (ipc=14.8) sim_rate=38404 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (163485,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(163486,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (163700,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(163701,392941)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (164230,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(164231,392941)
GPGPU-Sim uArch: cycles simulated: 557941  inst.: 10627975 (ipc=14.8) sim_rate=38368 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (165988,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(165989,392941)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (166303,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(166304,392941)
GPGPU-Sim uArch: cycles simulated: 559441  inst.: 10657189 (ipc=14.8) sim_rate=38335 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (167562,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(167563,392941)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (167752,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(167753,392941)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(116,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 561441  inst.: 10685354 (ipc=14.8) sim_rate=38298 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (169364,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(169365,392941)
GPGPU-Sim uArch: cycles simulated: 563441  inst.: 10716405 (ipc=14.8) sim_rate=38272 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:46:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (171045,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(171046,392941)
GPGPU-Sim uArch: cycles simulated: 564941  inst.: 10735635 (ipc=14.8) sim_rate=38205 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: cycles simulated: 566941  inst.: 10763460 (ipc=14.8) sim_rate=38168 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:46:08 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(108,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 568941  inst.: 10784901 (ipc=14.8) sim_rate=38109 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: cycles simulated: 570941  inst.: 10806794 (ipc=14.7) sim_rate=38052 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:46:10 2016
GPGPU-Sim uArch: cycles simulated: 572941  inst.: 10829367 (ipc=14.7) sim_rate=37997 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:46:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (181765,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(181766,392941)
GPGPU-Sim uArch: cycles simulated: 574941  inst.: 10850350 (ipc=14.6) sim_rate=37938 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:46:12 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(119,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (183480,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(183481,392941)
GPGPU-Sim uArch: cycles simulated: 576941  inst.: 10879401 (ipc=14.6) sim_rate=37907 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:46:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (184343,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(184344,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (184582,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(184583,392941)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (185254,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(185255,392941)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185630,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(185631,392941)
GPGPU-Sim uArch: cycles simulated: 578941  inst.: 10911058 (ipc=14.6) sim_rate=37885 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:46:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (186585,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(186586,392941)
GPGPU-Sim uArch: cycles simulated: 580441  inst.: 10933251 (ipc=14.6) sim_rate=37831 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:46:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (187501,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(187502,392941)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (187928,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(187929,392941)
GPGPU-Sim uArch: cycles simulated: 581941  inst.: 10955111 (ipc=14.6) sim_rate=37776 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:46:16 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(108,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 583441  inst.: 10973611 (ipc=14.6) sim_rate=37710 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: cycles simulated: 585441  inst.: 10995830 (ipc=14.6) sim_rate=37656 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:46:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (193728,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(193729,392941)
GPGPU-Sim uArch: cycles simulated: 586941  inst.: 11013929 (ipc=14.6) sim_rate=37590 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (195685,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(195686,392941)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (195747,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(195748,392941)
GPGPU-Sim uArch: cycles simulated: 588941  inst.: 11040790 (ipc=14.6) sim_rate=37553 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:46:20 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(115,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (197326,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(197327,392941)
GPGPU-Sim uArch: cycles simulated: 590441  inst.: 11063176 (ipc=14.6) sim_rate=37502 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:46:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (198072,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(198073,392941)
GPGPU-Sim uArch: cycles simulated: 592441  inst.: 11090626 (ipc=14.5) sim_rate=37468 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: cycles simulated: 593941  inst.: 11108625 (ipc=14.5) sim_rate=37402 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:46:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (201331,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(201332,392941)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (202442,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(202443,392941)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (202831,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(202832,392941)
GPGPU-Sim uArch: cycles simulated: 595941  inst.: 11137027 (ipc=14.5) sim_rate=37372 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:46:24 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(121,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 597441  inst.: 11155483 (ipc=14.5) sim_rate=37309 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:46:25 2016
GPGPU-Sim uArch: cycles simulated: 599441  inst.: 11180665 (ipc=14.5) sim_rate=37268 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:46:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (206746,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(206747,392941)
GPGPU-Sim uArch: cycles simulated: 600941  inst.: 11200266 (ipc=14.5) sim_rate=37210 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:46:27 2016
GPGPU-Sim uArch: cycles simulated: 602941  inst.: 11225890 (ipc=14.5) sim_rate=37171 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:46:28 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(135,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 604941  inst.: 11255795 (ipc=14.5) sim_rate=37147 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (213531,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(213532,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (213568,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(213569,392941)
GPGPU-Sim uArch: cycles simulated: 606941  inst.: 11281565 (ipc=14.5) sim_rate=37110 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:46:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (214692,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(214693,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (215112,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(215113,392941)
GPGPU-Sim uArch: cycles simulated: 608441  inst.: 11305923 (ipc=14.5) sim_rate=37068 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: cycles simulated: 609941  inst.: 11326991 (ipc=14.5) sim_rate=37016 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:46:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (217482,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(217483,392941)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(139,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (218893,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(218894,392941)
GPGPU-Sim uArch: cycles simulated: 611941  inst.: 11356310 (ipc=14.5) sim_rate=36991 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:46:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (219066,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(219067,392941)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (219714,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(219715,392941)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (220159,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(220160,392941)
GPGPU-Sim uArch: cycles simulated: 613441  inst.: 11381901 (ipc=14.5) sim_rate=36954 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:46:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (221319,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(221320,392941)
GPGPU-Sim uArch: cycles simulated: 615441  inst.: 11412551 (ipc=14.5) sim_rate=36933 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:46:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (223113,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(223114,392941)
GPGPU-Sim uArch: cycles simulated: 616941  inst.: 11433824 (ipc=14.5) sim_rate=36883 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:46:36 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(139,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (225971,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(225972,392941)
GPGPU-Sim uArch: cycles simulated: 618941  inst.: 11457861 (ipc=14.5) sim_rate=36841 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: cycles simulated: 620941  inst.: 11482148 (ipc=14.4) sim_rate=36801 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:46:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (228042,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(228043,392941)
GPGPU-Sim uArch: cycles simulated: 622441  inst.: 11502486 (ipc=14.4) sim_rate=36749 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: cycles simulated: 624441  inst.: 11529282 (ipc=14.4) sim_rate=36717 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:46:40 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(89,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 626441  inst.: 11557013 (ipc=14.4) sim_rate=36688 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: cycles simulated: 628441  inst.: 11580412 (ipc=14.4) sim_rate=36646 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: cycles simulated: 630441  inst.: 11602770 (ipc=14.4) sim_rate=36601 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:46:43 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(130,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 632441  inst.: 11633041 (ipc=14.4) sim_rate=36581 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:46:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (239751,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(239752,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (240896,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(240897,392941)
GPGPU-Sim uArch: cycles simulated: 634441  inst.: 11662951 (ipc=14.4) sim_rate=36560 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (242460,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(242461,392941)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (242545,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(242546,392941)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (243223,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(243224,392941)
GPGPU-Sim uArch: cycles simulated: 636441  inst.: 11698888 (ipc=14.4) sim_rate=36559 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (243932,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(243933,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (244569,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(244570,392941)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (244651,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(244652,392941)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(150,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (244955,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(244956,392941)
GPGPU-Sim uArch: cycles simulated: 637941  inst.: 11728514 (ipc=14.4) sim_rate=36537 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:46:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (245400,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(245401,392941)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (246289,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(246290,392941)
GPGPU-Sim uArch: cycles simulated: 639441  inst.: 11754010 (ipc=14.5) sim_rate=36503 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (247659,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(247660,392941)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (248000,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(248001,392941)
GPGPU-Sim uArch: cycles simulated: 641441  inst.: 11785503 (ipc=14.5) sim_rate=36487 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:46:49 2016
GPGPU-Sim uArch: cycles simulated: 642941  inst.: 11804092 (ipc=14.5) sim_rate=36432 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:46:50 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(101,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 644941  inst.: 11828212 (ipc=14.4) sim_rate=36394 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (252553,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(252554,392941)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (253084,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(253085,392941)
GPGPU-Sim uArch: cycles simulated: 646941  inst.: 11854146 (ipc=14.4) sim_rate=36362 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:46:52 2016
GPGPU-Sim uArch: cycles simulated: 648941  inst.: 11879093 (ipc=14.4) sim_rate=36327 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:46:53 2016
GPGPU-Sim uArch: cycles simulated: 650441  inst.: 11896083 (ipc=14.4) sim_rate=36268 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (257839,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(257840,392941)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(154,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 652441  inst.: 11922538 (ipc=14.4) sim_rate=36238 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:46:55 2016
GPGPU-Sim uArch: cycles simulated: 654441  inst.: 11946427 (ipc=14.4) sim_rate=36201 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:46:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (262430,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(262431,392941)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (262549,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(262550,392941)
GPGPU-Sim uArch: cycles simulated: 656441  inst.: 11970548 (ipc=14.4) sim_rate=36164 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (265403,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(265404,392941)
GPGPU-Sim uArch: cycles simulated: 658441  inst.: 11997065 (ipc=14.3) sim_rate=36135 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:46:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (265985,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(265986,392941)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(118,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (266930,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(266931,392941)
GPGPU-Sim uArch: cycles simulated: 659941  inst.: 12022050 (ipc=14.4) sim_rate=36102 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (268184,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(268185,392941)
GPGPU-Sim uArch: cycles simulated: 661941  inst.: 12052100 (ipc=14.4) sim_rate=36084 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:47:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (269709,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(269710,392941)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (270482,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(270483,392941)
GPGPU-Sim uArch: cycles simulated: 663941  inst.: 12078826 (ipc=14.4) sim_rate=36056 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:47:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (271687,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(271688,392941)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (272011,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(272012,392941)
GPGPU-Sim uArch: cycles simulated: 665441  inst.: 12103030 (ipc=14.4) sim_rate=36020 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (272842,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(272843,392941)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(176,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (273377,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(273378,392941)
GPGPU-Sim uArch: cycles simulated: 667441  inst.: 12132792 (ipc=14.4) sim_rate=36002 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (275257,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(275258,392941)
GPGPU-Sim uArch: cycles simulated: 669441  inst.: 12158445 (ipc=14.4) sim_rate=35971 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (277946,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(277947,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (277982,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(277983,392941)
GPGPU-Sim uArch: cycles simulated: 671441  inst.: 12187844 (ipc=14.4) sim_rate=35952 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:47:05 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 673441  inst.: 12214934 (ipc=14.4) sim_rate=35926 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: cycles simulated: 675441  inst.: 12236942 (ipc=14.3) sim_rate=35885 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: cycles simulated: 677441  inst.: 12259804 (ipc=14.3) sim_rate=35847 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:47:08 2016
GPGPU-Sim uArch: cycles simulated: 679441  inst.: 12281220 (ipc=14.3) sim_rate=35805 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (287568,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(287569,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (287830,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(287831,392941)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(182,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 681441  inst.: 12306256 (ipc=14.3) sim_rate=35774 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (289982,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(289983,392941)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (290280,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(290281,392941)
GPGPU-Sim uArch: cycles simulated: 683441  inst.: 12341324 (ipc=14.3) sim_rate=35771 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:47:11 2016
GPGPU-Sim uArch: cycles simulated: 684941  inst.: 12360338 (ipc=14.3) sim_rate=35723 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (293453,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(293454,392941)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (293978,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(293979,392941)
GPGPU-Sim uArch: cycles simulated: 686941  inst.: 12389265 (ipc=14.3) sim_rate=35703 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:47:13 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(139,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (295086,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(295087,392941)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (295873,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(295874,392941)
GPGPU-Sim uArch: cycles simulated: 688941  inst.: 12418567 (ipc=14.3) sim_rate=35685 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: cycles simulated: 690441  inst.: 12439569 (ipc=14.3) sim_rate=35643 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:47:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (297984,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(297985,392941)
GPGPU-Sim uArch: cycles simulated: 692441  inst.: 12461957 (ipc=14.3) sim_rate=35605 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:47:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (300234,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(300235,392941)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (301166,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(301167,392941)
GPGPU-Sim uArch: cycles simulated: 694441  inst.: 12487672 (ipc=14.3) sim_rate=35577 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:47:17 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(187,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (302739,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(302740,392941)
GPGPU-Sim uArch: cycles simulated: 696441  inst.: 12512408 (ipc=14.2) sim_rate=35546 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (304217,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(304218,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (304677,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(304678,392941)
GPGPU-Sim uArch: cycles simulated: 697941  inst.: 12536905 (ipc=14.3) sim_rate=35515 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:47:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (305083,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(305084,392941)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (306269,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(306270,392941)
GPGPU-Sim uArch: cycles simulated: 699941  inst.: 12562773 (ipc=14.2) sim_rate=35488 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (308825,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(308826,392941)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(186,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 701941  inst.: 12586816 (ipc=14.2) sim_rate=35455 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (309711,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(309712,392941)
GPGPU-Sim uArch: cycles simulated: 703941  inst.: 12611153 (ipc=14.2) sim_rate=35424 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (311117,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(311118,392941)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (312443,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(312444,392941)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (312727,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(312728,392941)
GPGPU-Sim uArch: cycles simulated: 705941  inst.: 12637783 (ipc=14.2) sim_rate=35399 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (313993,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(313994,392941)
GPGPU-Sim uArch: cycles simulated: 707441  inst.: 12657146 (ipc=14.2) sim_rate=35355 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (314931,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(314932,392941)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (315738,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(315739,392941)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(146,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 709441  inst.: 12682174 (ipc=14.2) sim_rate=35326 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (316606,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(316607,392941)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (317227,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(317228,392941)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (317647,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(317648,392941)
GPGPU-Sim uArch: cycles simulated: 711441  inst.: 12709259 (ipc=14.2) sim_rate=35303 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (319939,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(319940,392941)
GPGPU-Sim uArch: cycles simulated: 713441  inst.: 12730693 (ipc=14.2) sim_rate=35265 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:47:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (321636,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(321637,392941)
GPGPU-Sim uArch: cycles simulated: 714941  inst.: 12746351 (ipc=14.2) sim_rate=35210 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:47:28 2016
GPGPU-Sim uArch: cycles simulated: 716941  inst.: 12765672 (ipc=14.1) sim_rate=35167 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:47:29 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(194,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (325480,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(325481,392941)
GPGPU-Sim uArch: cycles simulated: 718441  inst.: 12780587 (ipc=14.1) sim_rate=35111 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:47:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (326333,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(326334,392941)
GPGPU-Sim uArch: cycles simulated: 720441  inst.: 12804604 (ipc=14.1) sim_rate=35081 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:47:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (327984,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(327985,392941)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (328920,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(328921,392941)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (329023,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(329024,392941)
GPGPU-Sim uArch: cycles simulated: 722441  inst.: 12831968 (ipc=14.1) sim_rate=35060 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:47:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (330262,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(330263,392941)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (331243,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(331244,392941)
GPGPU-Sim uArch: cycles simulated: 724441  inst.: 12857290 (ipc=14.1) sim_rate=35033 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:47:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (331853,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(331854,392941)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(186,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 726441  inst.: 12888003 (ipc=14.1) sim_rate=35021 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:47:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (333527,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(333528,392941)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (334189,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(334190,392941)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (334576,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(334577,392941)
GPGPU-Sim uArch: cycles simulated: 727941  inst.: 12907813 (ipc=14.1) sim_rate=34980 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:47:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (335596,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(335597,392941)
GPGPU-Sim uArch: cycles simulated: 729941  inst.: 12936285 (ipc=14.1) sim_rate=34962 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:47:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (337166,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(337167,392941)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (337479,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(337480,392941)
GPGPU-Sim uArch: cycles simulated: 731941  inst.: 12962219 (ipc=14.1) sim_rate=34938 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:47:37 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(215,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (339911,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(339912,392941)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (340277,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(340278,392941)
GPGPU-Sim uArch: cycles simulated: 733441  inst.: 12980737 (ipc=14.1) sim_rate=34894 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:47:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (342197,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(342198,392941)
GPGPU-Sim uArch: cycles simulated: 735441  inst.: 13005571 (ipc=14.1) sim_rate=34867 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:47:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (343885,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(343886,392941)
GPGPU-Sim uArch: cycles simulated: 736941  inst.: 13027823 (ipc=14.1) sim_rate=34833 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:47:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (344651,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(344652,392941)
GPGPU-Sim uArch: cycles simulated: 738941  inst.: 13055441 (ipc=14.1) sim_rate=34814 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:47:41 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(168,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (347003,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(347004,392941)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (347715,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(347716,392941)
GPGPU-Sim uArch: cycles simulated: 740941  inst.: 13079345 (ipc=14.1) sim_rate=34785 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:47:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (348044,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(348045,392941)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (348535,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(348536,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (349989,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(349990,392941)
GPGPU-Sim uArch: cycles simulated: 742941  inst.: 13110298 (ipc=14.1) sim_rate=34775 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:47:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (350081,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(350082,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (350729,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(350730,392941)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (351279,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(351280,392941)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (351359,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(351360,392941)
GPGPU-Sim uArch: cycles simulated: 744441  inst.: 13135056 (ipc=14.1) sim_rate=34748 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:47:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (351851,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(351852,392941)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(214,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 746441  inst.: 13166065 (ipc=14.1) sim_rate=34738 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:47:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (354407,392941), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(354408,392941)
GPGPU-Sim uArch: cycles simulated: 747941  inst.: 13183755 (ipc=14.1) sim_rate=34694 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:47:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (355972,392941), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(355973,392941)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (356206,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(356207,392941)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (356256,392941), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(356257,392941)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (356461,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(356462,392941)
GPGPU-Sim uArch: cycles simulated: 749941  inst.: 13211922 (ipc=14.1) sim_rate=34676 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:47:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (358490,392941), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(358491,392941)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (358993,392941), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(358994,392941)
GPGPU-Sim uArch: cycles simulated: 751941  inst.: 13238951 (ipc=14.1) sim_rate=34656 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:47:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (359421,392941), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(359422,392941)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(218,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 753941  inst.: 13264996 (ipc=14.1) sim_rate=34634 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:47:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (361792,392941), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(361793,392941)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (361946,392941), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(361947,392941)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (361972,392941), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(361973,392941)
GPGPU-Sim uArch: cycles simulated: 755441  inst.: 13288475 (ipc=14.1) sim_rate=34605 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:47:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (363295,392941), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(363296,392941)
GPGPU-Sim uArch: cycles simulated: 757441  inst.: 13315196 (ipc=14.1) sim_rate=34584 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:47:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (365608,392941), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(365609,392941)
GPGPU-Sim uArch: cycles simulated: 758941  inst.: 13332319 (ipc=14.1) sim_rate=34539 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:47:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (366073,392941), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(366074,392941)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (366275,392941), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(366276,392941)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(222,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (367398,392941), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(367399,392941)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (367538,392941), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(367539,392941)
GPGPU-Sim uArch: cycles simulated: 760941  inst.: 13361555 (ipc=14.1) sim_rate=34525 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:47:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (368649,392941), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 762941  inst.: 13386482 (ipc=14.0) sim_rate=34501 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:47:54 2016
GPGPU-Sim uArch: cycles simulated: 764441  inst.: 13400546 (ipc=14.0) sim_rate=34448 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:47:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (371600,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (371902,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (373348,392941), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 766441  inst.: 13422093 (ipc=14.0) sim_rate=34415 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:47:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (373674,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (374009,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (374557,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (374678,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (374824,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (374959,392941), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(181,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 768441  inst.: 13450374 (ipc=14.0) sim_rate=34399 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:47:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (376526,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (376760,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (377358,392941), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 770941  inst.: 13483804 (ipc=14.0) sim_rate=34397 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:47:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (378010,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (378136,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (378296,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (379230,392941), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 772941  inst.: 13509142 (ipc=14.0) sim_rate=34374 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:47:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (380274,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (380545,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (381262,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (381943,392941), 4 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(223,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 775441  inst.: 13539521 (ipc=14.0) sim_rate=34364 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:48:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (382816,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (382831,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (383128,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (383261,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (384064,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (384291,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (384325,392941), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 777441  inst.: 13559929 (ipc=14.0) sim_rate=34328 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:48:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (384511,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (384524,392941), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (384997,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (385459,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (385739,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (385888,392941), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 779941  inst.: 13583306 (ipc=13.9) sim_rate=34301 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:48:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (387004,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (387117,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (387474,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (387560,392941), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (387825,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (387906,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (387977,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (388004,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (388481,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (388650,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (388746,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (388788,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (388881,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (389270,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (389365,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (389413,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (389713,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (389787,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (389824,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (389842,392941), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 782941  inst.: 13609742 (ipc=13.9) sim_rate=34281 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:48:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390060,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (390100,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (390156,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (390238,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (390465,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (390507,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (390515,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (390709,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (390898,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (391041,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (391429,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (391520,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (391603,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (391764,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (391808,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (391984,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (392046,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (392054,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (392386,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (392440,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (392465,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (392548,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (392562,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (392595,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (392879,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (392935,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (393138,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (393277,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (393348,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (393904,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (394249,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (394802,392941), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (395244,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 788941  inst.: 13626825 (ipc=13.7) sim_rate=34238 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:48:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (396498,392941), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (397880,392941), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (397966,392941), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 397967
gpu_sim_insn = 5439287
gpu_ipc =      13.6677
gpu_tot_sim_cycle = 790908
gpu_tot_sim_insn = 13627966
gpu_tot_ipc =      17.2308
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 961048
gpu_stall_icnt2sh    = 4383614
gpu_total_sim_rate=34241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789139
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 78598, Miss = 70396, Miss_rate = 0.896, Pending_hits = 4655, Reservation_fails = 646137
	L1D_cache_core[1]: Access = 77663, Miss = 69418, Miss_rate = 0.894, Pending_hits = 4589, Reservation_fails = 643195
	L1D_cache_core[2]: Access = 78283, Miss = 70298, Miss_rate = 0.898, Pending_hits = 4547, Reservation_fails = 647669
	L1D_cache_core[3]: Access = 78829, Miss = 70656, Miss_rate = 0.896, Pending_hits = 4548, Reservation_fails = 648165
	L1D_cache_core[4]: Access = 76593, Miss = 68563, Miss_rate = 0.895, Pending_hits = 4516, Reservation_fails = 635131
	L1D_cache_core[5]: Access = 78492, Miss = 70233, Miss_rate = 0.895, Pending_hits = 4636, Reservation_fails = 647786
	L1D_cache_core[6]: Access = 78738, Miss = 70637, Miss_rate = 0.897, Pending_hits = 4541, Reservation_fails = 644867
	L1D_cache_core[7]: Access = 79114, Miss = 71048, Miss_rate = 0.898, Pending_hits = 4520, Reservation_fails = 653890
	L1D_cache_core[8]: Access = 75296, Miss = 67484, Miss_rate = 0.896, Pending_hits = 4350, Reservation_fails = 636328
	L1D_cache_core[9]: Access = 80148, Miss = 71738, Miss_rate = 0.895, Pending_hits = 4657, Reservation_fails = 655829
	L1D_cache_core[10]: Access = 76931, Miss = 68841, Miss_rate = 0.895, Pending_hits = 4497, Reservation_fails = 650260
	L1D_cache_core[11]: Access = 76527, Miss = 68514, Miss_rate = 0.895, Pending_hits = 4554, Reservation_fails = 633613
	L1D_cache_core[12]: Access = 75680, Miss = 67925, Miss_rate = 0.898, Pending_hits = 4433, Reservation_fails = 635728
	L1D_cache_core[13]: Access = 77391, Miss = 69388, Miss_rate = 0.897, Pending_hits = 4588, Reservation_fails = 640658
	L1D_cache_core[14]: Access = 77131, Miss = 69006, Miss_rate = 0.895, Pending_hits = 4640, Reservation_fails = 630859
	L1D_total_cache_accesses = 1165414
	L1D_total_cache_misses = 1044145
	L1D_total_cache_miss_rate = 0.8959
	L1D_total_cache_pending_hits = 68271
	L1D_total_cache_reservation_fails = 9650115
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117287
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 635455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6853802
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116807
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2796313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2036, 2035, 2427, 2060, 2150, 2002, 2365, 2030, 2111, 2295, 2312, 2173, 2326, 2337, 2295, 2249, 1956, 1954, 2397, 2059, 2607, 1659, 1944, 2067, 2199, 2119, 2059, 2091, 1810, 1933, 1811, 2368, 2217, 1749, 2068, 1704, 2236, 2401, 2579, 1627, 2141, 1997, 1840, 1895, 1975, 1935, 1827, 1934, 
gpgpu_n_tot_thrd_icount = 46774912
gpgpu_n_tot_w_icount = 1461716
gpgpu_n_stall_shd_mem = 10457180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 635455
gpgpu_n_mem_write_global = 410524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1829677
gpgpu_n_store_insn = 669049
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1336813
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10454023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17728301	W0_Idle:1104969	W0_Scoreboard:2478668	W1:353676	W2:163561	W3:107096	W4:76975	W5:58832	W6:53105	W7:47283	W8:43974	W9:39789	W10:36671	W11:34329	W12:30786	W13:27813	W14:23322	W15:20003	W16:16818	W17:14556	W18:13702	W19:13365	W20:11858	W21:12392	W22:12741	W23:13766	W24:13304	W25:11985	W26:10023	W27:7732	W28:4616	W29:2254	W30:946	W31:123	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5083640 {8:635455,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16441248 {40:410260,72:79,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86421880 {136:635455,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3284192 {8:410524,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 480 
maxdqlatency = 0 
maxmflatency = 1118 
averagemflatency = 275 
max_icnt2mem_latency = 671 
max_icnt2sh_latency = 790325 
mrq_lat_table:36414 	4153 	874 	2952 	4678 	501 	171 	59 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	489982 	539081 	16929 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	206897 	204609 	230534 	217295 	152933 	33665 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57726 	294048 	265411 	18241 	44 	0 	0 	2 	9 	38 	904 	7260 	14450 	37415 	90979 	165447 	94020 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	376 	1206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        29        21        16        32        32        32        32        32        57        27        31        35        34        30        34 
dram[1]:        34        31        24        24        35        27        30        35        28        28        27        25        34        34        41        39 
dram[2]:        26        20        35        41        22        31        32        32        46        28        22        22        33        32        39        33 
dram[3]:        24        22        50        36        34        37        25        28        26        30        20        26        34        32        33        35 
dram[4]:        32        31        35        32        29        27        32        32        33        32        23        26        37        36        34        33 
dram[5]:        29        21        28        37        20        22        32        30        20        20        25        32        32        32        32        32 
maximum service time to same row:
dram[0]:     60107     66875     64514     55473     60707     50469     51060     56064     77921     75432     67425    106415    106231    108963     86556     98616 
dram[1]:     68631     65103     53840     81281    129419    128423     51817     41946     69643     74232     95552     75141     72917     99402     79723     90555 
dram[2]:     52447     48019     75520     58385     78026     75676     48800     57375     80920     86221     61710     93234     78806     78866    131823    105529 
dram[3]:     59569     67018    107967     69058     48300     57122     71275     41072     46458     62444     60185     67449     96015    128210     72959     78534 
dram[4]:     66789     97885     75407     82330     82325     75067     47319     96847     52090     58944     38669     80165    119187    103747     84841     97855 
dram[5]:     73314     73091    120955     73350    135329     36019     45200     76427     74534     69868     81219     52806    102047     93943    142082    140413 
average row accesses per activate:
dram[0]:  3.723684  3.782609  3.148148  3.025773  4.322314  3.828571  3.581818  3.819277  5.556604  4.807693  3.391608  3.595238  6.470588  5.982759  9.823529  6.592593 
dram[1]:  4.407143  4.932773  3.735294  3.306452  3.653061  2.917127  3.443850  3.571429  3.642045  4.272727  4.190083  3.263158  4.847222  5.949152  7.000000  6.903846 
dram[2]:  3.472727  3.435294  4.413534  4.020689  3.666667  3.673469  4.455224  4.321918  3.856250  3.194737  3.261438  3.230769  7.080000  6.315790  7.234043  8.190476 
dram[3]:  3.600000  3.105528  4.139860  3.754839  4.081301  4.407692  4.000000  3.993464  3.522989  3.801205  3.207317  2.836158  5.106061  5.375000  5.225352  6.210526 
dram[4]:  4.194030  4.278195  3.703704  3.704698  3.821429  4.028369  3.901961  3.731544  4.065790  4.153846  3.482759  3.956522  5.029412  5.074627  8.600000 10.062500 
dram[5]:  3.625767  3.240437  3.300578  3.293478  3.351852  3.366460  4.639706  4.006410  3.362694  3.260000  3.567376  3.196319  6.016394  5.250000  6.877551  7.533333 
average row locality = 49810/12504 = 3.983525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       427       431       430       410       408       473       489       455       469       403       389       321       335       334       354 
dram[1]:       428       417       440       437       419       416       502       510       489       468       418       400       341       342       360       358 
dram[2]:       419       419       431       423       410       418       462       484       474       476       413       419       346       350       338       342 
dram[3]:       418       431       425       427       385       429       485       469       478       486       433       414       321       332       370       354 
dram[4]:       408       408       428       412       409       429       471       433       482       488       416       384       326       326       343       321 
dram[5]:       425       428       428       435       419       421       472       484       493       492       417       421       343       340       335       338 
total reads: 39739
bank skew: 510/321 = 1.59
chip skew: 6745/6484 = 1.04
number of total write accesses:
dram[0]:       156       182       164       157       113       128       118       145       134       156        82        64         9        12         0         2 
dram[1]:       189       170       195       178       118       112       142       140       152       143        89        96         8         9         4         1 
dram[2]:       154       165       156       160       129       122       135       147       143       131        86        85         8        10         2         2 
dram[3]:       158       187       167       155       117       144       143       142       135       145        93        88        16        12         1         0 
dram[4]:       154       161       172       140       126       139       126       123       136       160        89        71        16        14         1         1 
dram[5]:       166       165       143       171       124       121       159       141       156       160        86       100        24        17         2         1 
total reads: 10071
min_bank_accesses = 0!
chip skew: 1746/1622 = 1.08
average mf latency per bank:
dram[0]:       2623      2462      2788      2828      3237      3071      3016      2709      2717      2598      6168      6788     13503     13055     18953     18001
dram[1]:       2364      2500      2631      2743      3209      3262      2810      2769      2614      2680      5883      6290     12816     13001     17596     18096
dram[2]:       2566      2532      2767      2800      3159      3201      2920      2800      2653      2797      5880      6299     12389     13167     18076     18760
dram[3]:       2523      2317      2714      2800      3221      2852      2763      2759      2647      2555      5612      5996     12995     12910     16768     17878
dram[4]:       3565      2621      3724      2986      4467      3025      4162      3060      3732      2504     37672      6920     18472     13629     25814     19669
dram[5]:       2479      2519      2769      2708      2969      3091      2639      2759      2498      2537      6093      5905     11966     13026     18386     18854
maximum mf latency per bank:
dram[0]:        838       711       748       687       650       674       801       801       688       734       700       735       753       755       648       699
dram[1]:        717       712       699       693       672       670       668       661       659       716       708       664       683       653       616       657
dram[2]:        654       680       653       650       680       701       776       700       696       679       705       656       749       645       658       650
dram[3]:        681       699       626       644       652       659       766       667       755       741       728       693       732       692       744       652
dram[4]:        832       728       937       718       727       673       813       754       990      1118       942       688       806       727       827       676
dram[5]:        667       661       709       698       746       688       671       787       653       725       742       715       664       627       667       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1024656 n_act=1990 n_pre=1974 n_req=8160 n_rd=13076 n_write=2299 bw_util=0.02945
n_activity=134887 dram_eff=0.228
bk0: 820a 1036937i bk1: 854a 1036131i bk2: 862a 1035725i bk3: 860a 1035291i bk4: 820a 1037589i bk5: 816a 1036487i bk6: 946a 1035833i bk7: 978a 1035147i bk8: 910a 1037220i bk9: 938a 1036202i bk10: 806a 1037229i bk11: 778a 1037782i bk12: 642a 1040458i bk13: 670a 1040228i bk14: 668a 1041358i bk15: 708a 1041049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0427607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1023748 n_act=2139 n_pre=2123 n_req=8491 n_rd=13490 n_write=2495 bw_util=0.03062
n_activity=143392 dram_eff=0.223
bk0: 856a 1036348i bk1: 834a 1037103i bk2: 880a 1035493i bk3: 874a 1035153i bk4: 838a 1036858i bk5: 832a 1036187i bk6: 1004a 1034898i bk7: 1020a 1034856i bk8: 978a 1035125i bk9: 936a 1036096i bk10: 836a 1037790i bk11: 800a 1037013i bk12: 682a 1040120i bk13: 684a 1040423i bk14: 720a 1040860i bk15: 716a 1041004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0359695
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1024375 n_act=2042 n_pre=2026 n_req=8259 n_rd=13248 n_write=2304 bw_util=0.02979
n_activity=136091 dram_eff=0.2286
bk0: 838a 1036347i bk1: 838a 1036115i bk2: 862a 1036745i bk3: 846a 1036505i bk4: 820a 1036941i bk5: 836a 1036670i bk6: 924a 1036386i bk7: 968a 1035663i bk8: 948a 1035884i bk9: 952a 1035098i bk10: 826a 1036795i bk11: 838a 1036836i bk12: 692a 1040502i bk13: 700a 1040360i bk14: 676a 1041118i bk15: 684a 1041362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0422904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1023957 n_act=2159 n_pre=2143 n_req=8360 n_rd=13314 n_write=2422 bw_util=0.03015
n_activity=142459 dram_eff=0.2209
bk0: 836a 1036516i bk1: 862a 1034991i bk2: 850a 1036242i bk3: 854a 1036121i bk4: 770a 1037653i bk5: 858a 1036716i bk6: 970a 1035857i bk7: 938a 1035833i bk8: 956a 1035324i bk9: 972a 1035628i bk10: 866a 1036500i bk11: 828a 1036194i bk12: 642a 1040189i bk13: 664a 1040220i bk14: 740a 1040247i bk15: 708a 1041010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0353996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1024856 n_act=1936 n_pre=1920 n_req=8113 n_rd=12968 n_write=2315 bw_util=0.02928
n_activity=134891 dram_eff=0.2266
bk0: 816a 1037148i bk1: 816a 1037198i bk2: 856a 1035953i bk3: 824a 1036824i bk4: 818a 1036610i bk5: 858a 1036074i bk6: 942a 1036036i bk7: 866a 1036080i bk8: 964a 1035726i bk9: 976a 1034867i bk10: 832a 1037072i bk11: 768a 1037448i bk12: 652a 1039910i bk13: 652a 1039863i bk14: 686a 1041042i bk15: 642a 1041584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0474447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043995 n_nop=1023672 n_act=2238 n_pre=2222 n_req=8427 n_rd=13382 n_write=2481 bw_util=0.03039
n_activity=142982 dram_eff=0.2219
bk0: 850a 1036188i bk1: 856a 1035467i bk2: 856a 1036063i bk3: 870a 1035204i bk4: 838a 1036218i bk5: 842a 1036354i bk6: 944a 1035674i bk7: 968a 1035381i bk8: 986a 1034754i bk9: 984a 1034355i bk10: 834a 1036901i bk11: 842a 1036591i bk12: 686a 1040076i bk13: 680a 1039971i bk14: 670a 1040923i bk15: 676a 1041340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0381611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83605, Miss = 3237, Miss_rate = 0.039, Pending_hits = 13, Reservation_fails = 249
L2_cache_bank[1]: Access = 84099, Miss = 3301, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 207
L2_cache_bank[2]: Access = 83343, Miss = 3397, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 84287, Miss = 3348, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 82937, Miss = 3293, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 84408, Miss = 3331, Miss_rate = 0.039, Pending_hits = 7, Reservation_fails = 200
L2_cache_bank[6]: Access = 83542, Miss = 3315, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 83633, Miss = 3342, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[8]: Access = 123072, Miss = 3283, Miss_rate = 0.027, Pending_hits = 8, Reservation_fails = 88
L2_cache_bank[9]: Access = 84745, Miss = 3201, Miss_rate = 0.038, Pending_hits = 13, Reservation_fails = 173
L2_cache_bank[10]: Access = 83861, Miss = 3332, Miss_rate = 0.040, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[11]: Access = 84522, Miss = 3359, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1046054
L2_total_cache_misses = 39739
L2_total_cache_miss_rate = 0.0380
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 1030
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 692
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 404696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3588144
icnt_total_pkts_simt_to_mem=1457212
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.7667
	minimum = 6
	maximum = 393
Network latency average = 23.6639
	minimum = 6
	maximum = 383
Slowest packet = 1050887
Flit latency average = 18.9714
	minimum = 6
	maximum = 381
Slowest flit = 4580611
Fragmentation average = 0.0451538
	minimum = 0
	maximum = 355
Injected packet rate average = 0.100189
	minimum = 0.0886556 (at node 14)
	maximum = 0.147477 (at node 23)
Accepted packet rate average = 0.100189
	minimum = 0.0886556 (at node 14)
	maximum = 0.147477 (at node 23)
Injected flit rate average = 0.252495
	minimum = 0.117341 (at node 14)
	maximum = 0.44712 (at node 23)
Accepted flit rate average= 0.252495
	minimum = 0.140414 (at node 22)
	maximum = 0.347187 (at node 6)
Injected packet length average = 2.52018
Accepted packet length average = 2.52018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3803 (6 samples)
	minimum = 6 (6 samples)
	maximum = 234.167 (6 samples)
Network latency average = 17.9346 (6 samples)
	minimum = 6 (6 samples)
	maximum = 207.667 (6 samples)
Flit latency average = 14.5152 (6 samples)
	minimum = 6 (6 samples)
	maximum = 205 (6 samples)
Fragmentation average = 0.0288913 (6 samples)
	minimum = 0 (6 samples)
	maximum = 146.333 (6 samples)
Injected packet rate average = 0.0513129 (6 samples)
	minimum = 0.0401924 (6 samples)
	maximum = 0.0991674 (6 samples)
Accepted packet rate average = 0.0513129 (6 samples)
	minimum = 0.0401924 (6 samples)
	maximum = 0.0991674 (6 samples)
Injected flit rate average = 0.122346 (6 samples)
	minimum = 0.0560657 (6 samples)
	maximum = 0.23752 (6 samples)
Accepted flit rate average = 0.122346 (6 samples)
	minimum = 0.0711701 (6 samples)
	maximum = 0.199641 (6 samples)
Injected packet size average = 2.38432 (6 samples)
Accepted packet size average = 2.38432 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 38 sec (398 sec)
gpgpu_simulation_rate = 34241 (inst/sec)
gpgpu_simulation_rate = 1987 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,790908)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,790908)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,790908)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,790908)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,790908)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,790908)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,790908)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(10,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(12,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(84,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(37,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 791408  inst.: 13933072 (ipc=610.2) sim_rate=34919 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:48:05 2016
GPGPU-Sim uArch: cycles simulated: 792908  inst.: 13959576 (ipc=165.8) sim_rate=34898 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:48:06 2016
GPGPU-Sim uArch: cycles simulated: 794908  inst.: 13975987 (ipc=87.0) sim_rate=34852 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:48:07 2016
GPGPU-Sim uArch: cycles simulated: 796408  inst.: 13988956 (ipc=65.6) sim_rate=34798 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:48:08 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(35,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 798408  inst.: 14007121 (ipc=50.6) sim_rate=34757 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:48:09 2016
GPGPU-Sim uArch: cycles simulated: 799908  inst.: 14021098 (ipc=43.7) sim_rate=34705 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:48:10 2016
GPGPU-Sim uArch: cycles simulated: 801908  inst.: 14043178 (ipc=37.7) sim_rate=34674 (inst/sec) elapsed = 0:0:06:45 / Sun Feb 28 21:48:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12153,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12154,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12198,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12199,790908)
GPGPU-Sim uArch: cycles simulated: 803408  inst.: 14061859 (ipc=34.7) sim_rate=34635 (inst/sec) elapsed = 0:0:06:46 / Sun Feb 28 21:48:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13202,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13203,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13221,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13222,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13456,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13457,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13633,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13634,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14297,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14298,790908)
GPGPU-Sim uArch: cycles simulated: 805408  inst.: 14091482 (ipc=32.0) sim_rate=34622 (inst/sec) elapsed = 0:0:06:47 / Sun Feb 28 21:48:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14549,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14550,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14680,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14681,790908)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(16,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15287,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15288,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15289,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15290,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15329,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15330,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15641,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15642,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15709,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15710,790908)
GPGPU-Sim uArch: cycles simulated: 806908  inst.: 14119664 (ipc=30.7) sim_rate=34607 (inst/sec) elapsed = 0:0:06:48 / Sun Feb 28 21:48:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16094,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16095,790908)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16288,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16289,790908)
GPGPU-Sim uArch: cycles simulated: 808908  inst.: 14146566 (ipc=28.8) sim_rate=34588 (inst/sec) elapsed = 0:0:06:49 / Sun Feb 28 21:48:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18317,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18318,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18798,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18799,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19416,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19417,790908)
GPGPU-Sim uArch: cycles simulated: 810408  inst.: 14167741 (ipc=27.7) sim_rate=34555 (inst/sec) elapsed = 0:0:06:50 / Sun Feb 28 21:48:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20618,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20619,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20669,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20670,790908)
GPGPU-Sim uArch: cycles simulated: 812408  inst.: 14192701 (ipc=26.3) sim_rate=34532 (inst/sec) elapsed = 0:0:06:51 / Sun Feb 28 21:48:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21839,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21840,790908)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(111,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21997,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21998,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22231,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22232,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22730,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22731,790908)
GPGPU-Sim uArch: cycles simulated: 814408  inst.: 14223334 (ipc=25.3) sim_rate=34522 (inst/sec) elapsed = 0:0:06:52 / Sun Feb 28 21:48:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24172,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24173,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24237,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24238,790908)
GPGPU-Sim uArch: cycles simulated: 816408  inst.: 14250642 (ipc=24.4) sim_rate=34505 (inst/sec) elapsed = 0:0:06:53 / Sun Feb 28 21:48:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25716,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25717,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26458,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26459,790908)
GPGPU-Sim uArch: cycles simulated: 817908  inst.: 14276526 (ipc=24.0) sim_rate=34484 (inst/sec) elapsed = 0:0:06:54 / Sun Feb 28 21:48:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27258,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27259,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28084,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28085,790908)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(61,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28420,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28421,790908)
GPGPU-Sim uArch: cycles simulated: 819908  inst.: 14310863 (ipc=23.5) sim_rate=34484 (inst/sec) elapsed = 0:0:06:55 / Sun Feb 28 21:48:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30008,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30009,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30222,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(30223,790908)
GPGPU-Sim uArch: cycles simulated: 821908  inst.: 14341073 (ipc=23.0) sim_rate=34473 (inst/sec) elapsed = 0:0:06:56 / Sun Feb 28 21:48:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31048,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(31049,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31430,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31431,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31433,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31434,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31518,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31519,790908)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31907,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31908,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31962,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31963,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32018,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32019,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32354,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32355,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32865,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32866,790908)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(131,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32998,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32999,790908)
GPGPU-Sim uArch: cycles simulated: 823908  inst.: 14390851 (ipc=23.1) sim_rate=34510 (inst/sec) elapsed = 0:0:06:57 / Sun Feb 28 21:48:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33257,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33258,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33726,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33727,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33772,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33773,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33929,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33930,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33964,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33965,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34140,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34141,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34401,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(34402,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34576,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34577,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34678,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34679,790908)
GPGPU-Sim uArch: cycles simulated: 825908  inst.: 14447308 (ipc=23.4) sim_rate=34562 (inst/sec) elapsed = 0:0:06:58 / Sun Feb 28 21:48:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35253,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35254,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36106,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36107,790908)
GPGPU-Sim uArch: cycles simulated: 827408  inst.: 14476753 (ipc=23.3) sim_rate=34550 (inst/sec) elapsed = 0:0:06:59 / Sun Feb 28 21:48:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36507,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36508,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36569,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36570,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36729,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(36730,790908)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(83,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36965,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36966,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37118,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37119,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37326,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37327,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37774,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37775,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37894,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37895,790908)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37927,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37928,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38411,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38412,790908)
GPGPU-Sim uArch: cycles simulated: 829408  inst.: 14531916 (ipc=23.5) sim_rate=34599 (inst/sec) elapsed = 0:0:07:00 / Sun Feb 28 21:48:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38583,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38584,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38702,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38703,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39028,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39029,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39032,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39033,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39064,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39065,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39178,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39179,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39258,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39259,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39306,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39307,790908)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39544,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39545,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39646,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39647,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39684,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39685,790908)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(165,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39756,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39757,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39840,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39841,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39928,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39929,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39938,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39939,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39942,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39943,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39944,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39945,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40345,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40346,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40412,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(40413,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40458,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40459,790908)
GPGPU-Sim uArch: cycles simulated: 831408  inst.: 14618617 (ipc=24.5) sim_rate=34723 (inst/sec) elapsed = 0:0:07:01 / Sun Feb 28 21:48:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40574,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40575,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40579,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40580,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40615,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40616,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40638,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40639,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40833,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(40834,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40882,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40883,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40889,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40890,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41190,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41191,790908)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41511,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(41512,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41575,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41576,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41731,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41732,790908)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(173,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41892,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(41893,790908)
GPGPU-Sim uArch: cycles simulated: 832908  inst.: 14679353 (ipc=25.0) sim_rate=34785 (inst/sec) elapsed = 0:0:07:02 / Sun Feb 28 21:48:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42089,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42090,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42183,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(42184,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42188,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42189,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42193,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42194,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42314,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42315,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42422,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(42423,790908)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42501,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(42502,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42515,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(42516,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42595,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42596,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42649,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42650,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42700,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(42701,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42853,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42854,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42899,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42900,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43260,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(43261,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43376,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43377,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43416,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43417,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43503,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43504,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43518,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43519,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43521,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43522,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43522,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43523,790908)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(193,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43773,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(43774,790908)
GPGPU-Sim uArch: cycles simulated: 834908  inst.: 14777944 (ipc=26.1) sim_rate=34936 (inst/sec) elapsed = 0:0:07:03 / Sun Feb 28 21:48:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44158,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44159,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (44190,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(44191,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44337,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44338,790908)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44452,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(44453,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44514,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44515,790908)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44536,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44537,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44552,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44553,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44572,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44573,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44617,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44618,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44642,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(44643,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44665,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44666,790908)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44702,790908), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44703,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44836,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44837,790908)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (44847,790908), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(44848,790908)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44898,790908), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44899,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44902,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(44903,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (45011,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(45012,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45012,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45013,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45035,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45036,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45095,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45096,790908)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45102,790908), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45103,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45134,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45135,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45153,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45154,790908)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(192,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45237,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45238,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45296,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45297,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (45440,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(45441,790908)
GPGPU-Sim uArch: cycles simulated: 836408  inst.: 14879429 (ipc=27.5) sim_rate=35092 (inst/sec) elapsed = 0:0:07:04 / Sun Feb 28 21:48:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (45558,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45558,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(45559,790908)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45559,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45595,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45596,790908)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45688,790908), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(45689,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45768,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45769,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45837,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45838,790908)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45846,790908), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45847,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46000,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(46001,790908)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (46003,790908), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(46004,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46026,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46027,790908)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46084,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46085,790908)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46173,790908), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46174,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46179,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46180,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46215,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46216,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46233,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46234,790908)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46311,790908), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46312,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46329,790908), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46330,790908)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46358,790908), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(46359,790908)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46429,790908), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(46430,790908)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46451,790908), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46452,790908)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(244,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46468,790908), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46469,790908)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46489,790908), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46490,790908)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46538,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46547,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46577,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46613,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46634,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46647,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46663,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46669,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46675,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46678,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46691,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46710,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46732,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46742,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (46787,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46795,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46863,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46913,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46987,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47072,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47107,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47168,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47181,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47205,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (47224,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47249,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47293,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47321,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47338,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47383,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (47394,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47397,790908), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47419,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47424,790908), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 838408  inst.: 14983629 (ipc=28.5) sim_rate=35255 (inst/sec) elapsed = 0:0:07:05 / Sun Feb 28 21:48:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47516,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47557,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47557,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (47564,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47571,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47635,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47666,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47689,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47710,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47719,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47740,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47760,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47764,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47787,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47804,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47837,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47889,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47891,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47913,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47957,790908), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47969,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47985,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47987,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47995,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48099,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48099,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48110,790908), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48125,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48158,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (48174,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48213,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (48268,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48288,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48325,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48353,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48374,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48395,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48423,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48456,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48486,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48497,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48549,790908), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48625,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48641,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48654,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48661,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48690,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48767,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48901,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48983,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49040,790908), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49074,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49406,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49443,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49465,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49720,790908), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 49721
gpu_sim_insn = 1362460
gpu_ipc =      27.4021
gpu_tot_sim_cycle = 840629
gpu_tot_sim_insn = 14990426
gpu_tot_ipc =      17.8324
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 987442
gpu_stall_icnt2sh    = 4697700
gpu_total_sim_rate=35271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 892270
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82854, Miss = 73778, Miss_rate = 0.890, Pending_hits = 4845, Reservation_fails = 683466
	L1D_cache_core[1]: Access = 82097, Miss = 73139, Miss_rate = 0.891, Pending_hits = 4735, Reservation_fails = 684688
	L1D_cache_core[2]: Access = 82571, Miss = 73799, Miss_rate = 0.894, Pending_hits = 4707, Reservation_fails = 687488
	L1D_cache_core[3]: Access = 83055, Miss = 74131, Miss_rate = 0.893, Pending_hits = 4702, Reservation_fails = 687801
	L1D_cache_core[4]: Access = 81201, Miss = 72361, Miss_rate = 0.891, Pending_hits = 4675, Reservation_fails = 674484
	L1D_cache_core[5]: Access = 82952, Miss = 73823, Miss_rate = 0.890, Pending_hits = 4804, Reservation_fails = 685938
	L1D_cache_core[6]: Access = 83044, Miss = 74215, Miss_rate = 0.894, Pending_hits = 4686, Reservation_fails = 685387
	L1D_cache_core[7]: Access = 83309, Miss = 74509, Miss_rate = 0.894, Pending_hits = 4664, Reservation_fails = 693420
	L1D_cache_core[8]: Access = 79878, Miss = 71189, Miss_rate = 0.891, Pending_hits = 4532, Reservation_fails = 674844
	L1D_cache_core[9]: Access = 84576, Miss = 75439, Miss_rate = 0.892, Pending_hits = 4793, Reservation_fails = 695787
	L1D_cache_core[10]: Access = 81449, Miss = 72471, Miss_rate = 0.890, Pending_hits = 4672, Reservation_fails = 689462
	L1D_cache_core[11]: Access = 80788, Miss = 72109, Miss_rate = 0.893, Pending_hits = 4683, Reservation_fails = 673644
	L1D_cache_core[12]: Access = 80075, Miss = 71608, Miss_rate = 0.894, Pending_hits = 4574, Reservation_fails = 676313
	L1D_cache_core[13]: Access = 81965, Miss = 73058, Miss_rate = 0.891, Pending_hits = 4783, Reservation_fails = 678381
	L1D_cache_core[14]: Access = 81479, Miss = 72679, Miss_rate = 0.892, Pending_hits = 4766, Reservation_fails = 671278
	L1D_total_cache_accesses = 1231293
	L1D_total_cache_misses = 1098308
	L1D_total_cache_miss_rate = 0.8920
	L1D_total_cache_pending_hits = 70621
	L1D_total_cache_reservation_fails = 10242381
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 126628
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7409909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126148
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2832472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 891274
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2244, 2249, 2777, 2420, 2364, 2351, 2516, 2472, 2385, 2599, 2701, 2359, 2641, 2652, 2509, 2625, 2186, 2374, 2690, 2407, 2832, 1878, 2207, 2498, 2498, 2478, 2369, 2461, 2015, 2123, 2170, 2521, 2487, 1987, 2595, 1968, 2565, 2557, 2815, 1931, 2486, 2286, 1981, 2088, 2278, 2098, 2130, 2355, 
gpgpu_n_tot_thrd_icount = 52383552
gpgpu_n_tot_w_icount = 1636986
gpgpu_n_stall_shd_mem = 11084891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685831
gpgpu_n_mem_write_global = 414830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1970705
gpgpu_n_store_insn = 682485
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1486839
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11081734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18765483	W0_Idle:1134387	W0_Scoreboard:2703344	W1:415917	W2:187577	W3:123134	W4:87638	W5:67279	W6:59425	W7:51685	W8:46776	W9:41952	W10:37983	W11:35085	W12:31392	W13:28523	W14:23862	W15:20661	W16:17429	W17:15082	W18:14165	W19:13803	W20:11973	W21:12592	W22:12993	W23:13829	W24:13356	W25:12026	W26:10097	W27:7773	W28:4616	W29:2254	W30:946	W31:123	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5486648 {8:685831,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16613488 {40:414566,72:79,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93273016 {136:685831,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3318640 {8:414830,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 480 
maxdqlatency = 0 
maxmflatency = 1118 
averagemflatency = 273 
max_icnt2mem_latency = 671 
max_icnt2sh_latency = 837953 
mrq_lat_table:42535 	4674 	996 	3302 	5556 	728 	336 	135 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	526441 	556909 	17324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	238845 	222176 	232982 	219115 	153767 	33730 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	62567 	320324 	283344 	19566 	45 	0 	0 	2 	9 	38 	904 	7260 	14450 	37415 	90979 	165447 	98326 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        29        21        16        32        32        32        32        32        57        27        31        35        34        33        34 
dram[1]:        34        31        51        47        35        27        30        35        28        28        27        25        34        34        41        39 
dram[2]:        26        20        35        41        22        31        32        32        46        28        22        22        33        32        39        33 
dram[3]:        24        22        50        36        34        37        25        28        26        30        20        26        34        32        33        35 
dram[4]:        32        31        35        32        29        27        32        32        33        32        23        26        37        36        34        33 
dram[5]:        29        21        28        37        20        22        32        30        20        20        25        32        32        32        32        32 
maximum service time to same row:
dram[0]:     60107     66875     64514     55473     60707     50469     51060     56064     77921     75432     67425    106415    106231    108963     86556     98616 
dram[1]:     68631     65103     53840     81281    129419    128423     51817     41946     69643     74232     95552     75141     72917     99402     79723     90555 
dram[2]:     52447     48019     75520     58385     78026     75676     48800     57375     80920     86221     61710     93234     78806     78866    131823    105529 
dram[3]:     59569     67018    107967     69058     48300     57122     71275     41072     46458     62444     60185     67449     96015    128210     72959     78534 
dram[4]:     66789     97885     75407     82330     82325     75067     47319     96847     52090     58944     38669     80165    119187    103747     84841     97855 
dram[5]:     73314     73091    120955     73350    135329     36019     45200     76427     74534     69868     81219     52806    102047     93943    142082    140413 
average row accesses per activate:
dram[0]:  3.404145  3.564103  2.986607  2.843882  4.089041  3.896774  3.636842  3.716495  4.853147  4.544304  3.117021  3.168539  5.000000  4.747368  9.325582  6.101449 
dram[1]:  4.098837  4.066265  3.470588  3.122172  3.505747  3.010050  3.488152  3.495192  3.331818  3.826087  3.792683  3.125000  4.115044  4.804124  6.275362  6.352941 
dram[2]:  3.270000  3.140845  4.024096  3.745763  3.587879  3.722892  4.295598  4.276471  3.642857  3.224771  3.000000  2.985294  5.244444  5.191011  7.068965  7.921568 
dram[3]:  3.353535  2.995690  3.824859  3.489583  3.945578  4.050000  3.875676  4.000000  3.402913  3.379630  2.830357  2.731818  4.099099  4.053571  5.186047  6.042857 
dram[4]:  3.920732  4.151899  3.351219  3.532609  3.726708  4.018633  3.898305  3.918750  3.824468  3.789744  3.228723  3.628205  4.125000  4.138889  8.791667  9.560976 
dram[5]:  3.594594  3.008811  3.109005  3.135135  3.265957  3.407821  4.474359  3.950000  3.163090  3.103734  3.457627  2.876712  4.767677  4.358490  7.017857  7.410714 
average row locality = 58273/15529 = 3.752527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       484       495       492       495       472       469       558       562       534       539       486       475       410       421       401       419 
dram[1]:       500       487       495       491       485       484       580       579       560       540       511       486       437       441       429       431 
dram[2]:       483       487       491       482       457       490       530       563       544       546       498       507       447       438       408       402 
dram[3]:       484       494       490       494       454       493       562       537       544       560       518       495       423       426       445       423 
dram[4]:       472       476       492       487       467       497       547       494       556       555       497       475       428       416       421       391 
dram[5]:       486       496       494       498       481       480       531       557       561       567       510       507       435       429       391       414 
total reads: 46771
bank skew: 580/391 = 1.48
chip skew: 7936/7671 = 1.03
number of total write accesses:
dram[0]:       173       200       177       179       125       135       133       159       160       179       100        89        25        30         0         2 
dram[1]:       205       188       213       199       125       115       156       148       173       164       111       114        28        25         4         1 
dram[2]:       171       182       177       181       135       128       153       164       170       157       105       102        25        24         2         2 
dram[3]:       180       201       187       176       126       155       155       151       157       170       116       106        32        28         1         0 
dram[4]:       171       180       195       163       133       150       143       133       163       184       110        91        34        31         1         1 
dram[5]:       179       187       162       198       133       130       167       154       176       181       102       123        37        33         2         1 
total reads: 11502
min_bank_accesses = 0!
chip skew: 1969/1866 = 1.06
average mf latency per bank:
dram[0]:       2359      2239      2557      2538      2917      2797      2669      2445      2392      2335      5282      5620     10772     10515     16847     16164
dram[1]:       2171      2257      2426      2505      2908      2957      2528      2541      2355      2402      4966      5361     10113     10273     15799     16001
dram[2]:       2339      2286      2509      2525      2942      2884      2622      2505      2380      2499      5018      5392      9800     10801     16041     16970
dram[3]:       2283      2136      2462      2529      2879      2594      2499      2515      2390      2279      4813      5166     10159     10362     15026     15985
dram[4]:       3220      2365      3355      2637      4083      2739      3710      2783      3312      2267     31764      5748     14338     10937     22319     17336
dram[5]:       2276      2281      2502      2455      2695      2813      2442      2508      2274      2296      5168      5048      9763     10622     16786     16517
maximum mf latency per bank:
dram[0]:        838       711       748       687       650       674       801       801       688       734       700       735       753       755       648       699
dram[1]:        717       712       699       693       672       670       668       661       659       716       708       664       683       653       616       657
dram[2]:        654       680       653       650       680       701       776       700       696       806       705       732       749       662       658       650
dram[3]:        681       699       626       644       652       659       766       667       755       741       728       693       732       692       744       652
dram[4]:        832       728       937       718       727       673       813       754       990      1118       942       688       806       727       827       676
dram[5]:        667       661       709       698       746       688       671       787       653       725       742       715       664       627       667       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1086483 n_act=2495 n_pre=2479 n_req=9578 n_rd=15424 n_write=2745 bw_util=0.03275
n_activity=159349 dram_eff=0.228
bk0: 968a 1100994i bk1: 990a 1100257i bk2: 984a 1100000i bk3: 990a 1099198i bk4: 944a 1102023i bk5: 938a 1101092i bk6: 1116a 1099880i bk7: 1124a 1099350i bk8: 1068a 1101100i bk9: 1078a 1099967i bk10: 972a 1100655i bk11: 950a 1101259i bk12: 820a 1104235i bk13: 842a 1104054i bk14: 802a 1106328i bk15: 838a 1106009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0538506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1085544 n_act=2662 n_pre=2646 n_req=9905 n_rd=15872 n_write=2902 bw_util=0.03384
n_activity=168376 dram_eff=0.223
bk0: 1000a 1100483i bk1: 974a 1100924i bk2: 990a 1099480i bk3: 982a 1099335i bk4: 970a 1101334i bk5: 968a 1100892i bk6: 1160a 1099236i bk7: 1158a 1099148i bk8: 1120a 1098771i bk9: 1080a 1099997i bk10: 1022a 1101472i bk11: 972a 1100714i bk12: 874a 1103788i bk13: 882a 1104222i bk14: 858a 1105633i bk15: 862a 1105796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0413184
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1086285 n_act=2523 n_pre=2507 n_req=9651 n_rd=15546 n_write=2765 bw_util=0.033
n_activity=159798 dram_eff=0.2292
bk0: 966a 1100441i bk1: 974a 1100021i bk2: 982a 1100862i bk3: 964a 1100348i bk4: 914a 1101820i bk5: 980a 1101399i bk6: 1060a 1100566i bk7: 1126a 1099540i bk8: 1088a 1099458i bk9: 1092a 1099256i bk10: 996a 1100451i bk11: 1014a 1100342i bk12: 894a 1104044i bk13: 876a 1104165i bk14: 816a 1106007i bk15: 804a 1106404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0553195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1085686 n_act=2708 n_pre=2692 n_req=9783 n_rd=15684 n_write=2856 bw_util=0.03342
n_activity=168169 dram_eff=0.2205
bk0: 968a 1100612i bk1: 988a 1099408i bk2: 980a 1100284i bk3: 988a 1100118i bk4: 908a 1102236i bk5: 986a 1101100i bk6: 1124a 1100191i bk7: 1074a 1100370i bk8: 1088a 1099312i bk9: 1120a 1098969i bk10: 1036a 1099923i bk11: 990a 1099897i bk12: 846a 1103857i bk13: 852a 1103795i bk14: 890a 1105027i bk15: 846a 1105899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0407344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1086701 n_act=2406 n_pre=2390 n_req=9554 n_rd=15342 n_write=2787 bw_util=0.03268
n_activity=157944 dram_eff=0.2296
bk0: 944a 1101011i bk1: 952a 1101504i bk2: 984a 1099590i bk3: 974a 1100757i bk4: 934a 1101284i bk5: 994a 1100192i bk6: 1094a 1099836i bk7: 988a 1100613i bk8: 1112a 1098858i bk9: 1110a 1098430i bk10: 994a 1100575i bk11: 950a 1101149i bk12: 856a 1103291i bk13: 832a 1103306i bk14: 842a 1105837i bk15: 782a 1106481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0653175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109626 n_nop=1085601 n_act=2735 n_pre=2719 n_req=9802 n_rd=15674 n_write=2897 bw_util=0.03347
n_activity=167079 dram_eff=0.2223
bk0: 972a 1100540i bk1: 992a 1099119i bk2: 988a 1100089i bk3: 996a 1098740i bk4: 962a 1100768i bk5: 960a 1101003i bk6: 1062a 1100237i bk7: 1114a 1099704i bk8: 1122a 1098595i bk9: 1134a 1098005i bk10: 1020a 1100742i bk11: 1014a 1100030i bk12: 870a 1103983i bk13: 858a 1103900i bk14: 782a 1105996i bk15: 828a 1106253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0440752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88186, Miss = 3837, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 249
L2_cache_bank[1]: Access = 88472, Miss = 3875, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 244
L2_cache_bank[2]: Access = 87862, Miss = 3997, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 88700, Miss = 3939, Miss_rate = 0.044, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 87418, Miss = 3858, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 88891, Miss = 3915, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 219
L2_cache_bank[6]: Access = 88259, Miss = 3920, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 88214, Miss = 3922, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[8]: Access = 128096, Miss = 3880, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 157
L2_cache_bank[9]: Access = 89384, Miss = 3791, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 338
L2_cache_bank[10]: Access = 88150, Miss = 3889, Miss_rate = 0.044, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[11]: Access = 89104, Miss = 3948, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1100736
L2_total_cache_misses = 46771
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 645019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1071
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3844330
icnt_total_pkts_simt_to_mem=1516200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5867
	minimum = 6
	maximum = 331
Network latency average = 17.045
	minimum = 6
	maximum = 326
Slowest packet = 2094514
Flit latency average = 15.2702
	minimum = 6
	maximum = 326
Slowest flit = 5049821
Fragmentation average = 0.00607147
	minimum = 0
	maximum = 135
Injected packet rate average = 0.0814649
	minimum = 0.0689447 (at node 0)
	maximum = 0.101044 (at node 23)
Accepted packet rate average = 0.0814649
	minimum = 0.0689447 (at node 0)
	maximum = 0.101044 (at node 23)
Injected flit rate average = 0.234772
	minimum = 0.0755415 (at node 0)
	maximum = 0.447477 (at node 21)
Accepted flit rate average= 0.234772
	minimum = 0.092476 (at node 25)
	maximum = 0.361678 (at node 4)
Injected packet length average = 2.88188
Accepted packet length average = 2.88188
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8384 (7 samples)
	minimum = 6 (7 samples)
	maximum = 248 (7 samples)
Network latency average = 17.8076 (7 samples)
	minimum = 6 (7 samples)
	maximum = 224.571 (7 samples)
Flit latency average = 14.6231 (7 samples)
	minimum = 6 (7 samples)
	maximum = 222.286 (7 samples)
Fragmentation average = 0.0256313 (7 samples)
	minimum = 0 (7 samples)
	maximum = 144.714 (7 samples)
Injected packet rate average = 0.0556203 (7 samples)
	minimum = 0.0442999 (7 samples)
	maximum = 0.0994355 (7 samples)
Accepted packet rate average = 0.0556203 (7 samples)
	minimum = 0.0442999 (7 samples)
	maximum = 0.0994355 (7 samples)
Injected flit rate average = 0.138407 (7 samples)
	minimum = 0.0588479 (7 samples)
	maximum = 0.267514 (7 samples)
Accepted flit rate average = 0.138407 (7 samples)
	minimum = 0.0742138 (7 samples)
	maximum = 0.222789 (7 samples)
Injected packet size average = 2.48843 (7 samples)
Accepted packet size average = 2.48843 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 35271 (inst/sec)
gpgpu_simulation_rate = 1977 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,840629)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,840629)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,840629)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,840629)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,840629)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,840629)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,840629)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(35,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(53,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(88,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (398,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(399,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (404,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(405,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (486,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (486,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(487,840629)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(487,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (489,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(490,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (490,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(491,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (495,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(496,840629)
GPGPU-Sim uArch: cycles simulated: 841129  inst.: 15272927 (ipc=565.0) sim_rate=35851 (inst/sec) elapsed = 0:0:07:06 / Sun Feb 28 21:48:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (502,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(503,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (504,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(505,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (507,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(508,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (511,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(512,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (519,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(520,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (521,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(522,840629)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (523,840629), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(524,840629)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (527,840629), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(528,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (531,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(532,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (533,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(534,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (538,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(539,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (541,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(542,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (543,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (543,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(544,840629)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(544,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (546,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(547,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (554,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(555,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (555,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (555,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(556,840629)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(556,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (556,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(557,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (558,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(559,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (559,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(560,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (563,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (563,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(564,840629)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(564,840629)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(105,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (571,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(572,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (575,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(576,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (577,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(578,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (578,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (578,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (578,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(579,840629)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(579,840629)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(579,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (579,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (579,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(580,840629)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(580,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (584,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(585,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (586,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(587,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (604,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(605,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (620,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(621,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (651,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(652,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (673,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(674,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (685,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(686,840629)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(106,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (773,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(774,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (776,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(777,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (786,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(787,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (788,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(789,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (808,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(809,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (809,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(810,840629)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (823,840629), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(824,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (837,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(838,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (839,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (839,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(840,840629)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(840,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (842,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(843,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (862,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(863,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (868,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(869,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (872,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(873,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (874,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(875,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (875,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(876,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (881,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(882,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (893,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(894,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (901,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(902,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (907,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(908,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (909,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(910,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (917,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(918,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (919,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(920,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (923,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(924,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (931,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(932,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (936,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(937,840629)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(147,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (942,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(943,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (947,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(948,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (951,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(952,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (957,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(958,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (969,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(970,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (973,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(974,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (990,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(991,840629)
GPGPU-Sim uArch: cycles simulated: 841629  inst.: 15533943 (ipc=543.5) sim_rate=36379 (inst/sec) elapsed = 0:0:07:07 / Sun Feb 28 21:48:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1005,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1006,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1015,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1016,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1020,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1020,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1021,840629)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1021,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1029,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1030,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1038,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1039,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1049,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1050,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1057,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1058,840629)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1072,840629), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1073,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1077,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1078,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1090,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1091,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1106,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1107,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1116,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1117,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1119,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1120,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1125,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1126,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1128,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1129,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1143,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1144,840629)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(177,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1146,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1147,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1147,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1148,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1192,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1192,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1193,840629)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1193,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1194,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1195,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1201,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1202,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1209,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1209,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1210,840629)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1210,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1215,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1216,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1221,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1222,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1240,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1240,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1240,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1241,840629)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1241,840629)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1241,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1258,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1259,840629)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1259,840629), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1260,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1262,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1263,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1281,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1282,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1284,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1285,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1290,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1291,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1293,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1294,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1298,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1299,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1302,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1303,840629)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1316,840629), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1317,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1319,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1320,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1321,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1322,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1328,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1329,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1329,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1330,840629)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,840629)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(182,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1349,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1350,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1351,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1352,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1355,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1356,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1367,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1368,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1369,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1370,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1374,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1375,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1380,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1381,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1400,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1401,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1401,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1402,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1403,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1404,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1416,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1417,840629)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1418,840629), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1419,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1428,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1429,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1439,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1440,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1442,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1443,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1450,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1451,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1451,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1452,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1452,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1453,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1479,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1480,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1480,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1481,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1487,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1488,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1489,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1490,840629)
GPGPU-Sim uArch: cycles simulated: 842129  inst.: 15776470 (ipc=524.0) sim_rate=36860 (inst/sec) elapsed = 0:0:07:08 / Sun Feb 28 21:48:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1500,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1501,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1504,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1505,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1505,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1506,840629)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1510,840629), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1511,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1512,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1513,840629)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(238,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1521,840629), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1522,840629)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1538,840629), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1539,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1539,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1540,840629)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1551,840629), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1552,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1563,840629), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1564,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1566,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1567,840629)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1567,840629), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1568,840629)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1574,840629), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1575,840629)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1577,840629), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1578,840629)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1595,840629), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1596,840629)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1597,840629), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1598,840629)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1598,840629), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1599,840629)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1605,840629), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1606,840629)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1620,840629), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1621,840629)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1624,840629), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1625,840629)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1626,840629), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1627,840629)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1634,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1639,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1644,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1648,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1676,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1677,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1678,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1678,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1680,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1683,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1684,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1691,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1694,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1698,840629), 5 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(255,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1709,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1711,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1716,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1716,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1718,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1748,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1750,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1752,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1752,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1753,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1759,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1761,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1766,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1771,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1787,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1788,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1806,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1810,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1812,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1816,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1820,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1823,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1828,840629), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1837,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1842,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1848,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1849,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1861,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1865,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1868,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1878,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1880,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1883,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1885,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1894,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1894,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1904,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2036,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2037,840629), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2102,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2103,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2139,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2144,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2155,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2210,840629), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2223,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2248,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2269,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2297,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2314,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2321,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2329,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2329,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,840629), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2352,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2376,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2394,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2417,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2434,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2437,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2468,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2468,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2492,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2493,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2635,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2647,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2687,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2700,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2752,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2769,840629), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2774,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2815,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2920,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2949,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3069,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3260,840629), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3261
gpu_sim_insn = 923565
gpu_ipc =     283.2153
gpu_tot_sim_cycle = 843890
gpu_tot_sim_insn = 15913991
gpu_tot_ipc =      18.8579
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 987442
gpu_stall_icnt2sh    = 4697953
gpu_total_sim_rate=37182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 913986
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83044, Miss = 73850, Miss_rate = 0.889, Pending_hits = 4935, Reservation_fails = 683466
	L1D_cache_core[1]: Access = 82319, Miss = 73214, Miss_rate = 0.889, Pending_hits = 4855, Reservation_fails = 684688
	L1D_cache_core[2]: Access = 82769, Miss = 73861, Miss_rate = 0.892, Pending_hits = 4827, Reservation_fails = 687488
	L1D_cache_core[3]: Access = 83283, Miss = 74229, Miss_rate = 0.891, Pending_hits = 4775, Reservation_fails = 687840
	L1D_cache_core[4]: Access = 81417, Miss = 72442, Miss_rate = 0.890, Pending_hits = 4777, Reservation_fails = 674484
	L1D_cache_core[5]: Access = 83202, Miss = 73913, Miss_rate = 0.888, Pending_hits = 4924, Reservation_fails = 685938
	L1D_cache_core[6]: Access = 83286, Miss = 74310, Miss_rate = 0.892, Pending_hits = 4783, Reservation_fails = 685387
	L1D_cache_core[7]: Access = 83521, Miss = 74584, Miss_rate = 0.893, Pending_hits = 4772, Reservation_fails = 693589
	L1D_cache_core[8]: Access = 80085, Miss = 71281, Miss_rate = 0.890, Pending_hits = 4592, Reservation_fails = 674877
	L1D_cache_core[9]: Access = 84796, Miss = 75510, Miss_rate = 0.890, Pending_hits = 4919, Reservation_fails = 695847
	L1D_cache_core[10]: Access = 81645, Miss = 72552, Miss_rate = 0.889, Pending_hits = 4744, Reservation_fails = 689612
	L1D_cache_core[11]: Access = 80974, Miss = 72163, Miss_rate = 0.891, Pending_hits = 4809, Reservation_fails = 673723
	L1D_cache_core[12]: Access = 80287, Miss = 71679, Miss_rate = 0.893, Pending_hits = 4694, Reservation_fails = 676313
	L1D_cache_core[13]: Access = 82163, Miss = 73140, Miss_rate = 0.890, Pending_hits = 4867, Reservation_fails = 678390
	L1D_cache_core[14]: Access = 81712, Miss = 72761, Miss_rate = 0.890, Pending_hits = 4886, Reservation_fails = 671278
	L1D_total_cache_accesses = 1234503
	L1D_total_cache_misses = 1099489
	L1D_total_cache_miss_rate = 0.8906
	L1D_total_cache_pending_hits = 72159
	L1D_total_cache_reservation_fails = 10242920
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 130958
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7410407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130478
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2832513
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 912990
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2289, 2294, 2822, 2465, 2409, 2426, 2561, 2517, 2475, 2689, 2791, 2449, 2731, 2742, 2599, 2715, 2201, 2389, 2705, 2507, 2847, 1893, 2222, 2513, 2513, 2493, 2384, 2476, 2030, 2138, 2185, 2632, 2562, 2032, 2640, 2013, 2610, 2602, 2860, 1976, 2501, 2301, 1996, 2103, 2293, 2113, 2230, 2411, 
gpgpu_n_tot_thrd_icount = 53547776
gpgpu_n_tot_w_icount = 1673368
gpgpu_n_stall_shd_mem = 11085520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 686924
gpgpu_n_mem_write_global = 414986
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2037263
gpgpu_n_store_insn = 682661
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1618175
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11082363
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18766680	W0_Idle:1142847	W0_Scoreboard:2736919	W1:420916	W2:188240	W3:123134	W4:87638	W5:67279	W6:59425	W7:51685	W8:46776	W9:41952	W10:37983	W11:35085	W12:31392	W13:28523	W14:23862	W15:20661	W16:17429	W17:15082	W18:14165	W19:13803	W20:11973	W21:12592	W22:12993	W23:13829	W24:13356	W25:12026	W26:10097	W27:7773	W28:4616	W29:2254	W30:946	W31:123	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5495392 {8:686924,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16619728 {40:414722,72:79,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93421664 {136:686924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3319888 {8:414986,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 480 
maxdqlatency = 0 
maxmflatency = 1118 
averagemflatency = 273 
max_icnt2mem_latency = 671 
max_icnt2sh_latency = 842111 
mrq_lat_table:42616 	4680 	1001 	3306 	5588 	751 	337 	135 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	527550 	557049 	17324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	240091 	222179 	232982 	219115 	153767 	33730 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63349 	320630 	283349 	19566 	45 	0 	0 	2 	9 	38 	904 	7260 	14450 	37415 	90979 	165447 	98482 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	475 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        29        21        16        32        32        32        32        32        57        27        31        35        34        33        34 
dram[1]:        34        31        51        47        35        27        30        35        28        28        27        25        34        34        41        39 
dram[2]:        26        20        35        41        22        31        32        32        46        28        22        22        33        32        39        33 
dram[3]:        24        22        50        36        34        37        25        28        26        30        20        26        34        32        33        35 
dram[4]:        32        31        35        32        29        27        32        32        33        32        23        26        37        36        34        33 
dram[5]:        29        21        28        37        20        22        32        30        20        20        25        32        32        32        32        32 
maximum service time to same row:
dram[0]:     60107     66875     64514     55473     60707     50469     51060     56064     77921     75432     67425    106415    106231    108963     86556     98616 
dram[1]:     68631     65103     53840     81281    129419    128423     51817     41946     69643     74232     95552     75141     72917     99402     79723     90555 
dram[2]:     52447     48019     75520     58385     78026     75676     48800     57375     80920     86221     61710     93234     78806     78866    131823    105529 
dram[3]:     59569     67018    107967     69058     48300     57122     71275     41072     46458     62444     60185     67449     96015    128210     72959     78534 
dram[4]:     66789     97885     75407     82330     82325     75067     47319     96847     52090     58944     38669     80165    119187    103747     84841     97855 
dram[5]:     73314     73091    120955     73350    135329     36019     45200     76427     74534     69868     81219     52806    102047     93943    142082    140413 
average row accesses per activate:
dram[0]:  3.404145  3.564103  2.986607  2.843882  4.068027  3.859873  3.636842  3.716495  4.826389  4.544304  3.154255  3.170330  5.000000  4.708333  9.325582  6.101449 
dram[1]:  4.098837  4.066265  3.446602  3.126697  3.505747  3.010050  3.488152  3.495192  3.325792  3.810811  3.806061  3.144330  4.115044  4.737374  6.275362  6.352941 
dram[2]:  3.270000  3.120930  4.024096  3.751412  3.587879  3.706587  4.275000  4.276471  3.642857  3.214612  3.009852  3.004878  5.244444  5.191011  7.068965  7.788462 
dram[3]:  3.353535  2.995690  3.824859  3.505208  3.945578  4.050000  3.860215  3.982659  3.402913  3.379630  2.833333  2.764706  4.099099  4.053571  5.186047  6.042857 
dram[4]:  3.920732  4.151899  3.356097  3.518919  3.726708  4.018633  3.882022  3.918750  3.824468  3.789744  3.257895  3.668790  4.125000  4.138889  8.632653  9.560976 
dram[5]:  3.566845  3.008811  3.113744  3.125561  3.265957  3.407821  4.452229  3.933702  3.163090  3.103734  3.488764  2.909091  4.767677  4.358490  7.017857  7.315790 
average row locality = 58425/15577 = 3.750722
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       484       495       492       495       473       471       558       562       535       539       493       488       410       422       401       419 
dram[1]:       500       487       496       491       485       484       580       579       562       541       517       496       437       443       429       431 
dram[2]:       483       488       491       482       457       491       531       563       544       547       506       514       447       438       408       403 
dram[3]:       484       494       490       494       454       493       563       538       544       560       530       505       423       426       445       423 
dram[4]:       472       476       492       487       467       497       548       494       556       555       509       485       428       416       422       391 
dram[5]:       488       496       494       498       481       480       532       558       561       567       519       517       435       429       391       416 
total reads: 46911
bank skew: 580/391 = 1.48
chip skew: 7958/7695 = 1.03
number of total write accesses:
dram[0]:       173       200       177       179       125       135       133       159       160       179       100        89        25        30         0         2 
dram[1]:       205       188       214       200       125       115       156       148       173       164       111       114        28        26         4         1 
dram[2]:       171       183       177       182       135       128       153       164       170       157       105       102        25        24         2         2 
dram[3]:       180       201       187       179       126       155       155       151       157       170       116       106        32        28         1         0 
dram[4]:       171       180       196       164       133       150       143       133       163       184       110        91        34        31         1         1 
dram[5]:       179       187       163       199       133       130       167       154       176       181       102       123        37        33         2         1 
total reads: 11514
min_bank_accesses = 0!
chip skew: 1972/1866 = 1.06
average mf latency per bank:
dram[0]:       2359      2239      2557      2539      2913      2789      2670      2445      2390      2335      5229      5505     10786     10503     16859     16172
dram[1]:       2172      2257      2420      2502      2908      2958      2528      2541      2350      2399      4927      5283     10123     10222     15809     16010
dram[2]:       2339      2279      2509      2522      2942      2880      2619      2505      2381      2496      4961      5341      9813     10812     16047     16940
dram[3]:       2283      2136      2462      2518      2879      2594      2496      2512      2391      2280      4733      5091     10171     10372     15034     15992
dram[4]:       3220      2365      3350      2633      4083      2740      3705      2783      3312      2267     31158      5660     14349     10950     22275     17344
dram[5]:       2270      2281      2498      2452      2695      2813      2440      2506      2275      2296      5102      4979      9776     10635     16797     16446
maximum mf latency per bank:
dram[0]:        838       711       748       687       650       674       801       801       688       734       700       735       753       755       648       699
dram[1]:        717       712       699       693       672       670       668       661       659       716       708       664       683       653       616       657
dram[2]:        654       680       653       650       680       701       776       700       696       806       705       732       749       662       658       650
dram[3]:        681       699       626       644       652       659       766       667       755       741       728       693       732       692       744       652
dram[4]:        832       728       937       718       727       673       813       754       990      1118       942       688       806       727       827       676
dram[5]:        667       661       709       698       746       688       671       787       653       725       742       715       664       627       667       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1090719 n_act=2504 n_pre=2488 n_req=9603 n_rd=15474 n_write=2745 bw_util=0.03271
n_activity=159782 dram_eff=0.228
bk0: 968a 1105297i bk1: 990a 1104561i bk2: 984a 1104306i bk3: 990a 1103504i bk4: 946a 1106300i bk5: 942a 1105338i bk6: 1116a 1104183i bk7: 1124a 1103656i bk8: 1070a 1105378i bk9: 1078a 1104272i bk10: 986a 1104923i bk11: 976a 1105382i bk12: 820a 1108533i bk13: 844a 1108326i bk14: 802a 1110627i bk15: 838a 1110310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.053902
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1089780 n_act=2671 n_pre=2655 n_req=9930 n_rd=15916 n_write=2908 bw_util=0.0338
n_activity=168852 dram_eff=0.223
bk0: 1000a 1104787i bk1: 974a 1105229i bk2: 992a 1103721i bk3: 982a 1103633i bk4: 970a 1105637i bk5: 968a 1105195i bk6: 1160a 1103540i bk7: 1158a 1103453i bk8: 1124a 1103036i bk9: 1082a 1104274i bk10: 1034a 1105716i bk11: 992a 1104884i bk12: 874a 1108088i bk13: 886a 1108459i bk14: 858a 1109935i bk15: 862a 1110100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0414066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1090527 n_act=2532 n_pre=2516 n_req=9673 n_rd=15586 n_write=2769 bw_util=0.03296
n_activity=160208 dram_eff=0.2291
bk0: 966a 1104745i bk1: 976a 1104253i bk2: 982a 1105163i bk3: 964a 1104648i bk4: 914a 1106124i bk5: 982a 1105674i bk6: 1062a 1104839i bk7: 1126a 1103841i bk8: 1088a 1103760i bk9: 1094a 1103534i bk10: 1012a 1104661i bk11: 1028a 1104539i bk12: 894a 1108348i bk13: 876a 1108471i bk14: 816a 1110313i bk15: 806a 1110681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0556067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1089922 n_act=2715 n_pre=2699 n_req=9810 n_rd=15732 n_write=2862 bw_util=0.03338
n_activity=168609 dram_eff=0.2206
bk0: 968a 1104916i bk1: 988a 1103712i bk2: 980a 1104589i bk3: 988a 1104317i bk4: 908a 1106542i bk5: 986a 1105406i bk6: 1126a 1104468i bk7: 1076a 1104645i bk8: 1088a 1103615i bk9: 1120a 1103275i bk10: 1060a 1104063i bk11: 1010a 1104077i bk12: 846a 1108157i bk13: 852a 1108097i bk14: 890a 1109331i bk15: 846a 1110203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0409801
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1090941 n_act=2412 n_pre=2396 n_req=9580 n_rd=15390 n_write=2791 bw_util=0.03264
n_activity=158293 dram_eff=0.2297
bk0: 944a 1105315i bk1: 952a 1105809i bk2: 984a 1103892i bk3: 974a 1104978i bk4: 934a 1105586i bk5: 994a 1104495i bk6: 1096a 1104111i bk7: 988a 1104914i bk8: 1112a 1103163i bk9: 1110a 1102737i bk10: 1018a 1104766i bk11: 970a 1105318i bk12: 856a 1107591i bk13: 832a 1107608i bk14: 844a 1110113i bk15: 782a 1110785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0654871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113930 n_nop=1089835 n_act=2743 n_pre=2727 n_req=9829 n_rd=15724 n_write=2901 bw_util=0.03344
n_activity=167554 dram_eff=0.2223
bk0: 976a 1104788i bk1: 992a 1103422i bk2: 988a 1104314i bk3: 996a 1102946i bk4: 962a 1105070i bk5: 960a 1105307i bk6: 1064a 1104512i bk7: 1116a 1103979i bk8: 1122a 1102898i bk9: 1134a 1102310i bk10: 1038a 1104977i bk11: 1034a 1104217i bk12: 870a 1108285i bk13: 858a 1108203i bk14: 782a 1110300i bk15: 832a 1110524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.044229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88300, Miss = 3846, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 249
L2_cache_bank[1]: Access = 88572, Miss = 3891, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 244
L2_cache_bank[2]: Access = 87971, Miss = 4006, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 88812, Miss = 3952, Miss_rate = 0.044, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 87509, Miss = 3867, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 88997, Miss = 3926, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 219
L2_cache_bank[6]: Access = 88360, Miss = 3933, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 88304, Miss = 3933, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[8]: Access = 128192, Miss = 3894, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 157
L2_cache_bank[9]: Access = 89488, Miss = 3801, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 338
L2_cache_bank[10]: Access = 88272, Miss = 3901, Miss_rate = 0.044, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[11]: Access = 89208, Miss = 3961, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1101985
L2_total_cache_misses = 46911
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 645972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1071
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3849951
icnt_total_pkts_simt_to_mem=1517605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.22098
	minimum = 6
	maximum = 38
Network latency average = 8.85228
	minimum = 6
	maximum = 33
Slowest packet = 2201671
Flit latency average = 7.47196
	minimum = 6
	maximum = 29
Slowest flit = 5361392
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0283712
	minimum = 0.0171726 (at node 11)
	maximum = 0.0374118 (at node 25)
Accepted packet rate average = 0.0283712
	minimum = 0.0171726 (at node 11)
	maximum = 0.0374118 (at node 25)
Injected flit rate average = 0.0797983
	minimum = 0.0183993 (at node 11)
	maximum = 0.17234 (at node 25)
Accepted flit rate average= 0.0797983
	minimum = 0.0312787 (at node 22)
	maximum = 0.143821 (at node 3)
Injected packet length average = 2.81265
Accepted packet length average = 2.81265
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8862 (8 samples)
	minimum = 6 (8 samples)
	maximum = 221.75 (8 samples)
Network latency average = 16.6881 (8 samples)
	minimum = 6 (8 samples)
	maximum = 200.625 (8 samples)
Flit latency average = 13.7292 (8 samples)
	minimum = 6 (8 samples)
	maximum = 198.125 (8 samples)
Fragmentation average = 0.0224274 (8 samples)
	minimum = 0 (8 samples)
	maximum = 126.625 (8 samples)
Injected packet rate average = 0.0522142 (8 samples)
	minimum = 0.040909 (8 samples)
	maximum = 0.0916825 (8 samples)
Accepted packet rate average = 0.0522142 (8 samples)
	minimum = 0.040909 (8 samples)
	maximum = 0.0916825 (8 samples)
Injected flit rate average = 0.131081 (8 samples)
	minimum = 0.0537919 (8 samples)
	maximum = 0.255617 (8 samples)
Accepted flit rate average = 0.131081 (8 samples)
	minimum = 0.0688469 (8 samples)
	maximum = 0.212918 (8 samples)
Injected packet size average = 2.51045 (8 samples)
Accepted packet size average = 2.51045 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 8 sec (428 sec)
gpgpu_simulation_rate = 37182 (inst/sec)
gpgpu_simulation_rate = 1971 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 426639.031250 (ms)
Result stored in result.txt
