Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 14 11:44:27 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_show_control_sets_placed.rpt
| Design       : TOP_show
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |             163 |           67 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          526 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  uu3/p_0_in          |                               | reset_IBUF       |                1 |              3 |         3.00 |
|  uu1/uu12/Next_ST__0 |                               |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       |                               | reset_IBUF       |                2 |             10 |         5.00 |
| ~clk_im_IBUF_BUFG    | uu1/uu12/PC_Write             | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_2[0]  | reset_IBUF       |               17 |             32 |         1.88 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/E[0]                  | reset_IBUF       |               19 |             32 |         1.68 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_1[0]    | reset_IBUF       |               17 |             32 |         1.88 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_3[0]    | reset_IBUF       |               16 |             32 |         2.00 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_4[0]    | reset_IBUF       |               18 |             32 |         1.78 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_2[0]    | reset_IBUF       |               14 |             32 |         2.29 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_6[0]    | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_5[0]    | reset_IBUF       |               20 |             32 |         1.60 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg_0[0]    | reset_IBUF       |               14 |             32 |         2.29 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/Reg_Write_reg[0]      | reset_IBUF       |               11 |             32 |         2.91 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_5[0] | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_2[0] | reset_IBUF       |               20 |             32 |         1.60 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_1[0] | reset_IBUF       |               12 |             32 |         2.67 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_4[0] | reset_IBUF       |               18 |             32 |         1.78 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_0[0] | reset_IBUF       |               17 |             32 |         1.88 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[10]_3[0] | reset_IBUF       |               15 |             32 |         2.13 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_6[0]  | reset_IBUF       |               21 |             32 |         1.52 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_3[0]  | reset_IBUF       |               12 |             32 |         2.67 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_4[0]  | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_7[0]  | reset_IBUF       |               21 |             32 |         1.52 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[9]_1[0]  | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[8]_1[0]  | reset_IBUF       |               21 |             32 |         1.52 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[8]_0[0]  | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[9]_2[0]  | reset_IBUF       |               16 |             32 |         2.00 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_5[0]  | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[9]_3[0]  | reset_IBUF       |               14 |             32 |         2.29 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_0[0]  | reset_IBUF       |               18 |             32 |         1.78 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[7]_1[0]  | reset_IBUF       |               12 |             32 |         2.67 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[9]_5[0]  | reset_IBUF       |               18 |             32 |         1.78 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[8]_2[0]  | reset_IBUF       |               16 |             32 |         2.00 |
| ~clk_im_IBUF_BUFG    | uu1/uu6/inst_out_reg[9]_4[0]  | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_im_IBUF_BUFG    |                               | reset_IBUF       |               19 |             49 |         2.58 |
| ~clk_im_IBUF_BUFG    | uu1/uu12/O1                   | reset_IBUF       |               23 |             64 |         2.78 |
| ~clk_im_IBUF_BUFG    |                               | reset_IBUF       |               45 |            101 |         2.24 |
+----------------------+-------------------------------+------------------+------------------+----------------+--------------+


