INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/smul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smul
