<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <!-- For Mobile Devices -->
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta name="generator" content="Doxygen 1.8.14" />
    <script type="text/javascript" src="jquery-2.1.1.min.js"></script>
    <title>CamelStudioX Library Documentaion: /Users/daizhirui/Development/CamelStudio_Library/Official/src/mcu/mcu.h Source File</title>
    <!--<link href="tabs.css" rel="stylesheet" type="text/css"/>-->
    <!--script type="text/javascript" src="dynsections.js"></script-->
    <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" href="bootstrap.min.css">
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="doxy-boot.js"></script>
    <link rel="stylesheet" href="website-styles.css" />
    <link href="doxygen.css" rel="stylesheet" type="text/css" /> <link href="style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
    <nav class="navbar navbar-fixed-top" role="navigation">
        <div class="container">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-responsive-collapse">
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                 </button>
            <a href="/" class="navbar-brand"><img src="cmstudio.png" width="32px">&nbsp;CamelStudioX Library Documentaion </a>
            <nav class="collapse navbar-collapse navbar-responsive-collapse">
                <ul class="nav navbar-nav pull-right">
                    <li><a href="index.html">Main Page</a></li>
                    <li><a href="https://rink.hockeyapp.net/apps/798a2dae49b04400bcadaf69bda80417">CamelStudioX For Mac</a></li>
                    <li><a href="https://github.com/daizhirui/CamelStudio_Library">GitHub Project</a></li>
                    <li class="dropdown">
                        <a class="dropdown-toggle" data-toggle="dropdown" href="#">API Documentation<span class="caret"></span></a>
                        <ul class="dropdown-menu">
                            <li><a href="index.html">Overview</a></li>
                            <li><a href="files.html">File&nbsp;List</a></li>
                            <li><a href="pages.html">Related&nbsp;Pages</a></li>
                            <li><a href="annotated.html">Data&nbsp;Structure</a></li>
                            <li><a href="classes.html">Data&nbsp;Structure&nbsp;Index</a></li>
                        </ul>
                    </li>
                </ul>
            </nav>
        </div>
    </nav>
    <!-- nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">CamelStudioX Library Documentaion 1.1</a>
        </div>
        </div>
        </nav -->
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div class="content" id="content">
            <div class="container">
                <div class="row">
                    <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                        <div style="margin-bottom: 15px;">
                            <!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1e2686d79518103fbe72c84ad081e52b.html">Official</a></li><li class="navelem"><a class="el" href="dir_a4bb8b9fe445694ead9fc43d863ab5df.html">src</a></li><li class="navelem"><a class="el" href="dir_5946a348f75e2edc9ed55e2ad1bd8e0f.html">mcu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mcu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00059.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __M2_MCU__</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __M2_MCU__</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a00059.html#ad76d1750a6cdeebd506bfcd6752554d2">   16</a></span>&#160;<span class="preprocessor">#define ON      0x1</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a00059.html#a29e413f6725b2ba32d165ffaa35b01e5">   20</a></span>&#160;<span class="preprocessor">#define OFF     0x0</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// System</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a00059.html#ab34acec79daf4fcc12a662cde9e75df7">   26</a></span>&#160;<span class="preprocessor">#define SYS_CTL0_REG         (unsigned long)0x1f800700 // sys control digi_off - - - - - dbg inten</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define SYS_CTL2_REG         (unsigned long)0x1f800702</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        (unsigned long)0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SYS_IRQ_REG          (unsigned long)0x1f800707 // SYS INT IRQ read</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Interrupt</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define USER_INT             (unsigned long)0x01001FFC //interrupt is from user code if [0] is 1</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PC_LOC               (unsigned long)0x01001FF8 //RAM address to store current program counter</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define INT_COUNT            (unsigned long)0x01001FF4 //RAM address to store current interrupt depth, number of interrupts</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// External Interrupt</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define INT_CTL0_REG         (unsigned long)0x1f800500 // EX Int enable control and base</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define INT_CTL1_REG         (unsigned long)0x1f800501 // EX Int IRQ bits content read, (m1=03)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define INT_CTL2_REG         (unsigned long)0x1f800502 // EX Int high enable</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define INT_CLR_REG          (unsigned long)0x1f800503 // EX Int IRQ clear  (m1=01)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Uart0</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define UART0_READ_REG       (unsigned long)0x1f800000</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define UART0_BUSY_REG       (unsigned long)0x1f800001</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define UART0_WRITE_REG      (unsigned long)0x1f800002</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define UART0_IRQ_ACK_REG    (unsigned long)0x1f800003</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define UART0_CTL_REG        (unsigned long)0x1f800004</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define UART0_DATA_RDY_REG   (unsigned long)0x1f800005</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define UART0_LIN_BREAK_REG  (unsigned long)0x1f800006</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define UART0_BRP_REG        (unsigned long)0x1f800007</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// Uart1</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define UART1_READ_REG       (unsigned long)0x1f800800</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define UART1_BUSY_REG       (unsigned long)0x1f800801</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define UART1_WRITE_REG      (unsigned long)0x1f800802</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define UART1_IRQ_ACK_REG    (unsigned long)0x1f800803</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define UART1_CTL_REG        (unsigned long)0x1f800804</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define UART1_DATA_RDY_REG   (unsigned long)0x1f800805</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define UART1_LIN_BREAK_REG  (unsigned long)0x1f800806</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define UART1_BRP_REG        (unsigned long)0x1f800807</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// SPI</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SPI_READ_REG         (unsigned long)0x1f800d00 // snoop read</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SPI_BUSY_REG         (unsigned long)0x1f800d01</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SPI_WRITE_REG        (unsigned long)0x1f800d02</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI_IRQ_ACK_REG      (unsigned long)0x1f800d03 // clear IRQ when wt</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SPI_CTL_REG          (unsigned long)0x1f800d04</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SPI_DATA_RDY_REG     (unsigned long)0x1f800d05</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// IO</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SYS_GDR_REG          (unsigned long)0x1f800703 // gdr register</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        (unsigned long)0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SYS_GPIO0_REG        (unsigned long)0x1f800705 // GPIO (16-bit) to pad content</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SYS_GPIO1_REG        (unsigned long)0x1f800706 // GPIO (16_bit) from pad read</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// TC0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define T0_CTL0_REG          (unsigned long)0x1f800100 // T0 (32-bit)control and base</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define T0_REF_REG           (unsigned long)0x1f800101 // T0 ref number for PWM(1)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define T0_READ_REG          (unsigned long)0x1f800102 // T0 value</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define T0_CLRIRQ_REG        (unsigned long)0x1f800103 // T0 clear IRQ</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define T0_CLK_REG           (unsigned long)0x1f800104 // T0 clk div</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define T0_CLRCNT_REG        (unsigned long)0x1f800105 // T0 clear counter content (and PWM)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// TC1</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define T1_CTL0_REG          (unsigned long)0x1f800200 // Timer1 (32-bit)control and base</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define T1_REF_REG           (unsigned long)0x1f800201 // Timer1 ref number for PWM(1)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define T1_READ_REG          (unsigned long)0x1f800202 // Timer1 value</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define T1_CLRIRQ_REG        (unsigned long)0x1f800203 // Timer1 clear IRQ</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define T1_CLK_REG           (unsigned long)0x1f800204 // Timer1 clk div</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define T1_CLRCNT_REG        (unsigned long)0x1f800205 // Timer1 clear counter content (and PWM)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// TC2</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define T2_CTL0_REG          (unsigned long)0x1f800400 // Timer2 (32-bit)control and base</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define T2_REF_REG           (unsigned long)0x1f800401 // Timer2 ref number for PWM(4, 32bit)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define T2_READ_REG          (unsigned long)0x1f800402 // Timer2 value</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define T2_CLRIRQ_REG        (unsigned long)0x1f800403 // Timer2 clear IRQ</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define T2_CLK_REG           (unsigned long)0x1f800404 // Timer2 clk div</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define T2_CLRCNT_REG        (unsigned long)0x1f800405 // Timer2 clear counter content (and PWM)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define T2_PHASE_REG         (unsigned long)0x1f800406 // Timer2 PWM phase reg (32b, 4 pwm)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// TC4</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define T4_CTL0_REG          (unsigned long)0x1f800a00 // Timer8-4 (2-bit) enable control</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define T4_REF0_REG          (unsigned long)0x1f800a01 // Timer8-4 ref number for PWM0 buz(8-bit)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define T4_CLK0_REG          (unsigned long)0x1f800a02 // Timer8-4 clk div for PWM0 (8-bit)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define T4_REF1_REG          (unsigned long)0x1f800a03 // Timer8-4 ref number for PWM1 fast(4-bit)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define T4_CLK1_REG          (unsigned long)0x1f800a04 // Timer8-4 clk div for PWM1 (8-bit)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Analog</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define AD_CTL0_REG          (unsigned long)0x1f800600 // SD and V2P control (16-bit)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define AD_OPO_REG           (unsigned long)0x1f800601 // OPO and Chan control (16-bit)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define AD_READ_REG          (unsigned long)0x1f800602 // SD df read (16-bit)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define AD_CLR_REG           (unsigned long)0x1f800603 // SD ADC clear reg</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// LCD</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define LCD_CTL0_REG         (unsigned long)0x1f800300 // LCD control</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define LCD_RAM_REG          (unsigned long)0x1f800380 // LCD ram starting (80-8C)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE0        (unsigned long)0x1f800380 // LCD ram line0 (80-8C)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE1        (unsigned long)0x1f800384 // LCD ram line1 (80-8C)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE2        (unsigned long)0x1f800388 // LCD ram line2 (80-8C)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE3        (unsigned long)0x1f80038c // LCD ram line3 (80-8C)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Watch Dog</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define WDT_CTL0_REG         (unsigned long)0x1f800b00 // WDT control</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define WDT_CLR_REG          (unsigned long)0x1f800b03 // WDT clear reg</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define WDT_READ_REG         (unsigned long)0x1f800b02 // WDT read reg</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// Real time module</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RTC_CTL_REG          (unsigned long)0x1f800f00</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RTC_TIME_REG         (unsigned long)0x1f800f01 // time</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RTC_CLR_REG          (unsigned long)0x1f800f03</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DATA_SIZE 256</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define MemoryRead(A) (*(volatile unsigned int*)(A))</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define MemoryWrite(A,V) *(volatile unsigned int*)(A)=(V)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define MemoryOr(A,V) (*(volatile unsigned int*)(A)|=(V))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define MemoryAnd(A,V) (*(volatile unsigned int*)(A)&amp;=(V))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a00059.html#a2d484dc15bdf30ee11ab3b05f31f0e16">  131</a></span>&#160;<span class="preprocessor">#define MemoryRead32(addr) (*(volatile unsigned long*)(addr))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a00059.html#a6b9732365b12e48ddb89fe1028b975b0">  136</a></span>&#160;<span class="preprocessor">#define MemoryWrite32(addr,val) *(volatile unsigned long*)(addr)=(val)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a00059.html#a27874a97deab7cecdde5ddecf466e31e">  141</a></span>&#160;<span class="preprocessor">#define MemoryOr32(addr,val) (*(volatile unsigned long*)(addr)|=(val))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a00059.html#ad87cedffcaadc51db22594fce55173d4">  146</a></span>&#160;<span class="preprocessor">#define MemoryAnd32(addr,val) (*(volatile unsigned long*)(addr)&amp;=(val))</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a00059.html#afc530c7e6b49b0ca97c1ad9dac1c4750">  151</a></span>&#160;<span class="preprocessor">#define MemoryBitAt(addr,val) ((*(volatile unsigned long*)(addr)&amp;=(1&lt;&lt;(val)))&gt;&gt;(val))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a00059.html#a99a602346038b54068758ef00c42d1b6">  156</a></span>&#160;<span class="preprocessor">#define MemoryBitOn(addr,val) MemoryOr32(addr,1&lt;&lt;(val))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a00059.html#a04c34919a950117ae7da2dc5a235622b">  161</a></span>&#160;<span class="preprocessor">#define MemoryBitOff(addr,val) MemoryAnd32(addr,~(1&lt;&lt;(val)))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a00059.html#ae49e41753dbce64185d380d307ade78d">  166</a></span>&#160;<span class="preprocessor">#define MemoryBitSwitch(addr,val) (*(volatile unsigned long*)(addr)^=(1&lt;&lt;(val)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a00059.html#a3d987633d7a3ca10c14905a807b62eb1">  171</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00059.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a>)(void);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a00059.html#a1037590670c119c5e909cb5169d69bf2">  176</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00059.html#a1037590670c119c5e909cb5169d69bf2">FuncPtr1</a>)(<span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a00059.html#ac42295cbd17c8a02cc5d063013831828">  181</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00059.html#ac42295cbd17c8a02cc5d063013831828">FuncPtr2</a>)(<span class="keywordtype">unsigned</span> long, <span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a00059.html#a38c3a81fc94bff4cb6654061b7d21909">  186</a></span>&#160;<span class="preprocessor">#define JumpTo(address)             \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    {                               \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">        FuncPtr funcptr;            \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">        funcptr = (FuncPtr)address; \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">        funcptr();                  \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SYS_CLK_3M  (0x0&lt;&lt;12)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SYS_CLK_6M  (0x1&lt;&lt;12)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SYS_CLK_12M (0x3&lt;&lt;12)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define RT_MCU_SetSystemClock(mode)                 \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    {                                               \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">        MemoryAnd32(SYS_CTL2_REG, ~SYS_CLK_12M);    \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL2_REG, mode);             \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00059.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a>();</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif // End of __M2_MCU__</span></div><div class="ttc" id="a00059_html_a1037590670c119c5e909cb5169d69bf2"><div class="ttname"><a href="a00059.html#a1037590670c119c5e909cb5169d69bf2">FuncPtr1</a></div><div class="ttdeci">void(* FuncPtr1)(unsigned long)</div><div class="ttdoc">Function pointer type (unsigned long)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:176</div></div>
<div class="ttc" id="a00059_html_ac42295cbd17c8a02cc5d063013831828"><div class="ttname"><a href="a00059.html#ac42295cbd17c8a02cc5d063013831828">FuncPtr2</a></div><div class="ttdeci">void(* FuncPtr2)(unsigned long, unsigned long)</div><div class="ttdoc">Function pointer type (unsigned long, unsigned long)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:181</div></div>
<div class="ttc" id="a00059_html_a3d987633d7a3ca10c14905a807b62eb1"><div class="ttname"><a href="a00059.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a></div><div class="ttdeci">void(* FuncPtr)(void)</div><div class="ttdoc">Function pointer type (void)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:171</div></div>
<div class="ttc" id="a00059_html_a42674a2ca7d088e68de4e2aa81ec597c"><div class="ttname"><a href="a00059.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a></div><div class="ttdeci">void RT_Clr_Sram()</div><div class="ttdoc">This function is to clear the sram. </div><div class="ttdef"><b>Definition:</b> mcu.c:15</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<address class="footer">
  <small>Version: 1.1  | Generated by <a href="http://www.doxygen.org/index.html"> Doxygen 1.8.14</a></small>
</address>
 <footer class="examples-footer">&copy; Camel Microelectronic 2018</footer>
</body>
</html>
