set_property SRC_FILE_INFO {cfile:/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc rfile:../../../../../RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports A7_SYS_CLK_P]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports A7_SYS_CLK_N]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports A7_SYS_CLK_N]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24 [get_ports rst_A7_n]
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {Health_Tile[0]}]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {Health_Tile[1]}]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26 [get_ports {Health_Tile[0]}]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B26 [get_ports {Health_Tile[1]}]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC23 [get_ports {act_proc_out0[0]}]
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB24 [get_ports {act_proc_out0[1]}]
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA25 [get_ports {act_proc_out0[2]}]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA24 [get_ports {act_proc_out0[3]}]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y23 [get_ports {act_proc_out0[4]}]
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W24 [get_ports {act_proc_out0[5]}]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V24 [get_ports {act_proc_out0[6]}]
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V23 [get_ports {act_proc_out0[7]}]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {act_proc_out1[0]}]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24 [get_ports {act_proc_out1[1]}]
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {act_proc_out1[2]}]
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25 [get_ports {act_proc_out1[3]}]
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24 [get_ports {act_proc_out1[4]}]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23 [get_ports {act_proc_out1[5]}]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24 [get_ports {act_proc_out1[6]}]
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24 [get_ports {act_proc_out1[7]}]
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD26 [get_ports {act_proc_out2[0]}]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC26 [get_ports {act_proc_out2[1]}]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB25 [get_ports {act_proc_out2[2]}]
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB26 [get_ports {act_proc_out2[3]}]
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y25 [get_ports {act_proc_out2[4]}]
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y26 [get_ports {act_proc_out2[5]}]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W25 [get_ports {act_proc_out2[6]}]
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W26 [get_ports {act_proc_out2[7]}]
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_00
resize_pblock [get_pblocks pblock_TILE_00] -add {SLICE_X0Y200:SLICE_X51Y249}
resize_pblock [get_pblocks pblock_TILE_00] -add {DSP48_X0Y80:DSP48_X2Y99}
resize_pblock [get_pblocks pblock_TILE_00] -add {PCIE_X0Y0:PCIE_X0Y0}
resize_pblock [get_pblocks pblock_TILE_00] -add {RAMB18_X0Y80:RAMB18_X2Y99}
resize_pblock [get_pblocks pblock_TILE_00] -add {RAMB36_X0Y40:RAMB36_X2Y49}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_00]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_00]
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks pblock_TILE_00] [get_cells -quiet [list uB0]]
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_01
resize_pblock [get_pblocks pblock_TILE_01] -add {SLICE_X114Y200:SLICE_X163Y249}
resize_pblock [get_pblocks pblock_TILE_01] -add {DSP48_X7Y80:DSP48_X8Y99}
resize_pblock [get_pblocks pblock_TILE_01] -add {RAMB18_X7Y80:RAMB18_X8Y99}
resize_pblock [get_pblocks pblock_TILE_01] -add {RAMB36_X7Y40:RAMB36_X8Y49}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_01]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_01]
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks pblock_TILE_01] [get_cells -quiet [list uB1]]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_02
resize_pblock [get_pblocks pblock_TILE_02] -add {SLICE_X0Y150:SLICE_X61Y199}
resize_pblock [get_pblocks pblock_TILE_02] -add {DSP48_X0Y60:DSP48_X2Y79}
resize_pblock [get_pblocks pblock_TILE_02] -add {RAMB18_X0Y60:RAMB18_X3Y79}
resize_pblock [get_pblocks pblock_TILE_02] -add {RAMB36_X0Y30:RAMB36_X3Y39}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_02]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_02]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks pblock_TILE_02] [get_cells -quiet [list uB2]]
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_03
resize_pblock [get_pblocks pblock_TILE_03] -add {SLICE_X84Y150:SLICE_X163Y199}
resize_pblock [get_pblocks pblock_TILE_03] -add {DSP48_X5Y60:DSP48_X8Y79}
resize_pblock [get_pblocks pblock_TILE_03] -add {RAMB18_X5Y60:RAMB18_X8Y79}
resize_pblock [get_pblocks pblock_TILE_03] -add {RAMB36_X5Y30:RAMB36_X8Y39}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_03]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_03]
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks pblock_TILE_03] [get_cells -quiet [list uB3]]
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_05
resize_pblock [get_pblocks pblock_TILE_05] -add {SLICE_X84Y100:SLICE_X163Y149}
resize_pblock [get_pblocks pblock_TILE_05] -add {DSP48_X5Y40:DSP48_X8Y59}
resize_pblock [get_pblocks pblock_TILE_05] -add {RAMB18_X5Y40:RAMB18_X8Y59}
resize_pblock [get_pblocks pblock_TILE_05] -add {RAMB36_X5Y20:RAMB36_X8Y29}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_05]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_05]
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_06
resize_pblock [get_pblocks pblock_TILE_06] -add {SLICE_X0Y50:SLICE_X83Y99}
resize_pblock [get_pblocks pblock_TILE_06] -add {DSP48_X0Y20:DSP48_X4Y39}
resize_pblock [get_pblocks pblock_TILE_06] -add {RAMB18_X0Y20:RAMB18_X4Y39}
resize_pblock [get_pblocks pblock_TILE_06] -add {RAMB36_X0Y10:RAMB36_X4Y19}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_06]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_06]
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_07
resize_pblock [get_pblocks pblock_TILE_07] -add {SLICE_X84Y50:SLICE_X163Y99}
resize_pblock [get_pblocks pblock_TILE_07] -add {DSP48_X5Y20:DSP48_X8Y39}
resize_pblock [get_pblocks pblock_TILE_07] -add {RAMB18_X5Y20:RAMB18_X8Y39}
resize_pblock [get_pblocks pblock_TILE_07] -add {RAMB36_X5Y10:RAMB36_X8Y19}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_07]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_07]
set_property src_info {type:XDC file:1 line:299 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_08
resize_pblock [get_pblocks pblock_TILE_08] -add {SLICE_X0Y0:SLICE_X51Y49}
resize_pblock [get_pblocks pblock_TILE_08] -add {DSP48_X0Y0:DSP48_X2Y19}
resize_pblock [get_pblocks pblock_TILE_08] -add {RAMB18_X0Y0:RAMB18_X2Y19}
resize_pblock [get_pblocks pblock_TILE_08] -add {RAMB36_X0Y0:RAMB36_X2Y9}
set_property RESET_AFTER_RECONFIG false [get_pblocks pblock_TILE_08]
set_property SNAPPING_MODE ON [get_pblocks pblock_TILE_08]
set_property src_info {type:XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_TILE_04
resize_pblock [get_pblocks pblock_TILE_04] -add {SLICE_X0Y101:SLICE_X83Y149}
resize_pblock [get_pblocks pblock_TILE_04] -add {DSP48_X0Y42:DSP48_X4Y59}
resize_pblock [get_pblocks pblock_TILE_04] -add {RAMB18_X0Y42:RAMB18_X4Y59}
resize_pblock [get_pblocks pblock_TILE_04] -add {RAMB36_X0Y21:RAMB36_X4Y29}
set_property src_info {type:XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
create_pblock CLOCK_PBLOCK
resize_pblock [get_pblocks CLOCK_PBLOCK] -add {SLICE_X62Y152:SLICE_X83Y198}
resize_pblock [get_pblocks CLOCK_PBLOCK] -add {DSP48_X3Y62:DSP48_X4Y77}
resize_pblock [get_pblocks CLOCK_PBLOCK] -add {RAMB18_X4Y62:RAMB18_X4Y77}
resize_pblock [get_pblocks CLOCK_PBLOCK] -add {RAMB36_X4Y31:RAMB36_X4Y38}
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks CLOCK_PBLOCK] [get_cells -quiet [list CLK1 COUNTVOTER ECC_MEM0 ECC_MEM1 ECC_MEM2 ECC_MEM3 MUX0]]
