{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 22:23:19 2006 " "Info: Processing started: Thu Aug 03 22:23:19 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ozy_Janus EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"Ozy_Janus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { IFCLK } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FX2_CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node FX2_CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_flag  " "Info: Automatically promoted node data_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 261 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { data_flag } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { data_flag } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLRD~reg0  " "Info: Automatically promoted node SLRD~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD " "Info: Destination node SLRD" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SLRD" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { SLRD } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Select~5835 " "Info: Destination node Select~5835" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Select~5835" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Select~5835 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { Select~5835 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { SLRD~reg0 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { SLRD~reg0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]  " "Info: Automatically promoted node clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CBCLK " "Info: Destination node CBCLK" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "CBCLK" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CBCLK } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { CBCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[6\] " "Info: Destination node LED\[6\]" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { LED[6] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita2 " "Info: Destination node clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita2" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 43 2 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita2" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Tx_read_clock  " "Info: Automatically promoted node Tx_read_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Select~5857 " "Info: Destination node Select~5857" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Select~5857" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Select~5857 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { Select~5857 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Tx_read_clock } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { Tx_read_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]  " "Info: Automatically promoted node clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLRCLK " "Info: Destination node CLRCLK" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "CLRCLK" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLRCLK } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { CLRCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[5\] " "Info: Destination node LED\[5\]" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { LED[5] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita8 " "Info: Destination node clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita8" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 73 2 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|counter_comb_bita8" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 " "Info: Destination node I2SAudioOut:I2SAO\|local_left_sample\[15\]~0" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "I2SAudioOut:I2SAO\|local_left_sample\[15\]~0" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2SAudioOut:I2SAO\|TLV_state.001 " "Info: Destination node I2SAudioOut:I2SAO\|TLV_state.001" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "I2SAudioOut:I2SAO\|TLV_state.001" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|TLV_state.001 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { I2SAudioOut:I2SAO|TLV_state.001 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2SAudioOut:I2SAO\|Select~168 " "Info: Destination node I2SAudioOut:I2SAO\|Select~168" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "I2SAudioOut:I2SAO\|Select~168" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|Select~168 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { I2SAudioOut:I2SAO|Select~168 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2SAudioOut:I2SAO\|Select~169 " "Info: Destination node I2SAudioOut:I2SAO\|Select~169" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "I2SAudioOut:I2SAO\|Select~169" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|Select~169 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { I2SAudioOut:I2SAO|Select~169 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_PWM.01100 " "Info: Destination node state_PWM.01100" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 835 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "state_PWM.01100" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { state_PWM.01100 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { state_PWM.01100 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Select~5851 " "Info: Destination node Select~5851" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Select~5851" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Select~5851 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { Select~5851 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2SAudioOut:I2SAO\|Select~170 " "Info: Destination node I2SAudioOut:I2SAO\|Select~170" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "I2SAudioOut:I2SAO\|Select~170" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|Select~170 } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { I2SAudioOut:I2SAO|Select~170 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|rdaclr  " "Info: Automatically promoted node Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|rdaclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "db/dcfifo_ts51.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_ts51.tdf" 66 2 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|rdaclr" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Info: Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.090 ns register register " "Info: Estimated most critical path is register to register delay of 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 1 REG LAB_X15_Y8 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y8; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.651 ns) 1.532 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LAB_X13_Y8 32 " "Info: 2: + IC(0.881 ns) + CELL(0.651 ns) = 1.532 ns; Loc. = LAB_X13_Y8; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.532 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.855 ns) 3.090 ns I2SAudioOut:I2SAO\|local_left_sample\[7\] 3 REG LAB_X14_Y8 1 " "Info: 3: + IC(0.703 ns) + CELL(0.855 ns) = 3.090 ns; Loc. = LAB_X14_Y8; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.558 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[7] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 48.74 % ) " "Info: Total cell delay = 1.506 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.584 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.584 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.090 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[7] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 9 " "Info: Average interconnect usage is 7% of the available device resources. Peak interconnect usage is 9%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C5Q208C8 " "Warning: Timing characteristics of device EP2C5Q208C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Warning: Found 37 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Warning: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Warning: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Warning: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Warning: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Warning: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Warning: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Warning: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Warning: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Warning: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Warning: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Warning: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Warning: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Warning: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Warning: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "I_PWM_out 0 " "Warning: Pin \"I_PWM_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_PWM_out 0 " "Warning: Pin \"Q_PWM_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "CBCLK 0 " "Warning: Pin \"CBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLRCLK 0 " "Warning: Pin \"CLRCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "CDIN 0 " "Warning: Pin \"CDIN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0 0 " "Warning: Pin \"S0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Warning: Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[0\] 0 " "Warning: Pin \"FX2_FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[1\] 0 " "Warning: Pin \"FX2_FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[2\] 0 " "Warning: Pin \"FX2_FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[3\] 0 " "Warning: Pin \"FX2_FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[4\] 0 " "Warning: Pin \"FX2_FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[5\] 0 " "Warning: Pin \"FX2_FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[6\] 0 " "Warning: Pin \"FX2_FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[7\] 0 " "Warning: Pin \"FX2_FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[8\] 0 " "Warning: Pin \"FX2_FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[9\] 0 " "Warning: Pin \"FX2_FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[10\] 0 " "Warning: Pin \"FX2_FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[11\] 0 " "Warning: Pin \"FX2_FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[12\] 0 " "Warning: Pin \"FX2_FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[13\] 0 " "Warning: Pin \"FX2_FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[14\] 0 " "Warning: Pin \"FX2_FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[15\] 0 " "Warning: Pin \"FX2_FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND VCC " "Info: Pin PKEND has VCC driving its datain port" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "PKEND" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { PKEND } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[0\] GND " "Info: Pin FIFO_ADR\[0\] has GND driving its datain port" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FIFO_ADR\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FIFO_ADR[0] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] VCC " "Info: Pin LED\[4\] has VCC driving its datain port" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { LED[4] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "SLWR~reg0 (inverted) " "Info: Following pins have the same output enable: SLWR~reg0 (inverted)" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[0\] LVTTL " "Info: Type bidirectional pin FX2_FD\[0\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[0] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[1\] LVTTL " "Info: Type bidirectional pin FX2_FD\[1\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[1] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[2\] LVTTL " "Info: Type bidirectional pin FX2_FD\[2\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[2] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[3\] LVTTL " "Info: Type bidirectional pin FX2_FD\[3\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[3] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[4\] LVTTL " "Info: Type bidirectional pin FX2_FD\[4\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[4] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[5\] LVTTL " "Info: Type bidirectional pin FX2_FD\[5\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[5] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[6\] LVTTL " "Info: Type bidirectional pin FX2_FD\[6\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[6] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[7\] LVTTL " "Info: Type bidirectional pin FX2_FD\[7\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[7\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[7] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[8\] LVTTL " "Info: Type bidirectional pin FX2_FD\[8\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[8\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[8] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[9\] LVTTL " "Info: Type bidirectional pin FX2_FD\[9\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[9\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[9] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[10\] LVTTL " "Info: Type bidirectional pin FX2_FD\[10\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[10\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[10] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[11\] LVTTL " "Info: Type bidirectional pin FX2_FD\[11\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[11\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[11] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[12\] LVTTL " "Info: Type bidirectional pin FX2_FD\[12\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[12\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[12] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[13\] LVTTL " "Info: Type bidirectional pin FX2_FD\[13\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[13\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[13] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[14\] LVTTL " "Info: Type bidirectional pin FX2_FD\[14\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[14\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[14] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_FD\[15\] LVTTL " "Info: Type bidirectional pin FX2_FD\[15\] uses the LVTTL I/O standard" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[15\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_FD[15] } "NODE_NAME" } "" } } { "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 22:23:54 2006 " "Info: Processing ended: Thu Aug 03 22:23:54 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
