{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702034439722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702034439723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 14:20:39 2023 " "Processing started: Fri Dec  8 14:20:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702034439723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034439723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_test -c hdmi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_test -c hdmi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034439723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702034439913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/hw_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_qsys " "Found entity 1: hw_qsys" {  } { { "hw_qsys/synthesis/hw_qsys.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hw_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hw_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hdmi_st.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hdmi_st.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_st " "Found entity 1: hdmi_st" {  } { { "hw_qsys/synthesis/submodules/hdmi_st.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_qsys_altpll_0_dffpipe_l2c " "Found entity 1: hw_qsys_altpll_0_dffpipe_l2c" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448784 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_qsys_altpll_0_stdsync_sv6 " "Found entity 2: hw_qsys_altpll_0_stdsync_sv6" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448784 ""} { "Info" "ISGN_ENTITY_NAME" "3 hw_qsys_altpll_0_altpll_lsf2 " "Found entity 3: hw_qsys_altpll_0_altpll_lsf2" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448784 ""} { "Info" "ISGN_ENTITY_NAME" "4 hw_qsys_altpll_0 " "Found entity 4: hw_qsys_altpll_0" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_test " "Found entity 1: hdmi_test" {  } { { "hdmi_test.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034448785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_test " "Elaborating entity \"hdmi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702034448836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmi_test.sv(45) " "Verilog HDL assignment warning at hdmi_test.sv(45): truncated value with size 32 to match size of target (17)" {  } { { "hdmi_test.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702034448838 "|hdmi_test"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rgb " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rgb\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702034448838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys hw_qsys:hw_qsys_inst " "Elaborating entity \"hw_qsys\" for hierarchy \"hw_qsys:hw_qsys_inst\"" {  } { { "hdmi_test.sv" "hw_qsys_inst" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_altpll_0 hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0 " "Elaborating entity \"hw_qsys_altpll_0\" for hierarchy \"hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\"" {  } { { "hw_qsys/synthesis/hw_qsys.v" "altpll_0" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_altpll_0_stdsync_sv6 hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"hw_qsys_altpll_0_stdsync_sv6\" for hierarchy \"hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "stdsync2" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_altpll_0_dffpipe_l2c hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_stdsync_sv6:stdsync2\|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hw_qsys_altpll_0_dffpipe_l2c\" for hierarchy \"hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_stdsync_sv6:stdsync2\|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "dffpipe3" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_altpll_0_altpll_lsf2 hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_altpll_lsf2:sd1 " "Elaborating entity \"hw_qsys_altpll_0_altpll_lsf2\" for hierarchy \"hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_altpll_lsf2:sd1\"" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "sd1" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_st hw_qsys:hw_qsys_inst\|hdmi_st:hdmi " "Elaborating entity \"hdmi_st\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\"" {  } { { "hw_qsys/synthesis/hw_qsys.v" "hdmi" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv 1 1 " "Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_encoder " "Found entity 1: tmds_encoder" {  } { { "tmds_encoder.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702034448859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_encoder hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_encoder:tmds_encoder_red " "Elaborating entity \"tmds_encoder\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_encoder:tmds_encoder_red\"" {  } { { "hw_qsys/synthesis/submodules/hdmi_st.sv" "tmds_encoder_red" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tmds_encoder.sv(25) " "Verilog HDL assignment warning at tmds_encoder.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "tmds_encoder.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702034448860 "|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv 1 1 " "Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_serial " "Found entity 1: tmds_serial" {  } { { "tmds_serial.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702034448866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_serial hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red " "Elaborating entity \"tmds_serial\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\"" {  } { { "hw_qsys/synthesis/submodules/hdmi_st.sv" "tmds_serial_red" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v 1 1 " "Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddio " "Found entity 1: ddio" {  } { { "ddio.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702034448872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst " "Elaborating entity \"ddio\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\"" {  } { { "tmds_serial.sv" "ddio_inst" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv 2 2 " "Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "altera_gpio_lite.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448877 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "altera_gpio_lite.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702034448877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702034448877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altera_gpio_lite:ddio_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altera_gpio_lite:ddio_inst\"" {  } { { "ddio.v" "ddio_inst" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altera_gpio_lite:ddio_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"hw_qsys:hw_qsys_inst\|hdmi_st:hdmi\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altera_gpio_lite:ddio_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "altera_gpio_lite.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702034448882 "|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "altera_gpio_lite.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702034448882 "|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller\"" {  } { { "hw_qsys/synthesis/hw_qsys.v" "rst_controller" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hw_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hw_qsys:hw_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hw_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034448895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702034449498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702034449912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702034450083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702034450083 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_altpll_lsf2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"hw_qsys:hw_qsys_inst\|hw_qsys_altpll_0:altpll_0\|hw_qsys_altpll_0_altpll_lsf2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 150 -1 0 } } { "hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v" 298 0 0 } } { "hw_qsys/synthesis/hw_qsys.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v" 58 0 0 } } { "hdmi_test.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv" 73 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1702034450109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702034450125 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702034450125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702034450125 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702034450125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702034450125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702034450133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 14:20:50 2023 " "Processing ended: Fri Dec  8 14:20:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702034450133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702034450133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702034450133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702034450133 ""}
