#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Aug 24 19:44:08 2016
# Process ID: 7724
# Current directory: C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.runs/synth_1
# Command line: vivado.exe -log taus.vds -mode batch -messageDb vivado.pb -notrace -source taus.tcl
# Log file: C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.runs/synth_1/taus.vds
# Journal file: C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source taus.tcl -notrace
Command: synth_design -top taus -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 309.723 ; gain = 101.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'taus' [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/sources_1/new/taus.v:23]
WARNING: [Synth 8-5788] Register s0_reg in module taus is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/sources_1/new/taus.v:39]
WARNING: [Synth 8-5788] Register s1_reg in module taus is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/sources_1/new/taus.v:40]
WARNING: [Synth 8-5788] Register s2_reg in module taus is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/sources_1/new/taus.v:41]
INFO: [Synth 8-256] done synthesizing module 'taus' (1#1) [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/sources_1/new/taus.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 346.250 ; gain = 137.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 346.250 ; gain = 137.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 787.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module taus 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design taus has port urng[31] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[30] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[29] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[28] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[27] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[26] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[25] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[24] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[23] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[22] driven by constant 1
WARNING: [Synth 8-3917] design taus has port urng[21] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (s1_reg[22]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[21]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[20]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[19]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[18]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[17]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[16]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[15]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[14]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[13]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[12]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[11]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[10]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[9]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[8]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[7]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[6]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[5]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[4]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[3]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[2]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[1]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s1_reg[0]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[7]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[6]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[5]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[4]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[3]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[2]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[1]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s2_reg[0]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[5]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[4]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[3]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[2]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[1]) is unused and will be removed from module taus.
WARNING: [Synth 8-3332] Sequential element (s0_reg[0]) is unused and will be removed from module taus.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 787.105 ; gain = 578.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 578.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    12|
|4     |LUT3 |    31|
|5     |LUT4 |    14|
|6     |LUT5 |     8|
|7     |LUT6 |    13|
|8     |FDCE |    20|
|9     |FDPE |    59|
|10    |LDC  |    20|
|11    |IBUF |    61|
|12    |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   272|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 787.105 ; gain = 106.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 787.105 ; gain = 578.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LDC => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 787.105 ; gain = 562.152
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 787.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 19:45:06 2016...
