$date
  Sun Jan 10 19:36:36 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 32 ! dec_op1[31:0] $end
$var reg 32 " dec_op2[31:0] $end
$var reg 32 # dec_mem_data[31:0] $end
$var reg 6 $ dec_mem_dest[5:0] $end
$var reg 1 % dec_mem_lw $end
$var reg 1 & dec_mem_lb $end
$var reg 1 ' dec_mem_sw $end
$var reg 1 ( dec_mem_sb $end
$var reg 1 ) dec_shift_lsl $end
$var reg 1 * dec_shift_lsr $end
$var reg 1 + dec_shift_asr $end
$var reg 1 , dec_shift_ror $end
$var reg 1 - dec_shift_rrx $end
$var reg 5 . dec_shift_val[4:0] $end
$var reg 1 / dec_cy $end
$var reg 1 0 dec_comp_op1 $end
$var reg 1 1 dec_comp_op2 $end
$var reg 1 2 dec_alu_cy $end
$var reg 1 3 dec_zero_op1 $end
$var reg 1 4 dec_alu_add $end
$var reg 1 5 dec_alu_and $end
$var reg 1 6 dec_alu_or $end
$var reg 1 7 dec_alu_xor $end
$var reg 32 8 exe_res[31:0] $end
$var reg 32 9 exe_alu_res[31:0] $end
$var reg 1 : exe_c $end
$var reg 1 ; exe_v $end
$var reg 1 < exe_n $end
$var reg 1 = exe_z $end
$var reg 32 > exe_mem_adr[31:0] $end
$var reg 32 ? exe_mem_data[31:0] $end
$var reg 6 @ exe_mem_dest[5:0] $end
$var reg 1 A exe_mem_lw $end
$var reg 1 B exe_mem_lb $end
$var reg 1 C exe_mem_sw $end
$var reg 1 D exe_mem_sb $end
$var reg 1 E ck $end
$var reg 1 F reset_n $end
$var reg 1 G vss $end
$var reg 1 H vdd $end
$scope module testb $end
$var reg 32 I dec_op1[31:0] $end
$var reg 32 J dec_op2[31:0] $end
$var reg 32 K dec_mem_data[31:0] $end
$var reg 6 L dec_mem_dest[5:0] $end
$var reg 1 M dec_mem_lw $end
$var reg 1 N dec_mem_lb $end
$var reg 1 O dec_mem_sw $end
$var reg 1 P dec_mem_sb $end
$var reg 1 Q dec_shift_lsl $end
$var reg 1 R dec_shift_lsr $end
$var reg 1 S dec_shift_asr $end
$var reg 1 T dec_shift_ror $end
$var reg 1 U dec_shift_rrx $end
$var reg 5 V dec_shift_val[4:0] $end
$var reg 1 W dec_cy $end
$var reg 1 X dec_comp_op1 $end
$var reg 1 Y dec_comp_op2 $end
$var reg 1 Z dec_alu_cy $end
$var reg 1 [ dec_zero_op1 $end
$var reg 1 \ dec_alu_add $end
$var reg 1 ] dec_alu_and $end
$var reg 1 ^ dec_alu_or $end
$var reg 1 _ dec_alu_xor $end
$var reg 32 ` exe_res[31:0] $end
$var reg 32 a exe_alu_res[31:0] $end
$var reg 1 b exe_c $end
$var reg 1 c exe_v $end
$var reg 1 d exe_n $end
$var reg 1 e exe_z $end
$var reg 32 f exe_mem_adr[31:0] $end
$var reg 32 g exe_mem_data[31:0] $end
$var reg 6 h exe_mem_dest[5:0] $end
$var reg 1 i exe_mem_lw $end
$var reg 1 j exe_mem_lb $end
$var reg 1 k exe_mem_sw $end
$var reg 1 l exe_mem_sb $end
$var reg 1 m ck $end
$var reg 1 n reset_n $end
$var reg 1 o vss $end
$var reg 1 p vdd $end
$var reg 32 q op2_lsl[31:0] $end
$var reg 32 r op2_lsr[31:0] $end
$var reg 32 s op2_asr[31:0] $end
$var reg 32 t op2_ror[31:0] $end
$var reg 32 u shift_asr32[31:0] $end
$var reg 32 v shift_ror32[31:0] $end
$var reg 32 w sign_op2[31:0] $end
$var reg 32 x shift_right_in[31:0] $end
$var reg 32 y op2_right[31:0] $end
$var reg 32 z op2_shift[31:0] $end
$var reg 1 { left_cy $end
$var reg 1 | right_cy $end
$var reg 1 } shift_cy $end
$var reg 32 !" op2[31:0] $end
$var reg 32 "" op1[31:0] $end
$var reg 32 #" add32[31:0] $end
$var reg 32 $" and32[31:0] $end
$var reg 32 %" or32[31:0] $end
$var reg 32 &" xor32[31:0] $end
$var reg 32 '" alu_res[31:0] $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUU $
U%
U&
U'
U(
U)
U*
U+
U,
U-
bUUUUU .
U/
U0
U1
U2
U3
U4
U5
U6
U7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
U:
U;
U<
U=
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU >
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ?
bUUUUUU @
UA
UB
UC
UD
0E
UF
UG
UH
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU I
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU J
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU K
bUUUUUU L
UM
UN
UO
UP
UQ
UR
US
UT
UU
bUUUUU V
UW
UX
UY
UZ
U[
U\
U]
U^
U_
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
Ub
Uc
Ud
Ue
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU f
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU g
bUUUUUU h
Ui
Uj
Uk
Ul
0m
Un
Uo
Up
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU q
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU r
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU s
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU t
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU u
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU v
b00000000000000000000000000000000 w
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU x
b00000000000000000000000000000000 y
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU z
U{
U|
U}
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ""
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #"
b00000000000000000000000000000000 $"
b00000000000000000000000000000000 %"
b00000000000000000000000000000000 &"
b00000000000000000000000000000000 '"
#2000000
1=
b00000000000000000000000000000000 >
1E
0F
1e
b00000000000000000000000000000000 f
1m
0n
#4000000
0E
0m
#6000000
b00000001000000000000000000000001 !
b00000000000000000000000011111111 "
0)
0*
0+
1,
0-
b01000 .
00
01
02
04
05
06
17
b11111110000000000000000000000001 8
b11111110000000000000000000000001 9
1E
b00000001000000000000000000000001 I
b00000000000000000000000011111111 J
0Q
0R
0S
1T
0U
b01000 V
0X
0Y
0Z
0\
0]
0^
1_
b11111110000000000000000000000001 `
b11111110000000000000000000000001 a
1m
b00000000000000001111111100000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b11111111000000000000000000000000 t
b11111111000000000000000000000000 y
b11111111000000000000000000000000 z
0{
1|
1}
b11111111000000000000000000000000 !"
b00000001000000000000000000000001 ""
b11111110000000000000000000000001 &"
b11111110000000000000000000000001 '"
#8000000
0E
0m
#10000000
1<
0=
b11111110000000000000000000000001 >
1E
1d
0e
b11111110000000000000000000000001 f
1m
#12000000
0E
0m
#14000000
1E
1m
