Index: u-boot-2025.01/arch/arm/mach-sunxi/board.c
===================================================================
--- u-boot-2025.01.orig/arch/arm/mach-sunxi/board.c
+++ u-boot-2025.01/arch/arm/mach-sunxi/board.c
@@ -520,3 +520,23 @@ void enable_caches(void)
 	dcache_enable();
 }
 #endif
+
+/* --- NAGAMI STRATEGY: MANUAL UART SETUP --- */
+void sunxi_gpio_setup_uart0(void)
+{
+	volatile u32 *ccu_bg = (void *)0x0200190C;
+	volatile u32 *pg_cfg2 = (void *)0x020000E0;
+	volatile u32 *pc_dat  = (void *)0x02000070;
+	volatile u32 *pc_cfg  = (void *)0x02000060;
+
+	/* 1. Open PIO Clock (Critical) */
+	setbits_le32(ccu_bg, 1 << 0);
+
+	/* 2. Configure PG17/PG18 as UART0 (Func 7) */
+	/* PG17: bits 7-4, PG18: bits 11-8. Clear 0xFF0, Set 0x770 */
+	clrsetbits_le32(pg_cfg2, 0xFF0, 0x770);
+
+	/* 3. Debug LED (PC0) - Just to show we are here */
+	clrsetbits_le32(pc_cfg, 0xF, 0x1);
+	setbits_le32(pc_dat, 0x1);
+}
