I 000049 55 5654          1496395207823 behavior
(_unit VHDL (address_alu 0 14 (behavior 0 43 ))
	(_version v98)
	(_time 1496395207824 2017.06.02 12:20:07)
	(_source (\./src/address_alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 39376e3c346e692e3d3a2c626b3e3a3c6f3f383f6a)
	(_entity
		(_time 1496395207821)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_alu_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mem_addr ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_INC ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_INC2 ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_DEC ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_DEC2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_INC ~STD_LOGIC_VECTOR{3~downto~0}~138 0 54 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_INC2 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 55 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_DEC ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_DEC2 ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PASS ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 58 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal POS1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_architecture (_string \"0000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal POS2 ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 63 (_architecture (_string \"0000000000000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal NEG1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64 (_architecture (_string \"1111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal NEG2 ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65 (_architecture (_string \"1111111111111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ZERO ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_architecture (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal alu_q ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 70 (_architecture (_uni ))))
		(_signal (_internal alu_b ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_alias((addr_wr_db)(alu_q)))(_target(2))(_sensitivity(4)))))
			(line__97(_architecture 3 0 97 (_assignment (_simple)(_target(3))(_sensitivity(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000050 55 12225         1496395207885 structure
(_unit VHDL (adv_math_unit 0 15 (structure 0 41 ))
	(_version v98)
	(_time 1496395207886 2017.06.02 12:20:07)
	(_source (\./src/adv_math_unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 777920767421256221702276662c22717f722170727122)
	(_entity
		(_time 1496395207883)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(mul
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal mul_a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal mul_b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal div_op ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal numerator ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_entity (_in ))))
				(_port (_internal denominator ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_entity (_in ))))
				(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal z_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal v_flag ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal quotient ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_entity (_out ))))
				(_port (_internal remainder ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_entity (_out ))))
			)
		)
	)
	(_instantiation mul_block 0 156 (_component mul )
		(_port
			((clk)(clk))
			((mul_a)(a_rd_db))
			((mul_b)(b_rd_db))
			((c_flag)(mul_c_flag))
			((product)(mul_product))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((mul_a)(mul_a))
				((mul_b)(mul_b))
				((c_flag)(c_flag))
				((product)(product))
			)
		)
	)
	(_instantiation div_block 0 173 (_component div )
		(_port
			((sys_rst)(sys_rst))
			((clk)(clk))
			((sync)(sync))
			((div_op)(amu_op))
			((numerator)(d_rd_db))
			((denominator)(x_rd_db))
			((div_delay_sig)(div_delay_sig))
			((z_flag)(div_z_flag))
			((v_flag)(div_v_flag))
			((c_flag)(div_c_flag))
			((quotient)(div_quotient))
			((remainder)(div_remainder))
		)
		(_use (_implicit)
			(_port
				((sys_rst)(sys_rst))
				((clk)(clk))
				((sync)(sync))
				((div_op)(div_op))
				((numerator)(numerator))
				((denominator)(denominator))
				((div_delay_sig)(div_delay_sig))
				((z_flag)(z_flag))
				((v_flag)(v_flag))
				((c_flag)(c_flag))
				((quotient)(quotient))
				((remainder)(remainder))
			)
		)
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_rd_db ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal amu_flags ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_wr_db ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DAA_OP ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal MUL_OP ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal FDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal d_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal a_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_architecture (_uni ))))
		(_signal (_internal b_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 99 (_architecture (_uni ))))
		(_signal (_internal x_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 100 (_architecture (_uni ))))
		(_signal (_internal a_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 102 (_architecture (_uni ))))
		(_signal (_internal b_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_architecture (_uni ))))
		(_signal (_internal x_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_internal (_uni ))))
		(_signal (_internal ccr_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal ccr_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal ccr_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal ccr_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal amu_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal amu_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal amu_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal amu_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal mul_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal mul_product ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 117 (_architecture (_uni ))))
		(_signal (_internal div_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal div_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal div_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal div_quotient ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal div_remainder ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_process
			(line__133(_architecture 0 0 133 (_assignment (_simple)(_alias((d_rd_db)(amu_rd_db(d_31_16))))(_target(9))(_sensitivity(5(d_31_16))))))
			(line__134(_architecture 1 0 134 (_assignment (_simple)(_alias((a_rd_db)(amu_rd_db(d_31_24))))(_target(10))(_sensitivity(5(d_31_24))))))
			(line__135(_architecture 2 0 135 (_assignment (_simple)(_alias((b_rd_db)(amu_rd_db(d_23_16))))(_target(11))(_sensitivity(5(d_23_16))))))
			(line__136(_architecture 3 0 136 (_assignment (_simple)(_alias((x_rd_db)(amu_rd_db(d_15_0))))(_target(12))(_sensitivity(5(d_15_0))))))
			(line__142(_architecture 4 0 142 (_assignment (_simple)(_alias((ccr_n_flag)(ccr_data(3))))(_simpleassign BUF)(_target(16))(_sensitivity(4(3))))))
			(line__143(_architecture 5 0 143 (_assignment (_simple)(_alias((ccr_z_flag)(ccr_data(2))))(_simpleassign BUF)(_target(17))(_sensitivity(4(2))))))
			(line__144(_architecture 6 0 144 (_assignment (_simple)(_alias((ccr_v_flag)(ccr_data(1))))(_simpleassign BUF)(_target(18))(_sensitivity(4(1))))))
			(line__145(_architecture 7 0 145 (_assignment (_simple)(_alias((ccr_c_flag)(ccr_data(0))))(_simpleassign BUF)(_target(19))(_sensitivity(4(0))))))
			(line__201(_architecture 8 0 201 (_assignment (_simple)(_target(13))(_sensitivity(3)(25(d_15_8))(30(d_15_8))))))
			(line__212(_architecture 9 0 212 (_assignment (_simple)(_target(14))(_sensitivity(3)(25(d_7_0))(30(d_7_0))))))
			(line__228(_architecture 10 0 228 (_assignment (_simple)(_target(20))(_sensitivity(3)(16)))))
			(line__239(_architecture 11 0 239 (_assignment (_simple)(_target(21))(_sensitivity(3)(17)(26)))))
			(line__250(_architecture 12 0 250 (_assignment (_simple)(_target(22))(_sensitivity(3)(18)(27)))))
			(line__261(_architecture 13 0 261 (_assignment (_simple)(_target(23))(_sensitivity(3)(24)(28)))))
			(line__272(_architecture 14 0 272 (_assignment (_simple)(_alias((amu_flags(3))(amu_n_flag)))(_target(7(3)))(_sensitivity(20)))))
			(line__273(_architecture 15 0 273 (_assignment (_simple)(_alias((amu_flags(2))(amu_z_flag)))(_target(7(2)))(_sensitivity(21)))))
			(line__274(_architecture 16 0 274 (_assignment (_simple)(_alias((amu_flags(1))(amu_v_flag)))(_target(7(1)))(_sensitivity(22)))))
			(line__275(_architecture 17 0 275 (_assignment (_simple)(_alias((amu_flags(0))(amu_c_flag)))(_target(7(0)))(_sensitivity(23)))))
			(line__281(_architecture 18 0 281 (_assignment (_simple)(_alias((amu_wr_db(d_31_24))(a_wr_db)))(_target(8(d_31_24)))(_sensitivity(13)))))
			(line__282(_architecture 19 0 282 (_assignment (_simple)(_alias((amu_wr_db(d_23_16))(b_wr_db)))(_target(8(d_23_16)))(_sensitivity(14)))))
			(line__283(_architecture 20 0 283 (_assignment (_simple)(_alias((amu_wr_db(d_15_0))(div_quotient)))(_target(8(d_15_0)))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . structure 21 -1
	)
)
I 000049 55 10623         1496395208067 behavior
(_unit VHDL (ccr 0 12 (behavior 0 57 ))
	(_version v98)
	(_time 1496395208068 2017.06.02 12:20:08)
	(_source (\./src/ccr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 333c303633656525303437672169613530343135303530)
	(_entity
		(_time 1496395207968)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal stop_cond ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal irq_cond ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal div_delay ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal set_x_msk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ccr_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal alu_cond_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal usq_cond_sel ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal alu_flags ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal amu_flags ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_entity (_in ))))
		(_port (_internal alu_cond ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal usq_cond ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~126 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooooo ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooooX ~STD_LOGIC_VECTOR{3~downto~0}~132 0 66 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooo0o ~STD_LOGIC_VECTOR{3~downto~0}~134 0 67 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooo1o ~STD_LOGIC_VECTOR{3~downto~0}~136 0 68 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooXoo ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooXXX ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooooXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 71 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooooXXXo ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 72 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooXoooo ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooXoXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 74 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oXo1oooo ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 75 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_XVXXXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 76 (_architecture (_string \"1011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_UZERO_EN ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 77 (_architecture (_string \"1100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_AMU_FLGS ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 78 (_architecture (_string \"1101"\))))
		(_signal (_internal alu_c ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal alu_v ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal alu_z ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal alu_n ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal alu_h ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal alu_a_sign ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal c_reg ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal v_reg ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal z_reg ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal n_reg ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal i_reg ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal h_reg ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal x_reg ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal s_reg ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal uz_reg ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal bls_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal ble_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal blt_sig ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((alu_c)(alu_flags(0))))(_simpleassign BUF)(_target(16))(_sensitivity(10(0))))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_alias((alu_v)(alu_flags(1))))(_simpleassign BUF)(_target(17))(_sensitivity(10(1))))))
			(line__119(_architecture 2 0 119 (_assignment (_simple)(_alias((alu_z)(alu_flags(2))))(_simpleassign BUF)(_target(18))(_sensitivity(10(2))))))
			(line__120(_architecture 3 0 120 (_assignment (_simple)(_alias((alu_n)(alu_flags(3))))(_simpleassign BUF)(_target(19))(_sensitivity(10(3))))))
			(line__121(_architecture 4 0 121 (_assignment (_simple)(_alias((alu_h)(alu_flags(4))))(_simpleassign BUF)(_target(20))(_sensitivity(10(4))))))
			(line__122(_architecture 5 0 122 (_assignment (_simple)(_alias((alu_a_sign)(alu_flags(5))))(_simpleassign BUF)(_target(21))(_sensitivity(10(5))))))
			(line__128(_architecture 6 0 128 (_process (_simple)(_target(22)(23)(24)(25)(26)(27)(28)(29)(30))(_sensitivity(0)(1)(2)(6)(7)(11)(12)(16)(17)(18)(19)(20))(_read(28)))))
			(line__340(_architecture 7 0 340 (_assignment (_simple)(_alias((ccr_data(0))(c_reg)))(_target(15(0)))(_sensitivity(22)))))
			(line__341(_architecture 8 0 341 (_assignment (_simple)(_alias((ccr_data(1))(v_reg)))(_target(15(1)))(_sensitivity(23)))))
			(line__342(_architecture 9 0 342 (_assignment (_simple)(_alias((ccr_data(2))(z_reg)))(_target(15(2)))(_sensitivity(24)))))
			(line__343(_architecture 10 0 343 (_assignment (_simple)(_alias((ccr_data(3))(n_reg)))(_target(15(3)))(_sensitivity(25)))))
			(line__344(_architecture 11 0 344 (_assignment (_simple)(_alias((ccr_data(4))(i_reg)))(_target(15(4)))(_sensitivity(26)))))
			(line__345(_architecture 12 0 345 (_assignment (_simple)(_alias((ccr_data(5))(h_reg)))(_target(15(5)))(_sensitivity(27)))))
			(line__346(_architecture 13 0 346 (_assignment (_simple)(_alias((ccr_data(6))(x_reg)))(_target(15(6)))(_sensitivity(28)))))
			(line__347(_architecture 14 0 347 (_assignment (_simple)(_alias((ccr_data(7))(s_reg)))(_target(15(7)))(_sensitivity(29)))))
			(line__352(_architecture 15 0 352 (_assignment (_simple)(_target(13))(_sensitivity(8)(21)(22)))))
			(line__362(_architecture 16 0 362 (_assignment (_simple)(_target(32))(_sensitivity(23)(24)(25)))))
			(line__363(_architecture 17 0 363 (_assignment (_simple)(_target(33))(_sensitivity(23)(25)))))
			(line__364(_architecture 18 0 364 (_assignment (_simple)(_target(31))(_sensitivity(22)(24)))))
			(line__370(_architecture 19 0 370 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(5)(9)(22)(23)(24)(25)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 10921         1496395208151 behavior
(_unit VHDL (data_alu 0 12 (behavior 0 45 ))
	(_version v98)
	(_time 1496395208152 2017.06.02 12:20:08)
	(_source (\./src/data_alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 818e858f81d7d197d586c7dbd187d2868487858780)
	(_entity
		(_time 1496395208137)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal alu_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal alu_mode ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal alu_cond ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal alu_flags ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_PLUS_B ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_PLUS_NOT_B ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_AND_B ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_AND_NOT_B ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_OR_B ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_XOR_B ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LSHIFT_A ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 58 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal RSHIFT_A ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 59 (_architecture (_string \"111"\))))
		(_constant (_internal MODE_8 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture ((i 2)))))
		(_constant (_internal MODE_16 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_a_plus_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal sig_a_plus_not_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal sig_a_and_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal sig_a_and_not_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal sig_a_or_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal sig_a_xor_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal sig_lshift_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal sig_rshift_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal sig_cin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal sig_cout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal sig_vout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal sig_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal sig_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal sig_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal sig_cond ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal sig_c8 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sig_v8 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal sig_z8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal sig_n8 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal sig_h8 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal sig_a8 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal sig_c16 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal sig_v16 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal sig_z16 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal sig_n16 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal sig_h16 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sig_a16 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((sig_a)(alu_a)))(_target(18))(_sensitivity(3)))))
			(line__117(_architecture 1 0 117 (_assignment (_simple)(_target(19))(_sensitivity(0)(4)))))
			(line__122(_architecture 2 0 122 (_assignment (_simple)(_target(21))(_sensitivity(0)(2)))))
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(9))(_sensitivity(18)(19)))))
			(line__129(_architecture 4 0 129 (_assignment (_simple)(_target(11))(_sensitivity(18)(19)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_target(12))(_sensitivity(18)(19)))))
			(line__132(_architecture 6 0 132 (_assignment (_simple)(_alias((sig_a_and_not_b)(sig_a_and_b)))(_target(10))(_sensitivity(9)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_alias((sig_cin)(sig_cout(d_14_0))(sig_cond)))(_target(15))(_sensitivity(16(d_14_0))(21)))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(16))(_sensitivity(9)(11)(15)))))
			(line__140(_architecture 9 0 140 (_assignment (_simple)(_target(7))(_sensitivity(12)(15)))))
			(line__141(_architecture 10 0 141 (_assignment (_simple)(_target(17(d_15_1)))(_sensitivity(16(d_14_0))(16(d_15_1))))))
			(line__143(_architecture 11 0 143 (_assignment (_simple)(_alias((sig_a_plus_not_b)(sig_a_plus_b)))(_target(8))(_sensitivity(7)))))
			(line__149(_architecture 12 0 149 (_assignment (_simple)(_alias((sig_lshift_a)(sig_a(d_14_0))(sig_cond)))(_target(13))(_sensitivity(18(d_14_0))(21)))))
			(line__151(_architecture 13 0 151 (_assignment (_simple)(_alias((sig_rshift_a(d_15_8))(sig_cond)(sig_a(d_15_9))))(_target(14(d_15_8)))(_sensitivity(18(d_15_9))(21)))))
			(line__153(_architecture 14 0 153 (_assignment (_simple)(_target(14(d_7_0)))(_sensitivity(1)(18(8))(18(d_7_1))(21)))))
			(line__161(_architecture 15 0 161 (_assignment (_simple)(_target(20))(_sensitivity(0)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__171(_architecture 16 0 171 (_assignment (_simple)(_alias((alu_q)(sig_q)))(_target(5))(_sensitivity(20)))))
			(line__177(_architecture 17 0 177 (_assignment (_simple)(_target(22))(_sensitivity(0)(16(7))(18(0))(18(7))))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(23))(_sensitivity(0)(17(7))))))
			(line__189(_architecture 19 0 189 (_assignment (_simple)(_target(24))(_sensitivity(20(d_7_0))))))
			(line__191(_architecture 20 0 191 (_assignment (_simple)(_alias((sig_n8)(sig_q(7))))(_simpleassign BUF)(_target(25))(_sensitivity(20(7))))))
			(line__193(_architecture 21 0 193 (_assignment (_simple)(_alias((sig_h8)(sig_cout(3))))(_simpleassign BUF)(_target(26))(_sensitivity(16(3))))))
			(line__195(_architecture 22 0 195 (_assignment (_simple)(_alias((sig_a8)(sig_a(7))))(_simpleassign BUF)(_target(27))(_sensitivity(18(7))))))
			(line__201(_architecture 23 0 201 (_assignment (_simple)(_target(28))(_sensitivity(0)(16(15))(18(0))(18(15))))))
			(line__208(_architecture 24 0 208 (_assignment (_simple)(_target(29))(_sensitivity(0)(17(15))))))
			(line__213(_architecture 25 0 213 (_assignment (_simple)(_target(30))(_sensitivity(20)))))
			(line__215(_architecture 26 0 215 (_assignment (_simple)(_alias((sig_n16)(sig_q(15))))(_simpleassign BUF)(_target(31))(_sensitivity(20(15))))))
			(line__217(_architecture 27 0 217 (_assignment (_simple)(_alias((sig_h16)(sig_cout(3))))(_simpleassign BUF)(_target(32))(_sensitivity(16(3))))))
			(line__219(_architecture 28 0 219 (_assignment (_simple)(_alias((sig_a16)(sig_a(15))))(_simpleassign BUF)(_target(33))(_sensitivity(18(15))))))
			(line__225(_architecture 29 0 225 (_assignment (_simple)(_target(6(0)))(_sensitivity(1)(22)(28)))))
			(line__226(_architecture 30 0 226 (_assignment (_simple)(_target(6(1)))(_sensitivity(1)(23)(29)))))
			(line__227(_architecture 31 0 227 (_assignment (_simple)(_target(6(2)))(_sensitivity(1)(24)(30)))))
			(line__228(_architecture 32 0 228 (_assignment (_simple)(_target(6(3)))(_sensitivity(1)(25)(31)))))
			(line__229(_architecture 33 0 229 (_assignment (_simple)(_target(6(4)))(_sensitivity(1)(26)(32)))))
			(line__230(_architecture 34 0 230 (_assignment (_simple)(_target(6(5)))(_sensitivity(1)(27)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 35 -1
	)
)
I 000049 55 9243          1496395208223 behavior
(_unit VHDL (div 0 14 (behavior 0 53 ))
	(_version v98)
	(_time 1496395208224 2017.06.02 12:20:08)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code dfd0db8d80898dc9dbd8d78bc9858ad9d6d8d9d9dbd9d6)
	(_entity
		(_time 1496395208221)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal div_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal numerator ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal denominator ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal z_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal v_flag ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal quotient ~STD_LOGIC_VECTOR{15~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal remainder ~STD_LOGIC_VECTOR{15~downto~0}~126 0 43 (_entity (_out ))))
		(_type (_internal state_type 0 60 (_enum1 div_cycle_00 div_cycle_01 div_cycle_02 div_cycle_03 div_cycle_04 (_to (i 0)(i 4)))))
		(_constant (_internal DIV_REG ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture ((i 2)))))
		(_constant (_internal DIV_INIT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal FDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~132 0 73 (_architecture (_string \"11"\))))
		(_signal (_internal div_state_reg state_type 0 75 (_architecture (_uni ))))
		(_signal (_internal div_state_nxt state_type 0 76 (_architecture (_uni ))))
		(_signal (_internal div_mux_sel ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal div_reg_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal div_delay_reg ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal div_delay_nxt ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal d_bus_in ~STD_LOGIC_VECTOR{16~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal a_bus_init ~STD_LOGIC_VECTOR{16~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal a_bus_in ~STD_LOGIC_VECTOR{16~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal a_bus_00 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal a_bus_01 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal a_bus_02 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal a_bus_03 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal a_bus_reg ~STD_LOGIC_VECTOR{16~downto~0}~13 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal q_bus_init ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_architecture (_uni ))))
		(_signal (_internal q_bus_in ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal q_bus_00 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal q_bus_01 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal q_bus_02 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal q_bus_03 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal q_bus_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal a_tmp_00 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal a_tmp_01 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal a_tmp_02 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal a_tmp_03 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal a_correct ~STD_LOGIC_VECTOR{16~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal quotient_vec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 108 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_process (_simple)(_target(13)(14)(15)(17)(19)(26))(_sensitivity(12)(2)(3)(4)))))
			(line__184(_architecture 1 0 184 (_process (_target(12)(16))(_sensitivity(13)(17)(0)(1)))))
			(line__211(_architecture 2 0 211 (_assignment (_simple)(_target(18))(_sensitivity(5)))))
			(line__212(_architecture 3 0 212 (_assignment (_simple)(_target(20))(_sensitivity(14)(19)(25)))))
			(line__213(_architecture 4 0 213 (_assignment (_simple)(_target(27))(_sensitivity(14)(26)(32)))))
			(line__219(_architecture 5 0 219 (_assignment (_simple)(_target(28))(_sensitivity(20(16))(27(d_14_0))))))
			(line__220(_architecture 6 0 220 (_assignment (_simple)(_alias((a_tmp_00)(a_bus_in(d_15_0))(q_bus_in(15))))(_target(33))(_sensitivity(20(d_15_0))(27(15))))))
			(line__221(_architecture 7 0 221 (_assignment (_simple)(_target(21))(_sensitivity(18)(20(16))(33)))))
			(line__227(_architecture 8 0 227 (_assignment (_simple)(_target(29))(_sensitivity(21(16))(28(d_14_0))))))
			(line__228(_architecture 9 0 228 (_assignment (_simple)(_alias((a_tmp_01)(a_bus_00(d_15_0))(q_bus_00(15))))(_target(34))(_sensitivity(21(d_15_0))(28(15))))))
			(line__229(_architecture 10 0 229 (_assignment (_simple)(_target(22))(_sensitivity(18)(21(16))(34)))))
			(line__235(_architecture 11 0 235 (_assignment (_simple)(_target(30))(_sensitivity(22(16))(29(d_14_0))))))
			(line__236(_architecture 12 0 236 (_assignment (_simple)(_alias((a_tmp_02)(a_bus_01(d_15_0))(q_bus_01(15))))(_target(35))(_sensitivity(22(d_15_0))(29(15))))))
			(line__237(_architecture 13 0 237 (_assignment (_simple)(_target(23))(_sensitivity(18)(22(16))(35)))))
			(line__243(_architecture 14 0 243 (_assignment (_simple)(_target(31))(_sensitivity(23(16))(30(d_14_0))))))
			(line__244(_architecture 15 0 244 (_assignment (_simple)(_alias((a_tmp_03)(a_bus_02(d_15_0))(q_bus_02(15))))(_target(36))(_sensitivity(23(d_15_0))(30(15))))))
			(line__245(_architecture 16 0 245 (_assignment (_simple)(_target(24))(_sensitivity(18)(23(16))(36)))))
			(line__251(_architecture 17 0 251 (_process (_target(25)(32))(_sensitivity(15)(24)(31)(1)))))
			(line__275(_architecture 18 0 275 (_assignment (_simple)(_target(38))(_sensitivity(25(16))(32(d_14_0))))))
			(line__276(_architecture 19 0 276 (_assignment (_simple)(_alias((quotient)(quotient_vec)))(_target(10))(_sensitivity(38)))))
			(line__277(_architecture 20 0 277 (_assignment (_simple)(_target(37))(_sensitivity(18)(25)))))
			(line__278(_architecture 21 0 278 (_assignment (_simple)(_target(11))(_sensitivity(25(d_15_0))(25(16))(37(d_15_0))))))
			(line__284(_architecture 22 0 284 (_assignment (_simple)(_target(7))(_sensitivity(38)))))
			(line__285(_architecture 23 0 285 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)))))
			(line__286(_architecture 24 0 286 (_assignment (_simple)(_target(9))(_sensitivity(5)))))
			(line__290(_architecture 25 0 290 (_assignment (_simple)(_alias((div_delay_sig)(div_delay_reg)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 26 -1
	)
)
I 000049 55 7447          1496395208337 behavior
(_unit VHDL (mapper 0 13 (behavior 0 29 ))
	(_version v98)
	(_time 1496395208338 2017.06.02 12:20:08)
	(_source (\./src/mapper.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 3d326838686b692a3d393e3f2f67383b3c3a3d3a3d3b38)
	(_entity
		(_time 1496395208305)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal opcode ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_a_vector ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_b_vector ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_c_vector ~STD_LOGIC_VECTOR{7~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_d_vector ~STD_LOGIC_VECTOR{7~downto~0}~128 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_e_vector ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_f_vector ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_g_vector ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_h_vector ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 24 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__273(_architecture 1 0 273 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__449(_architecture 2 0 449 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__518(_architecture 3 0 518 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__579(_architecture 4 0 579 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__591(_architecture 5 0 591 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__603(_architecture 6 0 603 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__612(_architecture 7 0 612 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 33751811 )
		(33686274 33686274 )
		(33686274 50463490 )
		(33686274 50529026 )
		(33686274 50463235 )
		(33686274 33751555 )
		(33686274 50528771 )
		(33686274 33686275 )
		(33686274 50463491 )
		(33686274 50529027 )
		(50463490 50463234 )
		(50463490 33751554 )
		(50463490 50528770 )
		(50463490 33686274 )
		(50463490 50463490 )
		(50463490 33751810 )
		(50463490 50529026 )
		(50463490 33686019 )
		(33686018 50529027 )
		(50463490 50463235 )
		(50463490 33751555 )
		(33686018 50529026 )
		(50463490 50528771 )
		(33686018 50463235 )
		(50463490 33686275 )
		(50463234 50528771 )
		(33751554 50528770 )
		(50463490 50463491 )
		(50463490 50529027 )
		(33751810 33686018 )
		(33751810 33751554 )
		(33751810 33686274 )
		(33751810 50463490 )
		(33751810 50529026 )
		(33751810 33686019 )
		(33751810 50463235 )
		(33751810 50463491 )
		(33751810 33751811 )
		(50529026 33686018 )
		(50529026 50529026 )
		(50529026 33751555 )
		(50529026 50528771 )
		(50529026 33751811 )
		(33686019 33686018 )
		(33686019 50463234 )
		(33686019 33751554 )
		(33686019 50528770 )
		(33686019 33686274 )
		(33686019 50463490 )
		(33686019 33751810 )
		(33686019 50529026 )
		(33686019 33686019 )
		(33686019 50463235 )
		(33686019 33751555 )
		(33686019 50528771 )
		(33686019 33686275 )
		(33686019 50463491 )
		(33686019 33751811 )
		(33686019 50529027 )
		(50463235 33686018 )
		(50463235 50463234 )
		(50463235 33751554 )
		(50463235 50528770 )
		(50463235 33686274 )
		(50463235 50463490 )
		(33751554 50463234 )
		(50463234 50463490 )
		(50463234 50463235 )
		(33686018 50463491 )
		(33686018 33751811 )
		(50463235 33751810 )
		(50463234 50463234 )
		(50463234 50528770 )
		(50463234 33751811 )
		(50463234 50529026 )
		(33686018 50528771 )
		(50463235 50528771 )
		(50528771 33686275 )
		(50528771 33751811 )
		(33686275 33751554 )
		(33686275 33686274 )
		(50463235 50463491 )
		(50463235 33751811 )
		(50463235 50529027 )
		(33751555 50463234 )
		(33751555 50528770 )
		(33751555 50463490 )
		(33751555 50529026 )
		(33751555 50463235 )
		(33751555 50528771 )
		(33751555 50463491 )
		(33751555 50529027 )
		(50528771 50463234 )
		(50528771 50528770 )
		(50528771 50463490 )
		(50528771 50529026 )
		(50528771 50463235 )
		(33686275 33751810 )
		(33686275 50529026 )
		(33686275 33686019 )
		(33686275 50463235 )
		(33686275 33751555 )
		(33686275 50528771 )
		(33686275 33686275 )
		(33686275 50463491 )
		(33686275 33751811 )
		(33686275 50529027 )
		(50463491 33686018 )
		(50463491 50463234 )
		(50463491 33751554 )
		(50463491 50528770 )
		(50463491 33686274 )
		(50463491 50463490 )
		(50463491 50529026 )
		(50463491 33686019 )
		(50463491 50463235 )
		(50463491 50528771 )
		(50463491 33686275 )
		(50463491 50463491 )
		(50463491 33751811 )
		(50463491 50529027 )
		(50528771 50528771 )
		(33751811 50528770 )
		(50463491 33751555 )
		(33751811 50463234 )
		(33751811 33686274 )
		(33751811 50463490 )
		(33751811 33751810 )
		(33751811 50529026 )
		(33751811 33686019 )
		(33751811 50463235 )
		(33751811 33751555 )
		(33751811 50528771 )
		(33751811 50463491 )
		(33751811 33751811 )
		(33751811 50529027 )
		(50529027 33686018 )
		(50529027 50463234 )
		(50529027 50528770 )
		(33751811 33686275 )
		(50529027 33751554 )
		(50529027 50463490 )
		(33686274 33751811 )
		(50463490 33686018 )
		(33751554 50463491 )
		(50463490 33751811 )
		(33751810 33751810 )
		(33751810 50528771 )
		(33751810 50529027 )
		(50529026 33686019 )
		(50528770 50528770 )
		(33751554 33686274 )
		(50463235 33686019 )
		(33751554 50463490 )
		(50528770 33686018 )
		(33751554 50463235 )
		(33751554 50529026 )
		(33751554 50528771 )
		(33751811 33686018 )
		(50529027 33686274 )
		(50529027 33751810 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 33751555 )
		(50528770 33686019 )
		(50528770 50463491 )
		(50463491 33751810 )
		(50528770 50529027 )
		(33686274 33751554 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 8897          1496395208584 behavior
(_unit VHDL (memory_controller 0 15 (behavior 0 57 ))
	(_version v98)
	(_time 1496395208585 2017.06.02 12:20:08)
	(_source (\./src/memory_controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 373861323560372161313c652e6e303134316131623033)
	(_entity
		(_time 1496395208483)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal wr_data_oe ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal mem_wait ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal address_bus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rd_data_bus ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wr_data_bus ~STD_LOGIC_VECTOR{7~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal func_sel ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal address_alu_q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_alu_q ~STD_LOGIC_VECTOR{15~downto~0}~126 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rd_data_out ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal opcode_out ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 50 (_entity (_out ))))
		(_type (_internal state_type 0 62 (_enum1 mem_cycle_0 mem_cycle_1 mem_cycle_2 mem_cycle_3 (_to (i 0)(i 3)))))
		(_signal (_internal state_reg state_type 0 70 (_architecture (_uni ))))
		(_signal (_internal state_nxt state_type 0 71 (_architecture (_uni ))))
		(_signal (_internal sync_nxt ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sync_reg ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wait_nxt ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal wait_reg ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal address_load ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal address_inc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal address_bus_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal wr_data_oe_nxt ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal wr_data_oe_reg ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal wr_data_lo_load ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal wr_data_hi_load ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal wr_en_nxt ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal wr_en_reg ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wr_data_bus_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal rd_data_load ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal rd_data_hi_load ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal rd_en_nxt ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal rd_en_reg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal rd_data_hi_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal rd_data_out_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal opcode_load ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal opcode_out_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 101 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal IDLE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_BYTE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 104 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal WRITE_BYTE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 105 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_WORD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 106 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal WRITE_WORD ~STD_LOGIC_VECTOR{2~downto~0}~138 0 107 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_OPCODE ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 108 (_architecture (_string \"101"\))))
		(_process
			(line__118(_architecture 0 0 118 (_process (_simple)(_target(16)(17)(19)(21)(22)(24)(26)(27)(28)(31)(32)(33)(37))(_sensitivity(6)(10)(15)(20)))))
			(line__301(_architecture 1 0 301 (_process (_target(15)(20)(23)(25)(30)(34(0))(35)(36(d_7_0))(36(d_15_8))(38))(_sensitivity(0)(1)(8)(11)(12)(16)(19)(21)(22)(24)(26)(27)(31)(32)(33)(35)(37)(23))(_dssslsensitivity 17))))
			(line__376(_architecture 2 0 376 (_process (_target(18)(29)(34(1)))(_sensitivity(0)(1)(17)(28)(34)))))
			(line__413(_architecture 3 0 413 (_assignment (_simple)(_alias((sync)(sync_reg)))(_simpleassign BUF)(_target(2))(_sensitivity(18)))))
			(line__414(_architecture 4 0 414 (_assignment (_simple)(_target(5))(_sensitivity(34(1))(34(0))))))
			(line__415(_architecture 5 0 415 (_assignment (_simple)(_alias((wr_en)(wr_en_reg)))(_simpleassign BUF)(_target(4))(_sensitivity(29)))))
			(line__416(_architecture 6 0 416 (_assignment (_simple)(_alias((wr_data_oe)(wr_data_oe_reg)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__417(_architecture 7 0 417 (_assignment (_simple)(_alias((address_bus)(address_bus_reg)))(_target(7))(_sensitivity(23)))))
			(line__418(_architecture 8 0 418 (_assignment (_simple)(_alias((wr_data_bus)(wr_data_bus_reg)))(_target(9))(_sensitivity(30)))))
			(line__419(_architecture 9 0 419 (_assignment (_simple)(_alias((rd_data_out)(rd_data_out_reg)))(_target(13))(_sensitivity(36)))))
			(line__420(_architecture 10 0 420 (_assignment (_simple)(_alias((opcode_out)(opcode_out_reg)))(_target(14))(_sensitivity(38)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 11 -1
	)
)
I 000049 55 7736          1496395208684 behavior
(_unit VHDL (microsquencer 0 14 (behavior 0 40 ))
	(_version v98)
	(_time 1496395208685 2017.06.02 12:20:08)
	(_source (\./src/microsquencer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 949bc29b99c3c383c7c1d2cfc693959391929192c1)
	(_entity
		(_time 1496395208668)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal condition ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal true_false ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal micro_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal branch_vector ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_a_vector ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_b_vector ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_c_vector ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_d_vector ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_e_vector ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_f_vector ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_g_vector ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_h_vector ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal micro_prog_addr ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal reset_vector ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal state_reg ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_architecture (_uni ))))
		(_signal (_internal state_nxt ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal state_inc ~STD_LOGIC_VECTOR{7~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal return_reg ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48 (_architecture (_uni ))))
		(_signal (_internal return_nxt ~STD_LOGIC_VECTOR{7~downto~0}~132 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CONTINUE_OP ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 54 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CALL_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 55 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal RETURN_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_A_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_B_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 58 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_C_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 59 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_D_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 60 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_E_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 61 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_F_OP ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 62 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_G_OP ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_H_OP ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 64 (_architecture (_string \"1011"\))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
			(line__71(_architecture 1 0 71 (_process (_simple)(_target(17)(20))(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(16)(18)(19)))))
			(line__152(_architecture 2 0 152 (_process (_target(16)(19))(_sensitivity(0)(1)(2)(17)(20)))))
			(line__178(_architecture 3 0 178 (_assignment (_simple)(_target(15))(_sensitivity(2)(16)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 2910          1496395208739 behavior
(_unit VHDL (mul 0 14 (behavior 0 43 ))
	(_version v98)
	(_time 1496395208740 2017.06.02 12:20:08)
	(_source (\./src/mul.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d3dc8580d584d4c58282c689d1d587d4d6d580d587)
	(_entity
		(_time 1496395208737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal mul_a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal mul_b ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_in ))))
		(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal a_int ~UNSIGNED{7~downto~0}~13 0 50 (_internal (_uni ))))
		(_signal (_internal b_int ~UNSIGNED{7~downto~0}~13 0 51 (_internal (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal q_int ~UNSIGNED{15~downto~0}~13 0 52 (_internal (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal product_nxt ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal product_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(8))(_sensitivity(1)(2)))))
			(line__79(_architecture 1 0 79 (_process (_target(9))(_sensitivity(0)(8)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_alias((c_flag)(product_reg(7))))(_simpleassign BUF)(_target(3))(_sensitivity(9(7))))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((product)(product_reg)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 12549         1496395208808 behavior
(_unit VHDL (register_array 0 15 (behavior 0 58 ))
	(_version v98)
	(_time 1496395208809 2017.06.02 12:20:08)
	(_source (\./src/register_array.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 111f10161546420718171045054b451613144717101613)
	(_entity
		(_time 1496395208806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal irq_vector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mem_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_sel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_a_sel ~STD_LOGIC_VECTOR{3~downto~0}~126 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_b_sel ~STD_LOGIC_VECTOR{3~downto~0}~128 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_wr_sel ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_wr_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_wr_db ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_db ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_a_db ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_b_db ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_rd_db ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_ZERO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_A ~STD_LOGIC_VECTOR{1~downto~0}~132 0 61 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_D ~STD_LOGIC_VECTOR{1~downto~0}~134 0 62 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_DX ~STD_LOGIC_VECTOR{1~downto~0}~136 0 63 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ZERO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TMP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal EA ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PC ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 73 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_U16 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_U8 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 76 (_architecture (_string \"1011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_S8 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 77 (_architecture (_string \"1100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CCR ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_string \"1101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal IRQ_VEC ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 79 (_architecture (_string \"1110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TRAP_VEC ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 80 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_reg_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal b_reg_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal mem_u16_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal mem_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal mem_s8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal ccr_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal tmp_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal ea_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal pc_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal sp_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal y_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal x_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_architecture (_uni ))))
		(_signal (_internal d_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal b_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal a_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_architecture (_uni ))))
		(_process
			(line__102(_architecture 0 0 102 (_process (_simple)(_target(23)(24)(25)(26)(27)(28)(30)(31))(_sensitivity(0)(1)(2)(5)(8)(9)(10)(11)))))
			(line__208(_architecture 1 0 208 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__210(_architecture 2 0 210 (_assignment (_simple)(_target(17))(_sensitivity(31)))))
			(line__211(_architecture 3 0 211 (_assignment (_simple)(_target(18))(_sensitivity(30)))))
			(line__213(_architecture 4 0 213 (_assignment (_simple)(_alias((d_reg)(a_reg)(b_reg)))(_target(29))(_sensitivity(30)(31)))))
			(line__215(_architecture 5 0 215 (_assignment (_simple)(_alias((mem_u16_sig)(mem_data)))(_target(19))(_sensitivity(4)))))
			(line__217(_architecture 6 0 217 (_assignment (_simple)(_target(20))(_sensitivity(4(d_7_0))))))
			(line__219(_architecture 7 0 219 (_assignment (_simple)(_alias((mem_s8_sig)(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(d_7_0))))(_target(21))(_sensitivity(4(d_7_0))(4(7))))))
			(line__234(_architecture 8 0 234 (_assignment (_simple)(_target(14))(_sensitivity(3)(6)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__258(_architecture 9 0 258 (_assignment (_simple)(_target(15))(_sensitivity(3)(7)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__282(_architecture 10 0 282 (_assignment (_simple)(_target(13))(_sensitivity(3)(5)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__306(_architecture 11 0 306 (_assignment (_simple)(_alias((amu_rd_db(d_31_24))(a_reg)))(_target(16(d_31_24)))(_sensitivity(31)))))
			(line__307(_architecture 12 0 307 (_assignment (_simple)(_alias((amu_rd_db(d_23_16))(b_reg)))(_target(16(d_23_16)))(_sensitivity(30)))))
			(line__308(_architecture 13 0 308 (_assignment (_simple)(_alias((amu_rd_db(d_15_0))(x_reg)))(_target(16(d_15_0)))(_sensitivity(28)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 33686019 )
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 10788         1496395208985 behavior
(_unit VHDL (reset_irq_handler 0 51 (behavior 0 95 ))
	(_version v98)
	(_time 1496395208986 2017.06.02 12:20:08)
	(_source (\./src/reset_irq_handler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code cdc3cc989c9b9adbc8cbce9a8b9795cacfcaccc89bcbc5)
	(_entity
		(_time 1496395208885)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal nreset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in )(_event))))
		(_port (_internal cop_sig ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal clm_sig ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ipsel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 66 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 68 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dev_irq ~STD_LOGIC_VECTOR{15~downto~0}~12 0 70 (_entity (_in ))))
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal stop_cond ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_port (_internal irq_cond ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal set_x_msk ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal irq_vec ~STD_LOGIC_VECTOR{15~downto~0}~122 0 85 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RST_VEC ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100 (_architecture (_string \"11111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CLM_VEC ~STD_LOGIC_VECTOR{7~downto~0}~132 0 101 (_architecture (_string \"11111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal COP_VEC ~STD_LOGIC_VECTOR{7~downto~0}~134 0 102 (_architecture (_string \"11111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_00_VEC ~STD_LOGIC_VECTOR{7~downto~0}~136 0 103 (_architecture (_string \"11110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_01_VEC ~STD_LOGIC_VECTOR{7~downto~0}~138 0 104 (_architecture (_string \"11110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_02_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 105 (_architecture (_string \"11110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_03_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 106 (_architecture (_string \"11101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_04_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 107 (_architecture (_string \"11101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_05_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 108 (_architecture (_string \"11101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_06_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 109 (_architecture (_string \"11101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_07_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 110 (_architecture (_string \"11100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_08_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 111 (_architecture (_string \"11100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_09_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 112 (_architecture (_string \"11100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_10_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113 (_architecture (_string \"11100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_11_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 114 (_architecture (_string \"11011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_12_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 115 (_architecture (_string \"11011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_13_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 116 (_architecture (_string \"11011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_14_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 117 (_architecture (_string \"11011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_15_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 118 (_architecture (_string \"11010110"\))))
		(_signal (_internal ccr_x ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal ccr_i ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal ccr_s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal set_x_msk_nxt ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal set_x_msk_reg ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal irq_cond_nxt ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal irq_cond_reg ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal stop_cond_reg ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal irq_vec_nxt ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 132 (_architecture (_uni ))))
		(_signal (_internal irq_vec_reg ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 133 (_architecture (_uni ))))
		(_signal (_internal priority_irq ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal priority_vec ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 136 (_architecture (_uni ))))
		(_signal (_internal sys_rst_reg ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal rst_reg ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal clm_reg ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal cop_reg ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal rst_sreg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 142 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_process (_target(24)(25)(26)(27)(28(1))(28(0)))(_sensitivity(0)(1)(2)(3)(28)))))
			(line__193(_architecture 1 0 193 (_assignment (_simple)(_alias((sys_rst)(sys_rst_reg)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__201(_architecture 2 0 201 (_assignment (_simple)(_alias((ccr_s)(ccr_data(7))))(_simpleassign BUF)(_target(14))(_sensitivity(5(7))))))
			(line__203(_architecture 3 0 203 (_process (_target(19))(_sensitivity(1)(6)(13)(14)))))
			(line__227(_architecture 4 0 227 (_assignment (_simple)(_alias((stop_cond)(stop_cond_reg)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__234(_architecture 5 0 234 (_assignment (_simple)(_alias((ccr_i)(ccr_data(4))))(_simpleassign BUF)(_target(13))(_sensitivity(5(4))))))
			(line__235(_architecture 6 0 235 (_assignment (_simple)(_alias((ccr_x)(ccr_data(6))))(_simpleassign BUF)(_target(12))(_sensitivity(5(6))))))
			(line__237(_architecture 7 0 237 (_assignment (_simple)(_target(22))(_sensitivity(4)(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(15))(6(14))(6(13))(6(12))(6(11))))))
			(line__256(_architecture 8 0 256 (_assignment (_simple)(_target(23))(_sensitivity(4)))))
			(line__275(_architecture 9 0 275 (_process (_simple)(_target(15)(17)(20))(_sensitivity(6)(12)(13)(16)(21)(22)(23)(25)(26)(27)))))
			(line__398(_architecture 10 0 398 (_process (_target(16)(18)(21))(_sensitivity(1)(15)(17)(20)))))
			(line__417(_architecture 11 0 417 (_assignment (_simple)(_alias((set_x_msk)(set_x_msk_reg)))(_simpleassign BUF)(_target(10))(_sensitivity(16)))))
			(line__418(_architecture 12 0 418 (_assignment (_simple)(_alias((irq_cond)(irq_cond_reg)))(_simpleassign BUF)(_target(9))(_sensitivity(18)))))
			(line__419(_architecture 13 0 419 (_assignment (_simple)(_target(11))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(771 )
		(50529027 50529027 )
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 6432          1496395209069 behavior
(_unit VHDL (vector_split 0 12 (behavior 0 82 ))
	(_version v98)
	(_time 1496395209070 2017.06.02 12:20:09)
	(_source (\./src/vector_split.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b15191c4c4c4c0c17195d40481e4d1c181c1b1d48)
	(_entity
		(_time 1496395209054)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{55~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 55)(i 0))))))
		(_port (_internal micro_prog_data ~STD_LOGIC_VECTOR{55~downto~0}~12 0 21 (_entity (_in ))))
		(_port (_internal true_false ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal micro_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal branch_addr ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ccr_op ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal alu_cond_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal usq_cond_sel ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_sel ~STD_LOGIC_VECTOR{3~downto~0}~124 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_a_sel ~STD_LOGIC_VECTOR{3~downto~0}~126 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_b_sel ~STD_LOGIC_VECTOR{3~downto~0}~128 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_wr_sel ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_alu_op ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 52 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal data_alu_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 58 (_entity (_out ))))
		(_port (_internal data_alu_mode ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mem_func_sel ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1216 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_op ~STD_LOGIC_VECTOR{1~downto~0}~1216 0 71 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_wr_sel ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 72 (_entity (_out ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_alias((micro_op)(micro_prog_data(d_55_52))))(_target(2))(_sensitivity(0(d_55_52))))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((true_false)(micro_prog_data(51))))(_simpleassign BUF)(_target(1))(_sensitivity(0(51))))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_alias((branch_addr)(micro_prog_data(d_50_43))))(_target(3))(_sensitivity(0(d_50_43))))))
			(line__100(_architecture 3 0 100 (_assignment (_simple)(_alias((ccr_op)(micro_prog_data(d_42_38))))(_target(4))(_sensitivity(0(d_42_38))))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_alias((alu_cond_sel)(micro_prog_data(d_37_36))))(_target(5))(_sensitivity(0(d_37_36))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((usq_cond_sel)(micro_prog_data(d_35_32))))(_target(6))(_sensitivity(0(d_35_32))))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_alias((addr_sel)(micro_prog_data(d_31_28))))(_target(7))(_sensitivity(0(d_31_28))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_alias((data_a_sel)(micro_prog_data(d_27_24))))(_target(8))(_sensitivity(0(d_27_24))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((data_b_sel)(micro_prog_data(d_23_20))))(_target(9))(_sensitivity(0(d_23_20))))))
			(line__111(_architecture 9 0 111 (_assignment (_simple)(_alias((data_wr_sel)(micro_prog_data(d_19_16))))(_target(10))(_sensitivity(0(d_19_16))))))
			(line__117(_architecture 10 0 117 (_assignment (_simple)(_alias((addr_alu_op)(micro_prog_data(d_15_12))))(_target(11))(_sensitivity(0(d_15_12))))))
			(line__123(_architecture 11 0 123 (_assignment (_simple)(_alias((data_alu_op)(micro_prog_data(d_11_9))))(_target(12))(_sensitivity(0(d_11_9))))))
			(line__124(_architecture 12 0 124 (_assignment (_simple)(_alias((data_alu_mode)(micro_prog_data(8))))(_simpleassign BUF)(_target(13))(_sensitivity(0(8))))))
			(line__130(_architecture 13 0 130 (_assignment (_simple)(_alias((mem_func_sel)(micro_prog_data(d_7_5))))(_target(14))(_sensitivity(0(d_7_5))))))
			(line__136(_architecture 14 0 136 (_assignment (_simple)(_alias((amu_op)(micro_prog_data(d_4_3))))(_target(15))(_sensitivity(0(d_4_3))))))
			(line__137(_architecture 15 0 137 (_assignment (_simple)(_alias((amu_wr_sel)(micro_prog_data(d_2_1))))(_target(16))(_sensitivity(0(d_2_1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 16 -1
	)
)
I 000050 55 11767         1496395209573 structure
(_unit VHDL (adv_math_unit 0 15 (structure 0 41 ))
	(_version v98)
	(_time 1496395209574 2017.06.02 12:20:09)
	(_source (\./src/adv_math_unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0f0008095d595d1a59085a0e1e545a09070a59080a095a)
	(_entity
		(_time 1496395207882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(mul
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal mul_a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal mul_b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal div_op ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal numerator ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_entity (_in ))))
				(_port (_internal denominator ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_entity (_in ))))
				(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal z_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal v_flag ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal quotient ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_entity (_out ))))
				(_port (_internal remainder ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_entity (_out ))))
			)
		)
	)
	(_instantiation mul_block 0 156 (_component mul )
		(_port
			((clk)(clk))
			((mul_a)(a_rd_db))
			((mul_b)(b_rd_db))
			((c_flag)(mul_c_flag))
			((product)(mul_product))
		)
		(_use (_entity . mul)
		)
	)
	(_instantiation div_block 0 173 (_component div )
		(_port
			((sys_rst)(sys_rst))
			((clk)(clk))
			((sync)(sync))
			((div_op)(amu_op))
			((numerator)(d_rd_db))
			((denominator)(x_rd_db))
			((div_delay_sig)(div_delay_sig))
			((z_flag)(div_z_flag))
			((v_flag)(div_v_flag))
			((c_flag)(div_c_flag))
			((quotient)(div_quotient))
			((remainder)(div_remainder))
		)
		(_use (_entity . div)
		)
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_rd_db ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal amu_flags ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_wr_db ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DAA_OP ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal MUL_OP ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal FDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal d_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal a_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_architecture (_uni ))))
		(_signal (_internal b_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 99 (_architecture (_uni ))))
		(_signal (_internal x_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 100 (_architecture (_uni ))))
		(_signal (_internal a_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 102 (_architecture (_uni ))))
		(_signal (_internal b_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_architecture (_uni ))))
		(_signal (_internal x_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_internal (_uni ))))
		(_signal (_internal ccr_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal ccr_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal ccr_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal ccr_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal amu_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal amu_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal amu_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal amu_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal mul_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal mul_product ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 117 (_architecture (_uni ))))
		(_signal (_internal div_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal div_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal div_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal div_quotient ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal div_remainder ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_process
			(line__133(_architecture 0 0 133 (_assignment (_simple)(_alias((d_rd_db)(amu_rd_db(d_31_16))))(_target(9))(_sensitivity(5(d_31_16))))))
			(line__134(_architecture 1 0 134 (_assignment (_simple)(_alias((a_rd_db)(amu_rd_db(d_31_24))))(_target(10))(_sensitivity(5(d_31_24))))))
			(line__135(_architecture 2 0 135 (_assignment (_simple)(_alias((b_rd_db)(amu_rd_db(d_23_16))))(_target(11))(_sensitivity(5(d_23_16))))))
			(line__136(_architecture 3 0 136 (_assignment (_simple)(_alias((x_rd_db)(amu_rd_db(d_15_0))))(_target(12))(_sensitivity(5(d_15_0))))))
			(line__142(_architecture 4 0 142 (_assignment (_simple)(_alias((ccr_n_flag)(ccr_data(3))))(_simpleassign BUF)(_target(16))(_sensitivity(4(3))))))
			(line__143(_architecture 5 0 143 (_assignment (_simple)(_alias((ccr_z_flag)(ccr_data(2))))(_simpleassign BUF)(_target(17))(_sensitivity(4(2))))))
			(line__144(_architecture 6 0 144 (_assignment (_simple)(_alias((ccr_v_flag)(ccr_data(1))))(_simpleassign BUF)(_target(18))(_sensitivity(4(1))))))
			(line__145(_architecture 7 0 145 (_assignment (_simple)(_alias((ccr_c_flag)(ccr_data(0))))(_simpleassign BUF)(_target(19))(_sensitivity(4(0))))))
			(line__201(_architecture 8 0 201 (_assignment (_simple)(_target(13))(_sensitivity(3)(25(d_15_8))(30(d_15_8))))))
			(line__212(_architecture 9 0 212 (_assignment (_simple)(_target(14))(_sensitivity(3)(25(d_7_0))(30(d_7_0))))))
			(line__228(_architecture 10 0 228 (_assignment (_simple)(_target(20))(_sensitivity(3)(16)))))
			(line__239(_architecture 11 0 239 (_assignment (_simple)(_target(21))(_sensitivity(3)(17)(26)))))
			(line__250(_architecture 12 0 250 (_assignment (_simple)(_target(22))(_sensitivity(3)(18)(27)))))
			(line__261(_architecture 13 0 261 (_assignment (_simple)(_target(23))(_sensitivity(3)(24)(28)))))
			(line__272(_architecture 14 0 272 (_assignment (_simple)(_alias((amu_flags(3))(amu_n_flag)))(_target(7(3)))(_sensitivity(20)))))
			(line__273(_architecture 15 0 273 (_assignment (_simple)(_alias((amu_flags(2))(amu_z_flag)))(_target(7(2)))(_sensitivity(21)))))
			(line__274(_architecture 16 0 274 (_assignment (_simple)(_alias((amu_flags(1))(amu_v_flag)))(_target(7(1)))(_sensitivity(22)))))
			(line__275(_architecture 17 0 275 (_assignment (_simple)(_alias((amu_flags(0))(amu_c_flag)))(_target(7(0)))(_sensitivity(23)))))
			(line__281(_architecture 18 0 281 (_assignment (_simple)(_alias((amu_wr_db(d_31_24))(a_wr_db)))(_target(8(d_31_24)))(_sensitivity(13)))))
			(line__282(_architecture 19 0 282 (_assignment (_simple)(_alias((amu_wr_db(d_23_16))(b_wr_db)))(_target(8(d_23_16)))(_sensitivity(14)))))
			(line__283(_architecture 20 0 283 (_assignment (_simple)(_alias((amu_wr_db(d_15_0))(div_quotient)))(_target(8(d_15_0)))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . structure 21 -1
	)
)
V 000049 55 7736          1496395336715 behavior
(_unit VHDL (microsquencer 0 14 (behavior 0 40 ))
	(_version v98)
	(_time 1496395336716 2017.06.02 12:22:16)
	(_source (\./src/microsquencer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b4bae6e0b9e3e3a3e7e1f2efe6b3b5b3b1b2b1b2e1)
	(_entity
		(_time 1496395208667)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal condition ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal true_false ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal micro_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal branch_vector ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_a_vector ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_b_vector ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_c_vector ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_d_vector ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_e_vector ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_f_vector ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_g_vector ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_h_vector ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal micro_prog_addr ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal reset_vector ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal state_reg ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_architecture (_uni ))))
		(_signal (_internal state_nxt ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal state_inc ~STD_LOGIC_VECTOR{7~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal return_reg ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48 (_architecture (_uni ))))
		(_signal (_internal return_nxt ~STD_LOGIC_VECTOR{7~downto~0}~132 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CONTINUE_OP ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 54 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CALL_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 55 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal RETURN_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_A_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_B_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 58 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_C_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 59 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_D_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 60 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_E_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 61 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_F_OP ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 62 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_G_OP ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JUMP_MAP_H_OP ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 64 (_architecture (_string \"1011"\))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
			(line__71(_architecture 1 0 71 (_process (_simple)(_target(17)(20))(_sensitivity(16)(18)(19)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__152(_architecture 2 0 152 (_process (_target(16)(19))(_sensitivity(17)(20)(0)(1)(2)))))
			(line__178(_architecture 3 0 178 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 12549         1496395336805 behavior
(_unit VHDL (register_array 0 15 (behavior 0 58 ))
	(_version v98)
	(_time 1496395336806 2017.06.02 12:22:16)
	(_source (\./src/register_array.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 111e14161546420718171045054b451613144717101613)
	(_entity
		(_time 1496395208805)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal irq_vector ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mem_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_sel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_a_sel ~STD_LOGIC_VECTOR{3~downto~0}~126 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_b_sel ~STD_LOGIC_VECTOR{3~downto~0}~128 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_wr_sel ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_wr_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_wr_db ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_db ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_a_db ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_b_db ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_rd_db ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_ZERO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_A ~STD_LOGIC_VECTOR{1~downto~0}~132 0 61 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_D ~STD_LOGIC_VECTOR{1~downto~0}~134 0 62 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AMU_DX ~STD_LOGIC_VECTOR{1~downto~0}~136 0 63 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ZERO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TMP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal EA ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PC ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal Y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 73 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_U16 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_U8 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 76 (_architecture (_string \"1011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MEM_S8 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 77 (_architecture (_string \"1100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CCR ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_string \"1101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal IRQ_VEC ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 79 (_architecture (_string \"1110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TRAP_VEC ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 80 (_architecture (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_reg_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal b_reg_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal mem_u16_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal mem_u8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal mem_s8_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal ccr_sig ~STD_LOGIC_VECTOR{15~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal tmp_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal ea_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal pc_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal sp_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal y_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal x_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_architecture (_uni ))))
		(_signal (_internal d_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal b_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal a_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_architecture (_uni ))))
		(_process
			(line__102(_architecture 0 0 102 (_process (_simple)(_target(23)(24)(25)(26)(27)(28)(30)(31))(_sensitivity(0)(1)(2)(5)(8)(9)(10)(11)))))
			(line__208(_architecture 1 0 208 (_assignment (_simple)(_target(22))(_sensitivity(12)))))
			(line__210(_architecture 2 0 210 (_assignment (_simple)(_target(17))(_sensitivity(31)))))
			(line__211(_architecture 3 0 211 (_assignment (_simple)(_target(18))(_sensitivity(30)))))
			(line__213(_architecture 4 0 213 (_assignment (_simple)(_alias((d_reg)(a_reg)(b_reg)))(_target(29))(_sensitivity(30)(31)))))
			(line__215(_architecture 5 0 215 (_assignment (_simple)(_alias((mem_u16_sig)(mem_data)))(_target(19))(_sensitivity(4)))))
			(line__217(_architecture 6 0 217 (_assignment (_simple)(_target(20))(_sensitivity(4(d_7_0))))))
			(line__219(_architecture 7 0 219 (_assignment (_simple)(_alias((mem_s8_sig)(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(7))(mem_data(d_7_0))))(_target(21))(_sensitivity(4(d_7_0))(4(7))))))
			(line__234(_architecture 8 0 234 (_assignment (_simple)(_target(14))(_sensitivity(3)(6)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__258(_architecture 9 0 258 (_assignment (_simple)(_target(15))(_sensitivity(3)(7)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__282(_architecture 10 0 282 (_assignment (_simple)(_target(13))(_sensitivity(3)(5)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
			(line__306(_architecture 11 0 306 (_assignment (_simple)(_alias((amu_rd_db(d_31_24))(a_reg)))(_target(16(d_31_24)))(_sensitivity(31)))))
			(line__307(_architecture 12 0 307 (_assignment (_simple)(_alias((amu_rd_db(d_23_16))(b_reg)))(_target(16(d_23_16)))(_sensitivity(30)))))
			(line__308(_architecture 13 0 308 (_assignment (_simple)(_alias((amu_rd_db(d_15_0))(x_reg)))(_target(16(d_15_0)))(_sensitivity(28)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 33686019 )
	)
	(_model . behavior 14 -1
	)
)
V 000049 55 10788         1496395336976 behavior
(_unit VHDL (reset_irq_handler 0 51 (behavior 0 95 ))
	(_version v98)
	(_time 1496395336977 2017.06.02 12:22:16)
	(_source (\./src/reset_irq_handler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code bdb2b8e9ecebeaabb8bbbeeafbe7e5babfbabcb8ebbbb5)
	(_entity
		(_time 1496395208884)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal nreset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in )(_event))))
		(_port (_internal cop_sig ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal clm_sig ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ipsel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 66 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 68 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dev_irq ~STD_LOGIC_VECTOR{15~downto~0}~12 0 70 (_entity (_in ))))
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal stop_cond ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_port (_internal irq_cond ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal set_x_msk ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal irq_vec ~STD_LOGIC_VECTOR{15~downto~0}~122 0 85 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RST_VEC ~STD_LOGIC_VECTOR{7~downto~0}~13 0 100 (_architecture (_string \"11111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CLM_VEC ~STD_LOGIC_VECTOR{7~downto~0}~132 0 101 (_architecture (_string \"11111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal COP_VEC ~STD_LOGIC_VECTOR{7~downto~0}~134 0 102 (_architecture (_string \"11111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_00_VEC ~STD_LOGIC_VECTOR{7~downto~0}~136 0 103 (_architecture (_string \"11110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_01_VEC ~STD_LOGIC_VECTOR{7~downto~0}~138 0 104 (_architecture (_string \"11110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_02_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 105 (_architecture (_string \"11110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_03_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 106 (_architecture (_string \"11101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_04_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 107 (_architecture (_string \"11101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_05_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 108 (_architecture (_string \"11101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_06_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 109 (_architecture (_string \"11101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_07_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 110 (_architecture (_string \"11100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_08_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 111 (_architecture (_string \"11100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_09_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 112 (_architecture (_string \"11100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_10_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113 (_architecture (_string \"11100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_11_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 114 (_architecture (_string \"11011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_12_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 115 (_architecture (_string \"11011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_13_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 116 (_architecture (_string \"11011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_14_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 117 (_architecture (_string \"11011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEV_15_VEC ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 118 (_architecture (_string \"11010110"\))))
		(_signal (_internal ccr_x ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal ccr_i ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal ccr_s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal set_x_msk_nxt ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal set_x_msk_reg ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal irq_cond_nxt ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal irq_cond_reg ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal stop_cond_reg ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal irq_vec_nxt ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 132 (_architecture (_uni ))))
		(_signal (_internal irq_vec_reg ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 133 (_architecture (_uni ))))
		(_signal (_internal priority_irq ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal priority_vec ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 136 (_architecture (_uni ))))
		(_signal (_internal sys_rst_reg ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal rst_reg ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal clm_reg ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal cop_reg ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal rst_sreg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 142 (_architecture (_uni ))))
		(_process
			(line__155(_architecture 0 0 155 (_process (_target(24)(25)(26)(27)(28(1))(28(0)))(_sensitivity(0)(1)(2)(3)(28)))))
			(line__193(_architecture 1 0 193 (_assignment (_simple)(_alias((sys_rst)(sys_rst_reg)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__201(_architecture 2 0 201 (_assignment (_simple)(_alias((ccr_s)(ccr_data(7))))(_simpleassign BUF)(_target(14))(_sensitivity(5(7))))))
			(line__203(_architecture 3 0 203 (_process (_target(19))(_sensitivity(1)(6)(13)(14)))))
			(line__227(_architecture 4 0 227 (_assignment (_simple)(_alias((stop_cond)(stop_cond_reg)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__234(_architecture 5 0 234 (_assignment (_simple)(_alias((ccr_i)(ccr_data(4))))(_simpleassign BUF)(_target(13))(_sensitivity(5(4))))))
			(line__235(_architecture 6 0 235 (_assignment (_simple)(_alias((ccr_x)(ccr_data(6))))(_simpleassign BUF)(_target(12))(_sensitivity(5(6))))))
			(line__237(_architecture 7 0 237 (_assignment (_simple)(_target(22))(_sensitivity(4)(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(15))(6(14))(6(13))(6(12))(6(11))))))
			(line__256(_architecture 8 0 256 (_assignment (_simple)(_target(23))(_sensitivity(4)))))
			(line__275(_architecture 9 0 275 (_process (_simple)(_target(15)(17)(20))(_sensitivity(6)(12)(13)(16)(21)(22)(23)(25)(26)(27)))))
			(line__398(_architecture 10 0 398 (_process (_target(16)(18)(21))(_sensitivity(1)(15)(17)(20)))))
			(line__417(_architecture 11 0 417 (_assignment (_simple)(_alias((set_x_msk)(set_x_msk_reg)))(_simpleassign BUF)(_target(10))(_sensitivity(16)))))
			(line__418(_architecture 12 0 418 (_assignment (_simple)(_alias((irq_cond)(irq_cond_reg)))(_simpleassign BUF)(_target(9))(_sensitivity(18)))))
			(line__419(_architecture 13 0 419 (_assignment (_simple)(_target(11))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(771 )
		(50529027 50529027 )
	)
	(_model . behavior 14 -1
	)
)
V 000049 55 6432          1496395337062 behavior
(_unit VHDL (vector_split 0 12 (behavior 0 82 ))
	(_version v98)
	(_time 1496395337063 2017.06.02 12:22:17)
	(_source (\./src/vector_split.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b04050d5c5c5c1c07094d50580e5d0c080c0b0d58)
	(_entity
		(_time 1496395209053)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{55~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 55)(i 0))))))
		(_port (_internal micro_prog_data ~STD_LOGIC_VECTOR{55~downto~0}~12 0 21 (_entity (_in ))))
		(_port (_internal true_false ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal micro_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal branch_addr ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ccr_op ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal alu_cond_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal usq_cond_sel ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_sel ~STD_LOGIC_VECTOR{3~downto~0}~124 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_a_sel ~STD_LOGIC_VECTOR{3~downto~0}~126 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_b_sel ~STD_LOGIC_VECTOR{3~downto~0}~128 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data_wr_sel ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_alu_op ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 52 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal data_alu_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 58 (_entity (_out ))))
		(_port (_internal data_alu_mode ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mem_func_sel ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1216 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_op ~STD_LOGIC_VECTOR{1~downto~0}~1216 0 71 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_wr_sel ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 72 (_entity (_out ))))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_alias((micro_op)(micro_prog_data(d_55_52))))(_target(2))(_sensitivity(0(d_55_52))))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((true_false)(micro_prog_data(51))))(_simpleassign BUF)(_target(1))(_sensitivity(0(51))))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_alias((branch_addr)(micro_prog_data(d_50_43))))(_target(3))(_sensitivity(0(d_50_43))))))
			(line__100(_architecture 3 0 100 (_assignment (_simple)(_alias((ccr_op)(micro_prog_data(d_42_38))))(_target(4))(_sensitivity(0(d_42_38))))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_alias((alu_cond_sel)(micro_prog_data(d_37_36))))(_target(5))(_sensitivity(0(d_37_36))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((usq_cond_sel)(micro_prog_data(d_35_32))))(_target(6))(_sensitivity(0(d_35_32))))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_alias((addr_sel)(micro_prog_data(d_31_28))))(_target(7))(_sensitivity(0(d_31_28))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_alias((data_a_sel)(micro_prog_data(d_27_24))))(_target(8))(_sensitivity(0(d_27_24))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((data_b_sel)(micro_prog_data(d_23_20))))(_target(9))(_sensitivity(0(d_23_20))))))
			(line__111(_architecture 9 0 111 (_assignment (_simple)(_alias((data_wr_sel)(micro_prog_data(d_19_16))))(_target(10))(_sensitivity(0(d_19_16))))))
			(line__117(_architecture 10 0 117 (_assignment (_simple)(_alias((addr_alu_op)(micro_prog_data(d_15_12))))(_target(11))(_sensitivity(0(d_15_12))))))
			(line__123(_architecture 11 0 123 (_assignment (_simple)(_alias((data_alu_op)(micro_prog_data(d_11_9))))(_target(12))(_sensitivity(0(d_11_9))))))
			(line__124(_architecture 12 0 124 (_assignment (_simple)(_alias((data_alu_mode)(micro_prog_data(8))))(_simpleassign BUF)(_target(13))(_sensitivity(0(8))))))
			(line__130(_architecture 13 0 130 (_assignment (_simple)(_alias((mem_func_sel)(micro_prog_data(d_7_5))))(_target(14))(_sensitivity(0(d_7_5))))))
			(line__136(_architecture 14 0 136 (_assignment (_simple)(_alias((amu_op)(micro_prog_data(d_4_3))))(_target(15))(_sensitivity(0(d_4_3))))))
			(line__137(_architecture 15 0 137 (_assignment (_simple)(_alias((amu_wr_sel)(micro_prog_data(d_2_1))))(_target(16))(_sensitivity(0(d_2_1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 16 -1
	)
)
V 000049 55 10921         1496395337116 behavior
(_unit VHDL (data_alu 0 12 (behavior 0 45 ))
	(_version v98)
	(_time 1496395337117 2017.06.02 12:22:17)
	(_source (\./src/data_alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4446481a1c1a5c1e4d0c101a4c194d4f4c4e4c4b)
	(_entity
		(_time 1496395208136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal alu_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal alu_mode ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal alu_cond ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal alu_flags ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_PLUS_B ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_PLUS_NOT_B ~STD_LOGIC_VECTOR{2~downto~0}~132 0 53 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_AND_B ~STD_LOGIC_VECTOR{2~downto~0}~134 0 54 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_AND_NOT_B ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_OR_B ~STD_LOGIC_VECTOR{2~downto~0}~138 0 56 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal A_XOR_B ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 57 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LSHIFT_A ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 58 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal RSHIFT_A ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 59 (_architecture (_string \"111"\))))
		(_constant (_internal MODE_8 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture ((i 2)))))
		(_constant (_internal MODE_16 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_a_plus_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal sig_a_plus_not_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal sig_a_and_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal sig_a_and_not_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal sig_a_or_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal sig_a_xor_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal sig_lshift_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal sig_rshift_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal sig_cin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal sig_cout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal sig_vout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal sig_a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal sig_b ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal sig_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal sig_cond ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal sig_c8 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sig_v8 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal sig_z8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal sig_n8 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal sig_h8 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal sig_a8 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal sig_c16 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal sig_v16 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal sig_z16 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal sig_n16 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal sig_h16 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sig_a16 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((sig_a)(alu_a)))(_target(18))(_sensitivity(3)))))
			(line__117(_architecture 1 0 117 (_assignment (_simple)(_target(19))(_sensitivity(0)(4)))))
			(line__122(_architecture 2 0 122 (_assignment (_simple)(_target(21))(_sensitivity(0)(2)))))
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(9))(_sensitivity(18)(19)))))
			(line__129(_architecture 4 0 129 (_assignment (_simple)(_target(11))(_sensitivity(18)(19)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_target(12))(_sensitivity(18)(19)))))
			(line__132(_architecture 6 0 132 (_assignment (_simple)(_alias((sig_a_and_not_b)(sig_a_and_b)))(_target(10))(_sensitivity(9)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_alias((sig_cin)(sig_cout(d_14_0))(sig_cond)))(_target(15))(_sensitivity(16(d_14_0))(21)))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(16))(_sensitivity(9)(11)(15)))))
			(line__140(_architecture 9 0 140 (_assignment (_simple)(_target(7))(_sensitivity(12)(15)))))
			(line__141(_architecture 10 0 141 (_assignment (_simple)(_target(17(d_15_1)))(_sensitivity(16(d_14_0))(16(d_15_1))))))
			(line__143(_architecture 11 0 143 (_assignment (_simple)(_alias((sig_a_plus_not_b)(sig_a_plus_b)))(_target(8))(_sensitivity(7)))))
			(line__149(_architecture 12 0 149 (_assignment (_simple)(_alias((sig_lshift_a)(sig_a(d_14_0))(sig_cond)))(_target(13))(_sensitivity(18(d_14_0))(21)))))
			(line__151(_architecture 13 0 151 (_assignment (_simple)(_alias((sig_rshift_a(d_15_8))(sig_cond)(sig_a(d_15_9))))(_target(14(d_15_8)))(_sensitivity(18(d_15_9))(21)))))
			(line__153(_architecture 14 0 153 (_assignment (_simple)(_target(14(d_7_0)))(_sensitivity(1)(18(8))(18(d_7_1))(21)))))
			(line__161(_architecture 15 0 161 (_assignment (_simple)(_target(20))(_sensitivity(0)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__171(_architecture 16 0 171 (_assignment (_simple)(_alias((alu_q)(sig_q)))(_target(5))(_sensitivity(20)))))
			(line__177(_architecture 17 0 177 (_assignment (_simple)(_target(22))(_sensitivity(0)(16(7))(18(0))(18(7))))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(23))(_sensitivity(0)(17(7))))))
			(line__189(_architecture 19 0 189 (_assignment (_simple)(_target(24))(_sensitivity(20(d_7_0))))))
			(line__191(_architecture 20 0 191 (_assignment (_simple)(_alias((sig_n8)(sig_q(7))))(_simpleassign BUF)(_target(25))(_sensitivity(20(7))))))
			(line__193(_architecture 21 0 193 (_assignment (_simple)(_alias((sig_h8)(sig_cout(3))))(_simpleassign BUF)(_target(26))(_sensitivity(16(3))))))
			(line__195(_architecture 22 0 195 (_assignment (_simple)(_alias((sig_a8)(sig_a(7))))(_simpleassign BUF)(_target(27))(_sensitivity(18(7))))))
			(line__201(_architecture 23 0 201 (_assignment (_simple)(_target(28))(_sensitivity(0)(16(15))(18(0))(18(15))))))
			(line__208(_architecture 24 0 208 (_assignment (_simple)(_target(29))(_sensitivity(0)(17(15))))))
			(line__213(_architecture 25 0 213 (_assignment (_simple)(_target(30))(_sensitivity(20)))))
			(line__215(_architecture 26 0 215 (_assignment (_simple)(_alias((sig_n16)(sig_q(15))))(_simpleassign BUF)(_target(31))(_sensitivity(20(15))))))
			(line__217(_architecture 27 0 217 (_assignment (_simple)(_alias((sig_h16)(sig_cout(3))))(_simpleassign BUF)(_target(32))(_sensitivity(16(3))))))
			(line__219(_architecture 28 0 219 (_assignment (_simple)(_alias((sig_a16)(sig_a(15))))(_simpleassign BUF)(_target(33))(_sensitivity(18(15))))))
			(line__225(_architecture 29 0 225 (_assignment (_simple)(_target(6(0)))(_sensitivity(1)(22)(28)))))
			(line__226(_architecture 30 0 226 (_assignment (_simple)(_target(6(1)))(_sensitivity(1)(23)(29)))))
			(line__227(_architecture 31 0 227 (_assignment (_simple)(_target(6(2)))(_sensitivity(1)(24)(30)))))
			(line__228(_architecture 32 0 228 (_assignment (_simple)(_target(6(3)))(_sensitivity(1)(25)(31)))))
			(line__229(_architecture 33 0 229 (_assignment (_simple)(_target(6(4)))(_sensitivity(1)(26)(32)))))
			(line__230(_architecture 34 0 230 (_assignment (_simple)(_target(6(5)))(_sensitivity(1)(27)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 35 -1
	)
)
V 000049 55 7447          1496395337214 behavior
(_unit VHDL (mapper 0 13 (behavior 0 29 ))
	(_version v98)
	(_time 1496395337215 2017.06.02 12:22:17)
	(_source (\./src/mapper.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code a8a6f4ffa1fefcbfa8acabaabaf2adaea9afa8afa8aead)
	(_entity
		(_time 1496395208304)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal opcode ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_a_vector ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_b_vector ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_c_vector ~STD_LOGIC_VECTOR{7~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_d_vector ~STD_LOGIC_VECTOR{7~downto~0}~128 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_e_vector ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_f_vector ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_g_vector ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal map_h_vector ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 24 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__273(_architecture 1 0 273 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__449(_architecture 2 0 449 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__518(_architecture 3 0 518 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__579(_architecture 4 0 579 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__591(_architecture 5 0 591 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__603(_architecture 6 0 603 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__612(_architecture 7 0 612 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 33751811 )
		(33686274 33686274 )
		(33686274 50463490 )
		(33686274 50529026 )
		(33686274 50463235 )
		(33686274 33751555 )
		(33686274 50528771 )
		(33686274 33686275 )
		(33686274 50463491 )
		(33686274 50529027 )
		(50463490 50463234 )
		(50463490 33751554 )
		(50463490 50528770 )
		(50463490 33686274 )
		(50463490 50463490 )
		(50463490 33751810 )
		(50463490 50529026 )
		(50463490 33686019 )
		(33686018 50529027 )
		(50463490 50463235 )
		(50463490 33751555 )
		(33686018 50529026 )
		(50463490 50528771 )
		(33686018 50463235 )
		(50463490 33686275 )
		(50463234 50528771 )
		(33751554 50528770 )
		(50463490 50463491 )
		(50463490 50529027 )
		(33751810 33686018 )
		(33751810 33751554 )
		(33751810 33686274 )
		(33751810 50463490 )
		(33751810 50529026 )
		(33751810 33686019 )
		(33751810 50463235 )
		(33751810 50463491 )
		(33751810 33751811 )
		(50529026 33686018 )
		(50529026 50529026 )
		(50529026 33751555 )
		(50529026 50528771 )
		(50529026 33751811 )
		(33686019 33686018 )
		(33686019 50463234 )
		(33686019 33751554 )
		(33686019 50528770 )
		(33686019 33686274 )
		(33686019 50463490 )
		(33686019 33751810 )
		(33686019 50529026 )
		(33686019 33686019 )
		(33686019 50463235 )
		(33686019 33751555 )
		(33686019 50528771 )
		(33686019 33686275 )
		(33686019 50463491 )
		(33686019 33751811 )
		(33686019 50529027 )
		(50463235 33686018 )
		(50463235 50463234 )
		(50463235 33751554 )
		(50463235 50528770 )
		(50463235 33686274 )
		(50463235 50463490 )
		(33751554 50463234 )
		(50463234 50463490 )
		(50463234 50463235 )
		(33686018 50463491 )
		(33686018 33751811 )
		(50463235 33751810 )
		(50463234 50463234 )
		(50463234 50528770 )
		(50463234 33751811 )
		(50463234 50529026 )
		(33686018 50528771 )
		(50463235 50528771 )
		(50528771 33686275 )
		(50528771 33751811 )
		(33686275 33751554 )
		(33686275 33686274 )
		(50463235 50463491 )
		(50463235 33751811 )
		(50463235 50529027 )
		(33751555 50463234 )
		(33751555 50528770 )
		(33751555 50463490 )
		(33751555 50529026 )
		(33751555 50463235 )
		(33751555 50528771 )
		(33751555 50463491 )
		(33751555 50529027 )
		(50528771 50463234 )
		(50528771 50528770 )
		(50528771 50463490 )
		(50528771 50529026 )
		(50528771 50463235 )
		(33686275 33751810 )
		(33686275 50529026 )
		(33686275 33686019 )
		(33686275 50463235 )
		(33686275 33751555 )
		(33686275 50528771 )
		(33686275 33686275 )
		(33686275 50463491 )
		(33686275 33751811 )
		(33686275 50529027 )
		(50463491 33686018 )
		(50463491 50463234 )
		(50463491 33751554 )
		(50463491 50528770 )
		(50463491 33686274 )
		(50463491 50463490 )
		(50463491 50529026 )
		(50463491 33686019 )
		(50463491 50463235 )
		(50463491 50528771 )
		(50463491 33686275 )
		(50463491 50463491 )
		(50463491 33751811 )
		(50463491 50529027 )
		(50528771 50528771 )
		(33751811 50528770 )
		(50463491 33751555 )
		(33751811 50463234 )
		(33751811 33686274 )
		(33751811 50463490 )
		(33751811 33751810 )
		(33751811 50529026 )
		(33751811 33686019 )
		(33751811 50463235 )
		(33751811 33751555 )
		(33751811 50528771 )
		(33751811 50463491 )
		(33751811 33751811 )
		(33751811 50529027 )
		(50529027 33686018 )
		(50529027 50463234 )
		(50529027 50528770 )
		(33751811 33686275 )
		(50529027 33751554 )
		(50529027 50463490 )
		(33686274 33751811 )
		(50463490 33686018 )
		(33751554 50463491 )
		(50463490 33751811 )
		(33751810 33751810 )
		(33751810 50528771 )
		(33751810 50529027 )
		(50529026 33686019 )
		(50528770 50528770 )
		(33751554 33686274 )
		(50463235 33686019 )
		(33751554 50463490 )
		(50528770 33686018 )
		(33751554 50463235 )
		(33751554 50529026 )
		(33751554 50528771 )
		(33751811 33686018 )
		(50529027 33686274 )
		(50529027 33751810 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 33751555 )
		(50528770 33686019 )
		(50528770 50463491 )
		(50463491 33751810 )
		(50528770 50529027 )
		(33686274 33751554 )
	)
	(_model . behavior 8 -1
	)
)
V 000049 55 8897          1496395337399 behavior
(_unit VHDL (memory_controller 0 15 (behavior 0 57 ))
	(_version v98)
	(_time 1496395337400 2017.06.02 12:22:17)
	(_source (\./src/memory_controller.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 636d3e6365346375356568317a3a646560653565366467)
	(_entity
		(_time 1496395208482)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal wr_data_oe ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal mem_wait ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal address_bus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rd_data_bus ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wr_data_bus ~STD_LOGIC_VECTOR{7~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal func_sel ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal address_alu_q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_alu_q ~STD_LOGIC_VECTOR{15~downto~0}~126 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rd_data_out ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal opcode_out ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 50 (_entity (_out ))))
		(_type (_internal state_type 0 62 (_enum1 mem_cycle_0 mem_cycle_1 mem_cycle_2 mem_cycle_3 (_to (i 0)(i 3)))))
		(_signal (_internal state_reg state_type 0 70 (_architecture (_uni ))))
		(_signal (_internal state_nxt state_type 0 71 (_architecture (_uni ))))
		(_signal (_internal sync_nxt ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sync_reg ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wait_nxt ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal wait_reg ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal address_load ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal address_inc ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal address_bus_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal wr_data_oe_nxt ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal wr_data_oe_reg ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal wr_data_lo_load ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal wr_data_hi_load ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal wr_en_nxt ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal wr_en_reg ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wr_data_bus_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal rd_data_load ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal rd_data_hi_load ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal rd_en_nxt ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal rd_en_reg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal rd_data_hi_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal rd_data_out_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal opcode_load ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal opcode_out_reg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 101 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal IDLE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_BYTE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 104 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal WRITE_BYTE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 105 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_WORD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 106 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal WRITE_WORD ~STD_LOGIC_VECTOR{2~downto~0}~138 0 107 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal READ_OPCODE ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 108 (_architecture (_string \"101"\))))
		(_process
			(line__118(_architecture 0 0 118 (_process (_simple)(_target(16)(17)(19)(21)(22)(24)(26)(27)(28)(31)(32)(33)(37))(_sensitivity(6)(10)(15)(20)))))
			(line__301(_architecture 1 0 301 (_process (_target(15)(20)(23)(25)(30)(34(0))(35)(36(d_7_0))(36(d_15_8))(38))(_sensitivity(0)(1)(8)(11)(12)(16)(19)(21)(22)(24)(26)(27)(31)(32)(33)(35)(37)(23))(_dssslsensitivity 17))))
			(line__376(_architecture 2 0 376 (_process (_target(18)(29)(34(1)))(_sensitivity(0)(1)(17)(28)(34)))))
			(line__413(_architecture 3 0 413 (_assignment (_simple)(_alias((sync)(sync_reg)))(_simpleassign BUF)(_target(2))(_sensitivity(18)))))
			(line__414(_architecture 4 0 414 (_assignment (_simple)(_target(5))(_sensitivity(34(1))(34(0))))))
			(line__415(_architecture 5 0 415 (_assignment (_simple)(_alias((wr_en)(wr_en_reg)))(_simpleassign BUF)(_target(4))(_sensitivity(29)))))
			(line__416(_architecture 6 0 416 (_assignment (_simple)(_alias((wr_data_oe)(wr_data_oe_reg)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__417(_architecture 7 0 417 (_assignment (_simple)(_alias((address_bus)(address_bus_reg)))(_target(7))(_sensitivity(23)))))
			(line__418(_architecture 8 0 418 (_assignment (_simple)(_alias((wr_data_bus)(wr_data_bus_reg)))(_target(9))(_sensitivity(30)))))
			(line__419(_architecture 9 0 419 (_assignment (_simple)(_alias((rd_data_out)(rd_data_out_reg)))(_target(13))(_sensitivity(36)))))
			(line__420(_architecture 10 0 420 (_assignment (_simple)(_alias((opcode_out)(opcode_out_reg)))(_target(14))(_sensitivity(38)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 11 -1
	)
)
V 000049 55 10623         1496395337546 behavior
(_unit VHDL (ccr 0 12 (behavior 0 57 ))
	(_version v98)
	(_time 1496395337547 2017.06.02 12:22:17)
	(_source (\./src/ccr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fff1f5afaaa9a9e9fcf8fbabeda5adf9fcf8fdf9fcf9fc)
	(_entity
		(_time 1496395207967)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal stop_cond ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal irq_cond ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal div_delay ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal set_x_msk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ccr_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal alu_cond_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal usq_cond_sel ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal alu_flags ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal amu_flags ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37 (_entity (_in ))))
		(_port (_internal alu_cond ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal usq_cond ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~126 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooooo ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooooX ~STD_LOGIC_VECTOR{3~downto~0}~132 0 66 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooo0o ~STD_LOGIC_VECTOR{3~downto~0}~134 0 67 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooo1o ~STD_LOGIC_VECTOR{3~downto~0}~136 0 68 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooXoo ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooooXXX ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooooXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 71 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooooXXXo ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 72 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oooXoooo ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_ooXoXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 74 (_architecture (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_oXo1oooo ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 75 (_architecture (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_XVXXXXXX ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 76 (_architecture (_string \"1011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_UZERO_EN ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 77 (_architecture (_string \"1100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OP_AMU_FLGS ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 78 (_architecture (_string \"1101"\))))
		(_signal (_internal alu_c ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal alu_v ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal alu_z ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal alu_n ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal alu_h ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal alu_a_sign ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal c_reg ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal v_reg ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal z_reg ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal n_reg ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal i_reg ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal h_reg ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal x_reg ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal s_reg ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal uz_reg ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal bls_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal ble_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal blt_sig ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((alu_c)(alu_flags(0))))(_simpleassign BUF)(_target(16))(_sensitivity(10(0))))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_alias((alu_v)(alu_flags(1))))(_simpleassign BUF)(_target(17))(_sensitivity(10(1))))))
			(line__119(_architecture 2 0 119 (_assignment (_simple)(_alias((alu_z)(alu_flags(2))))(_simpleassign BUF)(_target(18))(_sensitivity(10(2))))))
			(line__120(_architecture 3 0 120 (_assignment (_simple)(_alias((alu_n)(alu_flags(3))))(_simpleassign BUF)(_target(19))(_sensitivity(10(3))))))
			(line__121(_architecture 4 0 121 (_assignment (_simple)(_alias((alu_h)(alu_flags(4))))(_simpleassign BUF)(_target(20))(_sensitivity(10(4))))))
			(line__122(_architecture 5 0 122 (_assignment (_simple)(_alias((alu_a_sign)(alu_flags(5))))(_simpleassign BUF)(_target(21))(_sensitivity(10(5))))))
			(line__128(_architecture 6 0 128 (_process (_simple)(_target(22)(23)(24)(25)(26)(27)(28)(29)(30))(_sensitivity(0)(1)(2)(6)(7)(11)(12)(16)(17)(18)(19)(20))(_read(28)))))
			(line__340(_architecture 7 0 340 (_assignment (_simple)(_alias((ccr_data(0))(c_reg)))(_target(15(0)))(_sensitivity(22)))))
			(line__341(_architecture 8 0 341 (_assignment (_simple)(_alias((ccr_data(1))(v_reg)))(_target(15(1)))(_sensitivity(23)))))
			(line__342(_architecture 9 0 342 (_assignment (_simple)(_alias((ccr_data(2))(z_reg)))(_target(15(2)))(_sensitivity(24)))))
			(line__343(_architecture 10 0 343 (_assignment (_simple)(_alias((ccr_data(3))(n_reg)))(_target(15(3)))(_sensitivity(25)))))
			(line__344(_architecture 11 0 344 (_assignment (_simple)(_alias((ccr_data(4))(i_reg)))(_target(15(4)))(_sensitivity(26)))))
			(line__345(_architecture 12 0 345 (_assignment (_simple)(_alias((ccr_data(5))(h_reg)))(_target(15(5)))(_sensitivity(27)))))
			(line__346(_architecture 13 0 346 (_assignment (_simple)(_alias((ccr_data(6))(x_reg)))(_target(15(6)))(_sensitivity(28)))))
			(line__347(_architecture 14 0 347 (_assignment (_simple)(_alias((ccr_data(7))(s_reg)))(_target(15(7)))(_sensitivity(29)))))
			(line__352(_architecture 15 0 352 (_assignment (_simple)(_target(13))(_sensitivity(8)(21)(22)))))
			(line__362(_architecture 16 0 362 (_assignment (_simple)(_target(32))(_sensitivity(23)(24)(25)))))
			(line__363(_architecture 17 0 363 (_assignment (_simple)(_target(33))(_sensitivity(23)(25)))))
			(line__364(_architecture 18 0 364 (_assignment (_simple)(_target(31))(_sensitivity(22)(24)))))
			(line__370(_architecture 19 0 370 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(5)(9)(22)(23)(24)(25)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behavior 20 -1
	)
)
V 000049 55 5654          1496395337601 behavior
(_unit VHDL (address_alu 0 14 (behavior 0 43 ))
	(_version v98)
	(_time 1496395337602 2017.06.02 12:22:17)
	(_source (\./src/address_alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2e207e2a7f797e392a2d3b757c292d2b78282f287d)
	(_entity
		(_time 1496395207820)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr_alu_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mem_addr ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_INC ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_INC2 ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_DEC ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PRE_DEC2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_INC ~STD_LOGIC_VECTOR{3~downto~0}~138 0 54 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_INC2 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 55 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_DEC ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POST_DEC2 ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PASS ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 58 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal POS1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_architecture (_string \"0000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal POS2 ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 63 (_architecture (_string \"0000000000000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal NEG1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64 (_architecture (_string \"1111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal NEG2 ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65 (_architecture (_string \"1111111111111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal ZERO ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66 (_architecture (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal alu_q ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 70 (_architecture (_uni ))))
		(_signal (_internal alu_b ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_alias((addr_wr_db)(alu_q)))(_target(2))(_sensitivity(4)))))
			(line__97(_architecture 3 0 97 (_assignment (_simple)(_target(3))(_sensitivity(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 2910          1496395337664 behavior
(_unit VHDL (mul 0 14 (behavior 0 43 ))
	(_version v98)
	(_time 1496395337665 2017.06.02 12:22:17)
	(_source (\./src/mul.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 6d63686c3c3a6a7b3c3c78376f6b396a686b3e6b39)
	(_entity
		(_time 1496395208736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal mul_a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal mul_b ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_in ))))
		(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal a_int ~UNSIGNED{7~downto~0}~13 0 50 (_internal (_uni ))))
		(_signal (_internal b_int ~UNSIGNED{7~downto~0}~13 0 51 (_internal (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal q_int ~UNSIGNED{15~downto~0}~13 0 52 (_internal (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal product_nxt ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal product_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(8))(_sensitivity(1)(2)))))
			(line__79(_architecture 1 0 79 (_process (_target(9))(_sensitivity(8)(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_alias((c_flag)(product_reg(7))))(_simpleassign BUF)(_target(3))(_sensitivity(9(7))))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_alias((product)(product_reg)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 9243          1496395337717 behavior
(_unit VHDL (div 0 14 (behavior 0 53 ))
	(_version v98)
	(_time 1496395337718 2017.06.02 12:22:17)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9c92c993c6cace8a989b94c88ac6c99a959b9a9a989a95)
	(_entity
		(_time 1496395208220)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in )(_event))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal div_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal numerator ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal denominator ~STD_LOGIC_VECTOR{15~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal z_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal v_flag ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal quotient ~STD_LOGIC_VECTOR{15~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal remainder ~STD_LOGIC_VECTOR{15~downto~0}~126 0 43 (_entity (_out ))))
		(_type (_internal state_type 0 60 (_enum1 div_cycle_00 div_cycle_01 div_cycle_02 div_cycle_03 div_cycle_04 (_to (i 0)(i 4)))))
		(_constant (_internal DIV_REG ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture ((i 2)))))
		(_constant (_internal DIV_INIT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal FDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~132 0 73 (_architecture (_string \"11"\))))
		(_signal (_internal div_state_reg state_type 0 75 (_architecture (_uni ))))
		(_signal (_internal div_state_nxt state_type 0 76 (_architecture (_uni ))))
		(_signal (_internal div_mux_sel ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal div_reg_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal div_delay_reg ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal div_delay_nxt ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal d_bus_in ~STD_LOGIC_VECTOR{16~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal a_bus_init ~STD_LOGIC_VECTOR{16~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal a_bus_in ~STD_LOGIC_VECTOR{16~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal a_bus_00 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal a_bus_01 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal a_bus_02 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal a_bus_03 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal a_bus_reg ~STD_LOGIC_VECTOR{16~downto~0}~13 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal q_bus_init ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_architecture (_uni ))))
		(_signal (_internal q_bus_in ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal q_bus_00 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal q_bus_01 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal q_bus_02 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal q_bus_03 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal q_bus_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal a_tmp_00 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal a_tmp_01 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal a_tmp_02 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal a_tmp_03 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal a_correct ~STD_LOGIC_VECTOR{16~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal quotient_vec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 108 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_process (_simple)(_target(13)(14)(15)(17)(19)(26))(_sensitivity(12)(2)(3)(4)))))
			(line__184(_architecture 1 0 184 (_process (_target(12)(16))(_sensitivity(13)(17)(0)(1)))))
			(line__211(_architecture 2 0 211 (_assignment (_simple)(_target(18))(_sensitivity(5)))))
			(line__212(_architecture 3 0 212 (_assignment (_simple)(_target(20))(_sensitivity(14)(19)(25)))))
			(line__213(_architecture 4 0 213 (_assignment (_simple)(_target(27))(_sensitivity(14)(26)(32)))))
			(line__219(_architecture 5 0 219 (_assignment (_simple)(_target(28))(_sensitivity(20(16))(27(d_14_0))))))
			(line__220(_architecture 6 0 220 (_assignment (_simple)(_alias((a_tmp_00)(a_bus_in(d_15_0))(q_bus_in(15))))(_target(33))(_sensitivity(20(d_15_0))(27(15))))))
			(line__221(_architecture 7 0 221 (_assignment (_simple)(_target(21))(_sensitivity(18)(20(16))(33)))))
			(line__227(_architecture 8 0 227 (_assignment (_simple)(_target(29))(_sensitivity(21(16))(28(d_14_0))))))
			(line__228(_architecture 9 0 228 (_assignment (_simple)(_alias((a_tmp_01)(a_bus_00(d_15_0))(q_bus_00(15))))(_target(34))(_sensitivity(21(d_15_0))(28(15))))))
			(line__229(_architecture 10 0 229 (_assignment (_simple)(_target(22))(_sensitivity(18)(21(16))(34)))))
			(line__235(_architecture 11 0 235 (_assignment (_simple)(_target(30))(_sensitivity(22(16))(29(d_14_0))))))
			(line__236(_architecture 12 0 236 (_assignment (_simple)(_alias((a_tmp_02)(a_bus_01(d_15_0))(q_bus_01(15))))(_target(35))(_sensitivity(22(d_15_0))(29(15))))))
			(line__237(_architecture 13 0 237 (_assignment (_simple)(_target(23))(_sensitivity(18)(22(16))(35)))))
			(line__243(_architecture 14 0 243 (_assignment (_simple)(_target(31))(_sensitivity(23(16))(30(d_14_0))))))
			(line__244(_architecture 15 0 244 (_assignment (_simple)(_alias((a_tmp_03)(a_bus_02(d_15_0))(q_bus_02(15))))(_target(36))(_sensitivity(23(d_15_0))(30(15))))))
			(line__245(_architecture 16 0 245 (_assignment (_simple)(_target(24))(_sensitivity(18)(23(16))(36)))))
			(line__251(_architecture 17 0 251 (_process (_target(25)(32))(_sensitivity(15)(24)(31)(1)))))
			(line__275(_architecture 18 0 275 (_assignment (_simple)(_target(38))(_sensitivity(25(16))(32(d_14_0))))))
			(line__276(_architecture 19 0 276 (_assignment (_simple)(_alias((quotient)(quotient_vec)))(_target(10))(_sensitivity(38)))))
			(line__277(_architecture 20 0 277 (_assignment (_simple)(_target(37))(_sensitivity(18)(25)))))
			(line__278(_architecture 21 0 278 (_assignment (_simple)(_target(11))(_sensitivity(25(d_15_0))(25(16))(37(d_15_0))))))
			(line__284(_architecture 22 0 284 (_assignment (_simple)(_target(7))(_sensitivity(38)))))
			(line__285(_architecture 23 0 285 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)))))
			(line__286(_architecture 24 0 286 (_assignment (_simple)(_target(9))(_sensitivity(5)))))
			(line__290(_architecture 25 0 290 (_assignment (_simple)(_alias((div_delay_sig)(div_delay_reg)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 26 -1
	)
)
V 000050 55 11767         1496395337849 structure
(_unit VHDL (adv_math_unit 0 15 (structure 0 41 ))
	(_version v98)
	(_time 1496395337850 2017.06.02 12:22:17)
	(_source (\./src/adv_math_unit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 28267b2c247e7a3d7e2f7d2939737d2e202d7e2f2d2e7d)
	(_entity
		(_time 1496395207882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(mul
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal mul_a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal mul_b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal div_op ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal numerator ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_entity (_in ))))
				(_port (_internal denominator ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_entity (_in ))))
				(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal z_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal v_flag ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal c_flag ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal quotient ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_entity (_out ))))
				(_port (_internal remainder ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_entity (_out ))))
			)
		)
	)
	(_instantiation mul_block 0 156 (_component mul )
		(_port
			((clk)(clk))
			((mul_a)(a_rd_db))
			((mul_b)(b_rd_db))
			((c_flag)(mul_c_flag))
			((product)(mul_product))
		)
		(_use (_entity . mul)
		)
	)
	(_instantiation div_block 0 173 (_component div )
		(_port
			((sys_rst)(sys_rst))
			((clk)(clk))
			((sync)(sync))
			((div_op)(amu_op))
			((numerator)(d_rd_db))
			((denominator)(x_rd_db))
			((div_delay_sig)(div_delay_sig))
			((z_flag)(div_z_flag))
			((v_flag)(div_v_flag))
			((c_flag)(div_c_flag))
			((quotient)(div_quotient))
			((remainder)(div_remainder))
		)
		(_use (_entity . div)
		)
	)
	(_object
		(_port (_internal sys_rst ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal sync ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal amu_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ccr_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_rd_db ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_port (_internal div_delay_sig ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal amu_flags ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal amu_wr_db ~STD_LOGIC_VECTOR{31~downto~0}~122 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DAA_OP ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 92 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal MUL_OP ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 93 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 94 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal FDIV_OP ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 95 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal d_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal a_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 98 (_architecture (_uni ))))
		(_signal (_internal b_rd_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 99 (_architecture (_uni ))))
		(_signal (_internal x_rd_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 100 (_architecture (_uni ))))
		(_signal (_internal a_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 102 (_architecture (_uni ))))
		(_signal (_internal b_wr_db ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_architecture (_uni ))))
		(_signal (_internal x_wr_db ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_internal (_uni ))))
		(_signal (_internal ccr_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal ccr_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal ccr_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal ccr_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal amu_n_flag ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal amu_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal amu_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal amu_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal mul_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal mul_product ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 117 (_architecture (_uni ))))
		(_signal (_internal div_z_flag ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal div_v_flag ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal div_c_flag ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal div_quotient ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal div_remainder ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_process
			(line__133(_architecture 0 0 133 (_assignment (_simple)(_alias((d_rd_db)(amu_rd_db(d_31_16))))(_target(9))(_sensitivity(5(d_31_16))))))
			(line__134(_architecture 1 0 134 (_assignment (_simple)(_alias((a_rd_db)(amu_rd_db(d_31_24))))(_target(10))(_sensitivity(5(d_31_24))))))
			(line__135(_architecture 2 0 135 (_assignment (_simple)(_alias((b_rd_db)(amu_rd_db(d_23_16))))(_target(11))(_sensitivity(5(d_23_16))))))
			(line__136(_architecture 3 0 136 (_assignment (_simple)(_alias((x_rd_db)(amu_rd_db(d_15_0))))(_target(12))(_sensitivity(5(d_15_0))))))
			(line__142(_architecture 4 0 142 (_assignment (_simple)(_alias((ccr_n_flag)(ccr_data(3))))(_simpleassign BUF)(_target(16))(_sensitivity(4(3))))))
			(line__143(_architecture 5 0 143 (_assignment (_simple)(_alias((ccr_z_flag)(ccr_data(2))))(_simpleassign BUF)(_target(17))(_sensitivity(4(2))))))
			(line__144(_architecture 6 0 144 (_assignment (_simple)(_alias((ccr_v_flag)(ccr_data(1))))(_simpleassign BUF)(_target(18))(_sensitivity(4(1))))))
			(line__145(_architecture 7 0 145 (_assignment (_simple)(_alias((ccr_c_flag)(ccr_data(0))))(_simpleassign BUF)(_target(19))(_sensitivity(4(0))))))
			(line__201(_architecture 8 0 201 (_assignment (_simple)(_target(13))(_sensitivity(3)(25(d_15_8))(30(d_15_8))))))
			(line__212(_architecture 9 0 212 (_assignment (_simple)(_target(14))(_sensitivity(3)(25(d_7_0))(30(d_7_0))))))
			(line__228(_architecture 10 0 228 (_assignment (_simple)(_target(20))(_sensitivity(3)(16)))))
			(line__239(_architecture 11 0 239 (_assignment (_simple)(_target(21))(_sensitivity(3)(17)(26)))))
			(line__250(_architecture 12 0 250 (_assignment (_simple)(_target(22))(_sensitivity(3)(18)(27)))))
			(line__261(_architecture 13 0 261 (_assignment (_simple)(_target(23))(_sensitivity(3)(24)(28)))))
			(line__272(_architecture 14 0 272 (_assignment (_simple)(_alias((amu_flags(3))(amu_n_flag)))(_target(7(3)))(_sensitivity(20)))))
			(line__273(_architecture 15 0 273 (_assignment (_simple)(_alias((amu_flags(2))(amu_z_flag)))(_target(7(2)))(_sensitivity(21)))))
			(line__274(_architecture 16 0 274 (_assignment (_simple)(_alias((amu_flags(1))(amu_v_flag)))(_target(7(1)))(_sensitivity(22)))))
			(line__275(_architecture 17 0 275 (_assignment (_simple)(_alias((amu_flags(0))(amu_c_flag)))(_target(7(0)))(_sensitivity(23)))))
			(line__281(_architecture 18 0 281 (_assignment (_simple)(_alias((amu_wr_db(d_31_24))(a_wr_db)))(_target(8(d_31_24)))(_sensitivity(13)))))
			(line__282(_architecture 19 0 282 (_assignment (_simple)(_alias((amu_wr_db(d_23_16))(b_wr_db)))(_target(8(d_23_16)))(_sensitivity(14)))))
			(line__283(_architecture 20 0 283 (_assignment (_simple)(_alias((amu_wr_db(d_15_0))(div_quotient)))(_target(8(d_15_0)))(_sensitivity(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . structure 21 -1
	)
)
