     Lattice Mapping Report File for Design Module 'es4finalproj_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Wed Dec  7 18:18:59 2022

Design Information
------------------

Command line:   map es4finalproj_impl_1_syn.udb
     C:/Users/iqin01/Desktop/es4_final_proj-main/ES4_Snake/ports.pdc -o
     es4finalproj_impl_1_map.udb -mp es4finalproj_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 194 out of  5280 (4%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           914 out of  5280 (17%)
      Number of logic LUT4s:             664
      Number of inserted feedthru LUT4s:  10
      Number of ripple logic:            120 (240 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             2 out of 8 (25%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net CLK: 132 loads, 132 rising, 0 falling (Driver: Pin HSOSC_inst/CLKHF)
      Net board_inst.snakePos_inst.snakeCLK: 13 loads, 13 rising, 0 falling
     (Driver: Pin board_inst.snakePos_inst.counter_14661_14787__i23/Q)
      Net display_inst.clk: 15 loads, 15 rising, 0 falling (Driver: Pin
     display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net pll_in_clock_c: 1 loads, 1 rising, 0 falling (Driver: Port
     pll_in_clock)
      Net NES_inst.NESclk: 7 loads, 7 rising, 0 falling (Driver: Pin
     NES_inst.count_14660_14796__i8/Q)
   Number of Clock Enables:  9
      Net board_inst.n117044: 2 loads, 2 SLICEs
      Net board_inst.n82028: 1 loads, 1 SLICEs
      Net game_State[0]: 6 loads, 6 SLICEs
      Net board_inst.snakePos_inst.n160781: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n97220: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net board_inst.snakePos_inst.n13641: 2 loads, 2 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net display_inst.n82061: 6 loads, 6 SLICEs
      Net NES_inst.output_7__N_34: 7 loads, 6 SLICEs
   Number of LSRs:  8
      Net board_inst.apple_id_8__N_36[5]: 3 loads, 3 SLICEs
      Net board_inst.n160759: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.digital_in_3__N_437: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.prev_dir[0]: 1 loads, 1 SLICEs
      Net display_inst.n82061: 6 loads, 6 SLICEs
      Net display_inst.vga_init.n82231: 6 loads, 6 SLICEs
      Net display_inst.vga_init.VSYNC_N_20922: 1 loads, 1 SLICEs
      Net display_inst.vga_init.HSYNC_N_20919: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net arr_length[1]: 101 loads
      Net VCC_net: 91 loads
      Net game_State[0]: 28 loads
      Net column_cnt[4]: 26 loads
      Net column_cnt[5]: 24 loads
      Net column_cnt[6]: 23 loads
      Net row_cnt[4]: 23 loads
      Net row_cnt[6]: 23 loads
      Net row_cnt[5]: 21 loads
      Net row_cnt[3]: 20 loads




   Number of warnings:  3
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'delete_me'.
WARNING - map: Can't resolve object 'delete_me' in constraint 'ldc_set_location
     -site {37} [get_ports delete_me]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {37} [get_ports
     delete_me]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_outcore_o       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| continCLK           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| pll_in_clock        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[0]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[1]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| delete_me[2]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       display_inst/pll_init/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      pll_in_clock_c
  Output Clock(CoreA):                 PIN      pll_outcore_o_c
  Output Clock(GlobalA):               NODE     display_inst.clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       display_inst.pll_init.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            HSOSC_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     CLK
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: display_inst/pll_init/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: display_inst/pattern_gen_initial/mult_10
         Type: DSP
Instance Name: display_inst/pattern_gen_initial/mult_9
         Type: DSP
Instance Name: NES_inst/output_i0_i0
         Type: IOLOGIC
Instance Name: HSOSC_inst
         Type: HFOSC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 67 MB


























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
