#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jul 12 17:52:26 2021
# Process ID: 17044
# Current directory: D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.runs/synth_1
# Command line: vivado.exe -log main_module_of_Crossbar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_module_of_Crossbar.tcl
# Log file: D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.runs/synth_1/main_module_of_Crossbar.vds
# Journal file: D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_module_of_Crossbar.tcl -notrace
Command: synth_design -top main_module_of_Crossbar -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17596
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module_of_Crossbar' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/Crossbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'procedure' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/output_crossbar_procedure.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux4_to_1' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/MUX4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4_to_1' (1#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/MUX4.v:6]
INFO: [Synth 8-6157] synthesizing module 'point' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/point_of_commutation_for_crossbar.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux2_to_1' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/MUX2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux2_to_1' (2#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/MUX2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'point' (3#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/point_of_commutation_for_crossbar.v:24]
INFO: [Synth 8-6155] done synthesizing module 'procedure' (4#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/output_crossbar_procedure.v:24]
INFO: [Synth 8-6157] synthesizing module 'connection' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/input_mux_for_crossbar.v:3]
INFO: [Synth 8-6155] done synthesizing module 'connection' (5#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/input_mux_for_crossbar.v:3]
INFO: [Synth 8-6157] synthesizing module 'round_robin_module' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/RoundRobin_Arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'out_arbiter' [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/output_arbiter_RR.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/output_arbiter_RR.v:71]
INFO: [Synth 8-6155] done synthesizing module 'out_arbiter' (6#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/output_arbiter_RR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_module' (7#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/RoundRobin_Arbiter.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RR_Arbiter_unit'. This will prevent further optimization [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/Crossbar.v:156]
INFO: [Synth 8-6155] done synthesizing module 'main_module_of_Crossbar' (8#1) [D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.srcs/sources_1/new/Crossbar.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'procedure'
INFO: [Synth 8-802] inferred FSM for state register 'Previous_reg' in module 'out_arbiter'
INFO: [Synth 8-6159] Found Keep on FSM register 'State_reg' in module 'procedure', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE5 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE3 |                              101 |                              101
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              110 |                              110
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              011
                 iSTATE0 |                               01 |                              000
                 iSTATE1 |                               10 |                              001
                 iSTATE2 |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Previous_reg' using encoding 'sequential' in module 'out_arbiter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 24    
	                1 Bit    Registers := 112   
+---Muxes : 
	   8 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 136   
	   8 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 140   
	   7 Input    1 Bit        Muxes := 80    
	   8 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |   572|
|4     |LUT3  |    88|
|5     |LUT4  |    45|
|6     |LUT5  |   712|
|7     |LUT6  |   248|
|8     |MUXF7 |   264|
|9     |FDRE  |  1116|
|10    |FDSE  |     4|
|11    |IBUF  |   398|
|12    |OBUF  |   396|
+------+------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |  3850|
|2     |  out0            |procedure__1       |   672|
|3     |    P0            |point_148          |    64|
|4     |    P1            |point_149          |    63|
|5     |    P2            |point_150          |   199|
|6     |    P3            |point_151          |   130|
|7     |  out1            |procedure__2       |   672|
|8     |    P0            |point_144          |    64|
|9     |    P1            |point_145          |    63|
|10    |    P2            |point_146          |   199|
|11    |    P3            |point_147          |   130|
|12    |  out2            |procedure__3       |   672|
|13    |    P0            |point_140          |    64|
|14    |    P1            |point_141          |    63|
|15    |    P2            |point_142          |   199|
|16    |    P3            |point_143          |   130|
|17    |  out3            |procedure          |   672|
|18    |    P0            |point              |    64|
|19    |    P1            |point_137          |    63|
|20    |    P2            |point_138          |   199|
|21    |    P3            |point_139          |   130|
|22    |  RR_Arbiter_unit |round_robin_module |    85|
|23    |    RR0           |out_arbiter        |    19|
|24    |    RR1           |out_arbiter_134    |    19|
|25    |    RR2           |out_arbiter_135    |    19|
|26    |    RR3           |out_arbiter_136    |    20|
|27    |  in0             |connection         |    66|
|28    |    o_ack         |mux4_to_1_101      |     1|
|29    |    o_rdata00     |mux4_to_1_102      |     1|
|30    |    o_rdata01     |mux4_to_1_103      |     1|
|31    |    o_rdata02     |mux4_to_1_104      |     1|
|32    |    o_rdata03     |mux4_to_1_105      |     1|
|33    |    o_rdata04     |mux4_to_1_106      |     1|
|34    |    o_rdata05     |mux4_to_1_107      |     1|
|35    |    o_rdata06     |mux4_to_1_108      |     1|
|36    |    o_rdata07     |mux4_to_1_109      |     1|
|37    |    o_rdata08     |mux4_to_1_110      |     1|
|38    |    o_rdata09     |mux4_to_1_111      |     1|
|39    |    o_rdata10     |mux4_to_1_112      |     1|
|40    |    o_rdata11     |mux4_to_1_113      |     1|
|41    |    o_rdata12     |mux4_to_1_114      |     1|
|42    |    o_rdata13     |mux4_to_1_115      |     1|
|43    |    o_rdata14     |mux4_to_1_116      |     1|
|44    |    o_rdata15     |mux4_to_1_117      |     1|
|45    |    o_rdata16     |mux4_to_1_118      |     1|
|46    |    o_rdata17     |mux4_to_1_119      |     1|
|47    |    o_rdata18     |mux4_to_1_120      |     1|
|48    |    o_rdata19     |mux4_to_1_121      |     1|
|49    |    o_rdata20     |mux4_to_1_122      |     1|
|50    |    o_rdata21     |mux4_to_1_123      |     1|
|51    |    o_rdata22     |mux4_to_1_124      |     1|
|52    |    o_rdata23     |mux4_to_1_125      |     1|
|53    |    o_rdata24     |mux4_to_1_126      |     1|
|54    |    o_rdata25     |mux4_to_1_127      |     1|
|55    |    o_rdata26     |mux4_to_1_128      |     1|
|56    |    o_rdata27     |mux4_to_1_129      |     1|
|57    |    o_rdata28     |mux4_to_1_130      |     1|
|58    |    o_rdata29     |mux4_to_1_131      |     1|
|59    |    o_rdata30     |mux4_to_1_132      |     1|
|60    |    o_rdata31     |mux4_to_1_133      |     1|
|61    |  in1             |connection_0       |    66|
|62    |    o_ack         |mux4_to_1_68       |     1|
|63    |    o_rdata00     |mux4_to_1_69       |     1|
|64    |    o_rdata01     |mux4_to_1_70       |     1|
|65    |    o_rdata02     |mux4_to_1_71       |     1|
|66    |    o_rdata03     |mux4_to_1_72       |     1|
|67    |    o_rdata04     |mux4_to_1_73       |     1|
|68    |    o_rdata05     |mux4_to_1_74       |     1|
|69    |    o_rdata06     |mux4_to_1_75       |     1|
|70    |    o_rdata07     |mux4_to_1_76       |     1|
|71    |    o_rdata08     |mux4_to_1_77       |     1|
|72    |    o_rdata09     |mux4_to_1_78       |     1|
|73    |    o_rdata10     |mux4_to_1_79       |     1|
|74    |    o_rdata11     |mux4_to_1_80       |     1|
|75    |    o_rdata12     |mux4_to_1_81       |     1|
|76    |    o_rdata13     |mux4_to_1_82       |     1|
|77    |    o_rdata14     |mux4_to_1_83       |     1|
|78    |    o_rdata15     |mux4_to_1_84       |     1|
|79    |    o_rdata16     |mux4_to_1_85       |     1|
|80    |    o_rdata17     |mux4_to_1_86       |     1|
|81    |    o_rdata18     |mux4_to_1_87       |     1|
|82    |    o_rdata19     |mux4_to_1_88       |     1|
|83    |    o_rdata20     |mux4_to_1_89       |     1|
|84    |    o_rdata21     |mux4_to_1_90       |     1|
|85    |    o_rdata22     |mux4_to_1_91       |     1|
|86    |    o_rdata23     |mux4_to_1_92       |     1|
|87    |    o_rdata24     |mux4_to_1_93       |     1|
|88    |    o_rdata25     |mux4_to_1_94       |     1|
|89    |    o_rdata26     |mux4_to_1_95       |     1|
|90    |    o_rdata27     |mux4_to_1_96       |     1|
|91    |    o_rdata28     |mux4_to_1_97       |     1|
|92    |    o_rdata29     |mux4_to_1_98       |     1|
|93    |    o_rdata30     |mux4_to_1_99       |     1|
|94    |    o_rdata31     |mux4_to_1_100      |     1|
|95    |  in2             |connection_1       |    66|
|96    |    o_ack         |mux4_to_1_35       |     1|
|97    |    o_rdata00     |mux4_to_1_36       |     1|
|98    |    o_rdata01     |mux4_to_1_37       |     1|
|99    |    o_rdata02     |mux4_to_1_38       |     1|
|100   |    o_rdata03     |mux4_to_1_39       |     1|
|101   |    o_rdata04     |mux4_to_1_40       |     1|
|102   |    o_rdata05     |mux4_to_1_41       |     1|
|103   |    o_rdata06     |mux4_to_1_42       |     1|
|104   |    o_rdata07     |mux4_to_1_43       |     1|
|105   |    o_rdata08     |mux4_to_1_44       |     1|
|106   |    o_rdata09     |mux4_to_1_45       |     1|
|107   |    o_rdata10     |mux4_to_1_46       |     1|
|108   |    o_rdata11     |mux4_to_1_47       |     1|
|109   |    o_rdata12     |mux4_to_1_48       |     1|
|110   |    o_rdata13     |mux4_to_1_49       |     1|
|111   |    o_rdata14     |mux4_to_1_50       |     1|
|112   |    o_rdata15     |mux4_to_1_51       |     1|
|113   |    o_rdata16     |mux4_to_1_52       |     1|
|114   |    o_rdata17     |mux4_to_1_53       |     1|
|115   |    o_rdata18     |mux4_to_1_54       |     1|
|116   |    o_rdata19     |mux4_to_1_55       |     1|
|117   |    o_rdata20     |mux4_to_1_56       |     1|
|118   |    o_rdata21     |mux4_to_1_57       |     1|
|119   |    o_rdata22     |mux4_to_1_58       |     1|
|120   |    o_rdata23     |mux4_to_1_59       |     1|
|121   |    o_rdata24     |mux4_to_1_60       |     1|
|122   |    o_rdata25     |mux4_to_1_61       |     1|
|123   |    o_rdata26     |mux4_to_1_62       |     1|
|124   |    o_rdata27     |mux4_to_1_63       |     1|
|125   |    o_rdata28     |mux4_to_1_64       |     1|
|126   |    o_rdata29     |mux4_to_1_65       |     1|
|127   |    o_rdata30     |mux4_to_1_66       |     1|
|128   |    o_rdata31     |mux4_to_1_67       |     1|
|129   |  in3             |connection_2       |    67|
|130   |    o_ack         |mux4_to_1          |     1|
|131   |    o_rdata00     |mux4_to_1_3        |     1|
|132   |    o_rdata01     |mux4_to_1_4        |     1|
|133   |    o_rdata02     |mux4_to_1_5        |     1|
|134   |    o_rdata03     |mux4_to_1_6        |     1|
|135   |    o_rdata04     |mux4_to_1_7        |     1|
|136   |    o_rdata05     |mux4_to_1_8        |     1|
|137   |    o_rdata06     |mux4_to_1_9        |     1|
|138   |    o_rdata07     |mux4_to_1_10       |     1|
|139   |    o_rdata08     |mux4_to_1_11       |     1|
|140   |    o_rdata09     |mux4_to_1_12       |     1|
|141   |    o_rdata10     |mux4_to_1_13       |     1|
|142   |    o_rdata11     |mux4_to_1_14       |     1|
|143   |    o_rdata12     |mux4_to_1_15       |     1|
|144   |    o_rdata13     |mux4_to_1_16       |     1|
|145   |    o_rdata14     |mux4_to_1_17       |     1|
|146   |    o_rdata15     |mux4_to_1_18       |     1|
|147   |    o_rdata16     |mux4_to_1_19       |     1|
|148   |    o_rdata17     |mux4_to_1_20       |     1|
|149   |    o_rdata18     |mux4_to_1_21       |     1|
|150   |    o_rdata19     |mux4_to_1_22       |     1|
|151   |    o_rdata20     |mux4_to_1_23       |     1|
|152   |    o_rdata21     |mux4_to_1_24       |     1|
|153   |    o_rdata22     |mux4_to_1_25       |     1|
|154   |    o_rdata23     |mux4_to_1_26       |     1|
|155   |    o_rdata24     |mux4_to_1_27       |     1|
|156   |    o_rdata25     |mux4_to_1_28       |     1|
|157   |    o_rdata26     |mux4_to_1_29       |     1|
|158   |    o_rdata27     |mux4_to_1_30       |     1|
|159   |    o_rdata28     |mux4_to_1_31       |     1|
|160   |    o_rdata29     |mux4_to_1_32       |     1|
|161   |    o_rdata30     |mux4_to_1_33       |     1|
|162   |    o_rdata31     |mux4_to_1_34       |     1|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.004 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1025.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1025.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HDL/CrossbarSwitch_dim4/CrossbarSwitch_dim4.runs/synth_1/main_module_of_Crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_module_of_Crossbar_utilization_synth.rpt -pb main_module_of_Crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 17:52:58 2021...
