// Seed: 3261191925
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  wire id_2;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 = id_1;
    id_1 = 1;
  end
  reg id_3;
  assign id_3 = id_3;
  reg id_4;
  task id_5;
    id_4 <= id_3;
    output id_6;
  endtask
  module_0 modCall_1 ();
  assign id_4 = id_4;
  wire id_7;
  assign id_4 = id_4;
endmodule
module module_2;
  always begin : LABEL_0
    id_1 = id_1;
  end
  module_3 modCall_1 ();
endmodule
module module_3;
  logic [7:0][1  +: 'd0 ||  1 'b0] id_1 = 1'b0;
  for (id_2 = 1'b0; 1; id_2 = 1) assign id_1 = id_2;
endmodule
