{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:51:13 2019 " "Info: Processing started: Sun Nov 03 21:51:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(21) " "Warning (10268): Verilog HDL information at alu.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(27) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(27): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu.v(21) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[0\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[1\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[2\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[3\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[4\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[5\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[6\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[7\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[8\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[9\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[10\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[11\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[12\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[13\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[14\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[15\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[16\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[17\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[17\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[18\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[18\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[19\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[19\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[20\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[20\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[21\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[21\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[22\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[22\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[23\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[23\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[24\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[24\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[25\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[25\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[26\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[26\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[27\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[27\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[28\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[28\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[29\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[29\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[30\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[30\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[31\] alu.v(21) " "Info (10041): Inferred latch for \"alu_out\[31\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[0\]\$latch " "Warning: Latch alu_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[1\]\$latch " "Warning: Latch alu_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[2\]\$latch " "Warning: Latch alu_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[3\]\$latch " "Warning: Latch alu_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[4\]\$latch " "Warning: Latch alu_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[5\]\$latch " "Warning: Latch alu_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[6\]\$latch " "Warning: Latch alu_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[7\]\$latch " "Warning: Latch alu_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[8\]\$latch " "Warning: Latch alu_out\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[9\]\$latch " "Warning: Latch alu_out\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[10\]\$latch " "Warning: Latch alu_out\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[11\]\$latch " "Warning: Latch alu_out\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[12\]\$latch " "Warning: Latch alu_out\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[13\]\$latch " "Warning: Latch alu_out\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[14\]\$latch " "Warning: Latch alu_out\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[15\]\$latch " "Warning: Latch alu_out\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[16\]\$latch " "Warning: Latch alu_out\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[17\]\$latch " "Warning: Latch alu_out\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[18\]\$latch " "Warning: Latch alu_out\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[19\]\$latch " "Warning: Latch alu_out\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[20\]\$latch " "Warning: Latch alu_out\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[21\]\$latch " "Warning: Latch alu_out\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[22\]\$latch " "Warning: Latch alu_out\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[23\]\$latch " "Warning: Latch alu_out\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[24\]\$latch " "Warning: Latch alu_out\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[25\]\$latch " "Warning: Latch alu_out\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[26\]\$latch " "Warning: Latch alu_out\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[27\]\$latch " "Warning: Latch alu_out\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[28\]\$latch " "Warning: Latch alu_out\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[29\]\$latch " "Warning: Latch alu_out\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[0\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[30\]\$latch " "Warning: Latch alu_out\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_out\[31\]\$latch " "Warning: Latch alu_out\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_sel\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_sel\[3\]" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.map.smsg " "Info: Generated suppressed messages file C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "848 " "Info: Implemented 848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Info: Implemented 68 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "748 " "Info: Implemented 748 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:51:26 2019 " "Info: Processing ended: Sun Nov 03 21:51:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:51:29 2019 " "Info: Processing started: Sun Nov 03 21:51:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "alu EP2C5F256C6 " "Info: Automatically selected device EP2C5F256C6 for design alu" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Info: Device EP2C8F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 991 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 992 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 993 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "Critical Warning: No exact pin location assignment(s) for 100 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[0\] " "Info: Pin alu_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[0] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[1\] " "Info: Pin alu_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[1] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[2\] " "Info: Pin alu_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[2] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 36 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[3\] " "Info: Pin alu_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[3] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[4\] " "Info: Pin alu_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[4] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[5\] " "Info: Pin alu_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[5] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[6\] " "Info: Pin alu_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[6] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[7\] " "Info: Pin alu_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[7] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[8\] " "Info: Pin alu_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[8] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[9\] " "Info: Pin alu_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[9] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[10\] " "Info: Pin alu_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[10] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[11\] " "Info: Pin alu_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[11] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[12\] " "Info: Pin alu_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[12] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[13\] " "Info: Pin alu_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[13] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[14\] " "Info: Pin alu_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[14] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[15\] " "Info: Pin alu_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[15] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[16\] " "Info: Pin alu_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[16] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[17\] " "Info: Pin alu_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[17] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[18\] " "Info: Pin alu_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[18] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[19\] " "Info: Pin alu_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[19] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[20\] " "Info: Pin alu_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[20] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[21\] " "Info: Pin alu_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[21] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[22\] " "Info: Pin alu_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[22] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[23\] " "Info: Pin alu_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[23] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[24\] " "Info: Pin alu_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[24] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[25\] " "Info: Pin alu_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[25] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[26\] " "Info: Pin alu_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[26] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[27\] " "Info: Pin alu_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[27] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[28\] " "Info: Pin alu_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[28] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[29\] " "Info: Pin alu_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[29] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[30\] " "Info: Pin alu_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[30] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out\[31\] " "Info: Pin alu_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out[31] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 7 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[0\] " "Info: Pin dataB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[0] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[0\] " "Info: Pin alu_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_sel[0] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[1\] " "Info: Pin alu_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_sel[1] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[2\] " "Info: Pin alu_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_sel[2] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[3\] " "Info: Pin alu_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_sel[3] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[0\] " "Info: Pin dataA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[0] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[31\] " "Info: Pin dataA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[31] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[5\] " "Info: Pin dataB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[5] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[6\] " "Info: Pin dataB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[6] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[7\] " "Info: Pin dataB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[7] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[8\] " "Info: Pin dataB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[8] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[9\] " "Info: Pin dataB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[9] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[10\] " "Info: Pin dataB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[10] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[11\] " "Info: Pin dataB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[11] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[12\] " "Info: Pin dataB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[12] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[13\] " "Info: Pin dataB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[13] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[14\] " "Info: Pin dataB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[14] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[15\] " "Info: Pin dataB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[15] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[16\] " "Info: Pin dataB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[16] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[17\] " "Info: Pin dataB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[17] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[18\] " "Info: Pin dataB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[18] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[19\] " "Info: Pin dataB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[19] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[20\] " "Info: Pin dataB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[20] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[21\] " "Info: Pin dataB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[21] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[22\] " "Info: Pin dataB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[22] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[23\] " "Info: Pin dataB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[23] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[24\] " "Info: Pin dataB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[24] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[25\] " "Info: Pin dataB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[25] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[26\] " "Info: Pin dataB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[26] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[27\] " "Info: Pin dataB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[27] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[28\] " "Info: Pin dataB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[28] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[29\] " "Info: Pin dataB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[29] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[30\] " "Info: Pin dataB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[30] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[31\] " "Info: Pin dataB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[31] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[30\] " "Info: Pin dataA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[30] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[29\] " "Info: Pin dataA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[29] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[28\] " "Info: Pin dataA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[28] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[27\] " "Info: Pin dataA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[27] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[26\] " "Info: Pin dataA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[26] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[25\] " "Info: Pin dataA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[25] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[24\] " "Info: Pin dataA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[24] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[23\] " "Info: Pin dataA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[23] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[22\] " "Info: Pin dataA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[22] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[21\] " "Info: Pin dataA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[21] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[20\] " "Info: Pin dataA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[20] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[19\] " "Info: Pin dataA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[19] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[18\] " "Info: Pin dataA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[18] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[17\] " "Info: Pin dataA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[17] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[16\] " "Info: Pin dataA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[16] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[15\] " "Info: Pin dataA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[15] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[14\] " "Info: Pin dataA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[14] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[13\] " "Info: Pin dataA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[13] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[12\] " "Info: Pin dataA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[12] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[11\] " "Info: Pin dataA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[11] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[10\] " "Info: Pin dataA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[10] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[9\] " "Info: Pin dataA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[9] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[8\] " "Info: Pin dataA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[8] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[7\] " "Info: Pin dataA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[7] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[6\] " "Info: Pin dataA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[6] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[5\] " "Info: Pin dataA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[5] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[4\] " "Info: Pin dataA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[4] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[4\] " "Info: Pin dataB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[4] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[3\] " "Info: Pin dataA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[3] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[3\] " "Info: Pin dataB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[3] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[2\] " "Info: Pin dataA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[2] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[2\] " "Info: Pin dataB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[2] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataA\[1\] " "Info: Pin dataA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataA[1] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataB\[1\] " "Info: Pin dataB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataB[1] } } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux32~0  " "Info: Automatically promoted node Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 3.3V 68 32 0 " "Info: Number of I/O pins in group: 100 (unused VREF, 3.3V VCCIO, 68 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[0\] 0 " "Info: Pin \"alu_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[1\] 0 " "Info: Pin \"alu_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[2\] 0 " "Info: Pin \"alu_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[3\] 0 " "Info: Pin \"alu_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[4\] 0 " "Info: Pin \"alu_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[5\] 0 " "Info: Pin \"alu_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[6\] 0 " "Info: Pin \"alu_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[7\] 0 " "Info: Pin \"alu_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[8\] 0 " "Info: Pin \"alu_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[9\] 0 " "Info: Pin \"alu_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[10\] 0 " "Info: Pin \"alu_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[11\] 0 " "Info: Pin \"alu_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[12\] 0 " "Info: Pin \"alu_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[13\] 0 " "Info: Pin \"alu_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[14\] 0 " "Info: Pin \"alu_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[15\] 0 " "Info: Pin \"alu_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[16\] 0 " "Info: Pin \"alu_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[17\] 0 " "Info: Pin \"alu_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[18\] 0 " "Info: Pin \"alu_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[19\] 0 " "Info: Pin \"alu_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[20\] 0 " "Info: Pin \"alu_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[21\] 0 " "Info: Pin \"alu_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[22\] 0 " "Info: Pin \"alu_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[23\] 0 " "Info: Pin \"alu_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[24\] 0 " "Info: Pin \"alu_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[25\] 0 " "Info: Pin \"alu_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[26\] 0 " "Info: Pin \"alu_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[27\] 0 " "Info: Pin \"alu_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[28\] 0 " "Info: Pin \"alu_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[29\] 0 " "Info: Pin \"alu_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[30\] 0 " "Info: Pin \"alu_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out\[31\] 0 " "Info: Pin \"alu_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:51:33 2019 " "Info: Processing ended: Sun Nov 03 21:51:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:51:36 2019 " "Info: Processing started: Sun Nov 03 21:51:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:51:37 2019 " "Info: Processing ended: Sun Nov 03 21:51:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:51:40 2019 " "Info: Processing started: Sun Nov 03 21:51:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[0\]\$latch " "Warning: Node \"alu_out\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[1\]\$latch " "Warning: Node \"alu_out\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[2\]\$latch " "Warning: Node \"alu_out\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[3\]\$latch " "Warning: Node \"alu_out\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[4\]\$latch " "Warning: Node \"alu_out\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[5\]\$latch " "Warning: Node \"alu_out\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[6\]\$latch " "Warning: Node \"alu_out\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[7\]\$latch " "Warning: Node \"alu_out\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[8\]\$latch " "Warning: Node \"alu_out\[8\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[9\]\$latch " "Warning: Node \"alu_out\[9\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[10\]\$latch " "Warning: Node \"alu_out\[10\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[11\]\$latch " "Warning: Node \"alu_out\[11\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[12\]\$latch " "Warning: Node \"alu_out\[12\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[13\]\$latch " "Warning: Node \"alu_out\[13\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[14\]\$latch " "Warning: Node \"alu_out\[14\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[15\]\$latch " "Warning: Node \"alu_out\[15\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[16\]\$latch " "Warning: Node \"alu_out\[16\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[17\]\$latch " "Warning: Node \"alu_out\[17\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[18\]\$latch " "Warning: Node \"alu_out\[18\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[19\]\$latch " "Warning: Node \"alu_out\[19\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[20\]\$latch " "Warning: Node \"alu_out\[20\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[21\]\$latch " "Warning: Node \"alu_out\[21\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[22\]\$latch " "Warning: Node \"alu_out\[22\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[23\]\$latch " "Warning: Node \"alu_out\[23\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[24\]\$latch " "Warning: Node \"alu_out\[24\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[25\]\$latch " "Warning: Node \"alu_out\[25\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[26\]\$latch " "Warning: Node \"alu_out\[26\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[27\]\$latch " "Warning: Node \"alu_out\[27\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[28\]\$latch " "Warning: Node \"alu_out\[28\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[29\]\$latch " "Warning: Node \"alu_out\[29\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[30\]\$latch " "Warning: Node \"alu_out\[30\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[31\]\$latch " "Warning: Node \"alu_out\[31\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[2\] " "Info: Assuming node \"alu_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[1\] " "Info: Assuming node \"alu_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[3\] " "Info: Assuming node \"alu_sel\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[0\] " "Info: Assuming node \"alu_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu_out\[23\]\$latch dataB\[1\] alu_sel\[2\] 15.885 ns register " "Info: tsu for register \"alu_out\[23\]\$latch\" (data pin = \"dataB\[1\]\", clock pin = \"alu_sel\[2\]\") is 15.885 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.010 ns + Longest pin register " "Info: + Longest pin to register delay is 20.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns dataB\[1\] 1 PIN PIN_R11 98 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_R11; Fanout = 98; PIN Node = 'dataB\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[1] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.233 ns) + CELL(0.150 ns) 7.223 ns ShiftLeft0~18 2 COMB LCCOMB_X8_Y8_N14 1 " "Info: 2: + IC(6.233 ns) + CELL(0.150 ns) = 7.223 ns; Loc. = LCCOMB_X8_Y8_N14; Fanout = 1; COMB Node = 'ShiftLeft0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { dataB[1] ShiftLeft0~18 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.438 ns) 8.648 ns ShiftLeft0~19 3 COMB LCCOMB_X15_Y8_N10 5 " "Info: 3: + IC(0.987 ns) + CELL(0.438 ns) = 8.648 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 5; COMB Node = 'ShiftLeft0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ShiftLeft0~18 ShiftLeft0~19 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.275 ns) 10.257 ns ShiftLeft0~34 4 COMB LCCOMB_X9_Y4_N26 3 " "Info: 4: + IC(1.334 ns) + CELL(0.275 ns) = 10.257 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 3; COMB Node = 'ShiftLeft0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { ShiftLeft0~19 ShiftLeft0~34 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.416 ns) 11.634 ns Mux23~0 5 COMB LCCOMB_X15_Y4_N26 1 " "Info: 5: + IC(0.961 ns) + CELL(0.416 ns) = 11.634 ns; Loc. = LCCOMB_X15_Y4_N26; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { ShiftLeft0~34 Mux23~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 12.304 ns Mux23~1 6 COMB LCCOMB_X15_Y4_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.420 ns) = 12.304 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'Mux23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux23~0 Mux23~1 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.150 ns) 13.137 ns Mux23~2 7 COMB LCCOMB_X13_Y4_N8 1 " "Info: 7: + IC(0.683 ns) + CELL(0.150 ns) = 13.137 ns; Loc. = LCCOMB_X13_Y4_N8; Fanout = 1; COMB Node = 'Mux23~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { Mux23~1 Mux23~2 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.437 ns) 14.870 ns Mux23~3 8 COMB LCCOMB_X14_Y7_N30 1 " "Info: 8: + IC(1.296 ns) + CELL(0.437 ns) = 14.870 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 1; COMB Node = 'Mux23~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { Mux23~2 Mux23~3 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.419 ns) 16.281 ns Mux23~4 9 COMB LCCOMB_X14_Y5_N22 1 " "Info: 9: + IC(0.992 ns) + CELL(0.419 ns) = 16.281 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 1; COMB Node = 'Mux23~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { Mux23~3 Mux23~4 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.150 ns) 17.454 ns Mux23~5 10 COMB LCCOMB_X17_Y7_N22 1 " "Info: 10: + IC(1.023 ns) + CELL(0.150 ns) = 17.454 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'Mux23~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { Mux23~4 Mux23~5 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.420 ns) 18.867 ns Mux23~6 11 COMB LCCOMB_X13_Y6_N18 1 " "Info: 11: + IC(0.993 ns) + CELL(0.420 ns) = 18.867 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'Mux23~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Mux23~5 Mux23~6 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 19.260 ns Mux23~7 12 COMB LCCOMB_X13_Y6_N28 1 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 19.260 ns; Loc. = LCCOMB_X13_Y6_N28; Fanout = 1; COMB Node = 'Mux23~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux23~6 Mux23~7 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.275 ns) 20.010 ns alu_out\[23\]\$latch 13 REG LCCOMB_X13_Y6_N22 1 " "Info: 13: + IC(0.475 ns) + CELL(0.275 ns) = 20.010 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; REG Node = 'alu_out\[23\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.540 ns ( 22.69 % ) " "Info: Total cell delay = 4.540 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.470 ns ( 77.31 % ) " "Info: Total interconnect delay = 15.470 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.010 ns" { dataB[1] ShiftLeft0~18 ShiftLeft0~19 ShiftLeft0~34 Mux23~0 Mux23~1 Mux23~2 Mux23~3 Mux23~4 Mux23~5 Mux23~6 Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.010 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~18 {} ShiftLeft0~19 {} ShiftLeft0~34 {} Mux23~0 {} Mux23~1 {} Mux23~2 {} Mux23~3 {} Mux23~4 {} Mux23~5 {} Mux23~6 {} Mux23~7 {} alu_out[23]$latch {} } { 0.000ns 0.000ns 6.233ns 0.987ns 1.334ns 0.961ns 0.250ns 0.683ns 1.296ns 0.992ns 1.023ns 0.993ns 0.243ns 0.475ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.275ns 0.416ns 0.420ns 0.150ns 0.437ns 0.419ns 0.150ns 0.420ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.823 ns + " "Info: + Micro setup delay of destination is 0.823 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[2\] destination 4.948 ns - Shortest register " "Info: - Shortest clock path from clock \"alu_sel\[2\]\" to destination register is 4.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns alu_sel\[2\] 1 CLK PIN_D11 31 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D11; Fanout = 31; CLK Node = 'alu_sel\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.150 ns) 2.045 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.045 ns) + CELL(0.150 ns) = 2.045 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { alu_sel[2] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 3.775 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 3.775 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.150 ns) 4.948 ns alu_out\[23\]\$latch 4 REG LCCOMB_X13_Y6_N22 1 " "Info: 4: + IC(1.023 ns) + CELL(0.150 ns) = 4.948 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; REG Node = 'alu_out\[23\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 23.24 % ) " "Info: Total cell delay = 1.150 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 76.76 % ) " "Info: Total interconnect delay = 3.798 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[23]$latch {} } { 0.000ns 0.000ns 1.045ns 1.730ns 1.023ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.010 ns" { dataB[1] ShiftLeft0~18 ShiftLeft0~19 ShiftLeft0~34 Mux23~0 Mux23~1 Mux23~2 Mux23~3 Mux23~4 Mux23~5 Mux23~6 Mux23~7 alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.010 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~18 {} ShiftLeft0~19 {} ShiftLeft0~34 {} Mux23~0 {} Mux23~1 {} Mux23~2 {} Mux23~3 {} Mux23~4 {} Mux23~5 {} Mux23~6 {} Mux23~7 {} alu_out[23]$latch {} } { 0.000ns 0.000ns 6.233ns 0.987ns 1.334ns 0.961ns 0.250ns 0.683ns 1.296ns 0.992ns 1.023ns 0.993ns 0.243ns 0.475ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.275ns 0.416ns 0.420ns 0.150ns 0.437ns 0.419ns 0.150ns 0.420ns 0.150ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[23]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[23]$latch {} } { 0.000ns 0.000ns 1.045ns 1.730ns 1.023ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alu_sel\[3\] alu_out\[19\] alu_out\[19\]\$latch 10.002 ns register " "Info: tco from clock \"alu_sel\[3\]\" to destination pin \"alu_out\[19\]\" through register \"alu_out\[19\]\$latch\" is 10.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[3\] source 5.494 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[3\]\" to source register is 5.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns alu_sel\[3\] 1 CLK PIN_G12 25 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G12; Fanout = 25; CLK Node = 'alu_sel\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.415 ns) 2.568 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.331 ns) + CELL(0.415 ns) = 2.568 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { alu_sel[3] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 4.298 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 4.298 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.150 ns) 5.494 ns alu_out\[19\]\$latch 4 REG LCCOMB_X12_Y10_N14 1 " "Info: 4: + IC(1.046 ns) + CELL(0.150 ns) = 5.494 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 1; REG Node = 'alu_out\[19\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 25.25 % ) " "Info: Total cell delay = 1.387 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 74.75 % ) " "Info: Total interconnect delay = 4.107 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[19]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.046ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.508 ns + Longest register pin " "Info: + Longest register to pin delay is 4.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_out\[19\]\$latch 1 REG LCCOMB_X12_Y10_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 1; REG Node = 'alu_out\[19\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[19]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(2.778 ns) 4.508 ns alu_out\[19\] 2 PIN PIN_A13 0 " "Info: 2: + IC(1.730 ns) + CELL(2.778 ns) = 4.508 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'alu_out\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 61.62 % ) " "Info: Total cell delay = 2.778 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 38.38 % ) " "Info: Total interconnect delay = 1.730 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { alu_out[19]$latch {} alu_out[19] {} } { 0.000ns 1.730ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[19]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[19]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.046ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { alu_out[19]$latch alu_out[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { alu_out[19]$latch {} alu_out[19] {} } { 0.000ns 1.730ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "alu_out\[8\]\$latch dataA\[8\] alu_sel\[3\] 1.735 ns register " "Info: th for register \"alu_out\[8\]\$latch\" (data pin = \"dataA\[8\]\", clock pin = \"alu_sel\[3\]\") is 1.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[3\] destination 5.490 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[3\]\" to destination register is 5.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns alu_sel\[3\] 1 CLK PIN_G12 25 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G12; Fanout = 25; CLK Node = 'alu_sel\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.415 ns) 2.568 ns Mux32~0 2 COMB LCCOMB_X15_Y10_N10 1 " "Info: 2: + IC(1.331 ns) + CELL(0.415 ns) = 2.568 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { alu_sel[3] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 4.298 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 4.298 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.150 ns) 5.490 ns alu_out\[8\]\$latch 4 REG LCCOMB_X13_Y5_N22 1 " "Info: 4: + IC(1.042 ns) + CELL(0.150 ns) = 5.490 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; REG Node = 'alu_out\[8\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 25.26 % ) " "Info: Total cell delay = 1.387 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 74.74 % ) " "Info: Total interconnect delay = 4.103 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.042ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.755 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns dataA\[8\] 1 PIN PIN_J1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_J1; Fanout = 11; PIN Node = 'dataA\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[8] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.271 ns) 2.316 ns Mux8~9 2 COMB LCCOMB_X13_Y5_N10 1 " "Info: 2: + IC(1.066 ns) + CELL(0.271 ns) = 2.316 ns; Loc. = LCCOMB_X13_Y5_N10; Fanout = 1; COMB Node = 'Mux8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { dataA[8] Mux8~9 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.709 ns Mux8~10 3 COMB LCCOMB_X13_Y5_N4 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X13_Y5_N4; Fanout = 1; COMB Node = 'Mux8~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux8~9 Mux8~10 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 3.229 ns Mux8~7 4 COMB LCCOMB_X13_Y5_N24 1 " "Info: 4: + IC(0.249 ns) + CELL(0.271 ns) = 3.229 ns; Loc. = LCCOMB_X13_Y5_N24; Fanout = 1; COMB Node = 'Mux8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Mux8~10 Mux8~7 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.755 ns alu_out\[8\]\$latch 5 REG LCCOMB_X13_Y5_N22 1 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 3.755 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; REG Node = 'alu_out\[8\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 51.82 % ) " "Info: Total cell delay = 1.946 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.809 ns ( 48.18 % ) " "Info: Total interconnect delay = 1.809 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { dataA[8] Mux8~9 Mux8~10 Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { dataA[8] {} dataA[8]~combout {} Mux8~9 {} Mux8~10 {} Mux8~7 {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.066ns 0.243ns 0.249ns 0.251ns } { 0.000ns 0.979ns 0.271ns 0.150ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.331ns 1.730ns 1.042ns } { 0.000ns 0.822ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { dataA[8] Mux8~9 Mux8~10 Mux8~7 alu_out[8]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { dataA[8] {} dataA[8]~combout {} Mux8~9 {} Mux8~10 {} Mux8~7 {} alu_out[8]$latch {} } { 0.000ns 0.000ns 1.066ns 0.243ns 0.249ns 0.251ns } { 0.000ns 0.979ns 0.271ns 0.150ns 0.271ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:51:40 2019 " "Info: Processing ended: Sun Nov 03 21:51:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Info: Quartus II Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
