// Seed: 2267187436
module module_0 (
    input uwire id_0,
    output supply0 id_1
    , id_6,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  id_7(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1 && 1 == 1)
  );
  assign id_6[1] = id_6;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input wor id_5
);
  module_0(
      id_3, id_0, id_3, id_1, id_0
  );
  assign id_4 = 1;
  assign id_0 = 1;
endmodule
