vendor_name = ModelSim
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/testbench.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/HexDriver.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_sramtop.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/SLC3_2.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/memory_contents.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Mem2IO.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ISDU.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Instantiateram.sv
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ram.qip
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ram.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/db/altsyncram_hag1.tdf
design_name = slc3_sramtop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, slc3_sramtop, 1
instance = comp, \LED[0]~output , LED[0]~output, slc3_sramtop, 1
instance = comp, \LED[1]~output , LED[1]~output, slc3_sramtop, 1
instance = comp, \LED[2]~output , LED[2]~output, slc3_sramtop, 1
instance = comp, \LED[3]~output , LED[3]~output, slc3_sramtop, 1
instance = comp, \LED[4]~output , LED[4]~output, slc3_sramtop, 1
instance = comp, \LED[5]~output , LED[5]~output, slc3_sramtop, 1
instance = comp, \LED[6]~output , LED[6]~output, slc3_sramtop, 1
instance = comp, \LED[7]~output , LED[7]~output, slc3_sramtop, 1
instance = comp, \LED[8]~output , LED[8]~output, slc3_sramtop, 1
instance = comp, \LED[9]~output , LED[9]~output, slc3_sramtop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, slc3_sramtop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, slc3_sramtop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, slc3_sramtop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, slc3_sramtop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, slc3_sramtop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, slc3_sramtop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, slc3_sramtop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, slc3_sramtop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, slc3_sramtop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, slc3_sramtop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, slc3_sramtop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, slc3_sramtop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, slc3_sramtop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, slc3_sramtop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, slc3_sramtop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, slc3_sramtop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, slc3_sramtop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, slc3_sramtop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, slc3_sramtop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, slc3_sramtop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, slc3_sramtop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, slc3_sramtop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, slc3_sramtop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, slc3_sramtop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, slc3_sramtop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, slc3_sramtop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, slc3_sramtop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, slc3_sramtop, 1
instance = comp, \Clk~input , Clk~input, slc3_sramtop, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, slc3_sramtop, 1
instance = comp, \Run~input , Run~input, slc3_sramtop, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, slc3_sramtop, 1
instance = comp, \Continue~input , Continue~input, slc3_sramtop, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~54 , slc|state_controller|State~54, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_23 , slc|state_controller|State.S_23, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~6 , slc|state_controller|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~71 , slc|state_controller|State~71, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_12 , slc|state_controller|State.S_12, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2MUX_mod|Mux6~0 , slc|d0|ADDR2MUX_mod|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[3]~18 , slc|d0|PC_register|Data_Out[3]~18, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~13 , slc|d0|Add1~13, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector26~0 , slc|state_controller|Selector26~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~11 , slc|d0|Add1~11, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~5 , slc|state_controller|Decoder0~5, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~70 , slc|state_controller|State~70, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_09 , slc|state_controller|State.S_09, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~6 , slc|d0|reg_control|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~67 , slc|d0|reg_control|Decoder0~67, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~132 , slc|d0|reg_control|Decoder0~132, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~100 , slc|d0|reg_control|Reg~100, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][0]~148 , slc|d0|reg_control|Reg[2][0]~148, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][10] , slc|d0|reg_control|Reg[2][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~135 , slc|d0|reg_control|Decoder0~135, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~103 , slc|d0|reg_control|Reg~103, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][0]~151 , slc|d0|reg_control|Reg[3][0]~151, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][10] , slc|d0|reg_control|Reg[3][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~134 , slc|d0|reg_control|Decoder0~134, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~102 , slc|d0|reg_control|Reg~102, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][0]~150 , slc|d0|reg_control|Reg[0][0]~150, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][10] , slc|d0|reg_control|Reg[0][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~133 , slc|d0|reg_control|Decoder0~133, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~101 , slc|d0|reg_control|Reg~101, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][0]~149 , slc|d0|reg_control|Reg[1][0]~149, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][10] , slc|d0|reg_control|Reg[1][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~3 , slc|d0|reg_control|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~131 , slc|d0|reg_control|Decoder0~131, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~67 , slc|d0|reg_control|Reg~67, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][0]~147 , slc|d0|reg_control|Reg[7][0]~147, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][6] , slc|d0|reg_control|Reg[7][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~128 , slc|d0|reg_control|Decoder0~128, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~64 , slc|d0|reg_control|Reg~64, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][0]~144 , slc|d0|reg_control|Reg[5][0]~144, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][6] , slc|d0|reg_control|Reg[5][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~129 , slc|d0|reg_control|Decoder0~129, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~65 , slc|d0|reg_control|Reg~65, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][12]~145 , slc|d0|reg_control|Reg[6][12]~145, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][6] , slc|d0|reg_control|Reg[6][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Decoder0~130 , slc|d0|reg_control|Decoder0~130, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~66 , slc|d0|reg_control|Reg~66, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][0]~146 , slc|d0|reg_control|Reg[4][0]~146, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][6] , slc|d0|reg_control|Reg[4][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux9~0 , slc|d0|reg_control|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux9~1 , slc|d0|reg_control|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~71 , slc|d0|reg_control|Reg~71, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][6] , slc|d0|reg_control|Reg[3][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~68 , slc|d0|reg_control|Reg~68, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][6] , slc|d0|reg_control|Reg[2][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~69 , slc|d0|reg_control|Reg~69, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][6] , slc|d0|reg_control|Reg[1][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~70 , slc|d0|reg_control|Reg~70, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][6] , slc|d0|reg_control|Reg[0][6], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux9~2 , slc|d0|reg_control|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux9~3 , slc|d0|reg_control|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux9~4 , slc|d0|reg_control|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~14 , slc|d0|Add1~14, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2MUX_mod|Mux9~0 , slc|d0|ADDR2MUX_mod|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~15 , slc|d0|Add1~15, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[1]~9 , slc|d0|MAR_register|Data_Out[1]~9, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[3] , slc|d0|MAR_register|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[0] , slc|d0|MAR_register|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[14]~26 , slc|d0|IR_register|Data_Out[14]~26, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[1] , slc|d0|IR_register|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~29 , slc|d0|reg_control|Reg~29, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][1] , slc|d0|reg_control|Reg[4][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~31 , slc|d0|reg_control|Reg~31, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][1] , slc|d0|reg_control|Reg[6][1], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[1]~5 , slc|d0|SR2MUX_mod|mux_out[1]~5, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~28 , slc|d0|reg_control|Reg~28, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][1] , slc|d0|reg_control|Reg[5][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~30 , slc|d0|reg_control|Reg~30, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][1] , slc|d0|reg_control|Reg[7][1], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[1]~6 , slc|d0|SR2MUX_mod|mux_out[1]~6, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~32 , slc|d0|reg_control|Reg~32, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][2] , slc|d0|reg_control|Reg[5][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~35 , slc|d0|reg_control|Reg~35, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][2] , slc|d0|reg_control|Reg[7][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~34 , slc|d0|reg_control|Reg~34, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][2] , slc|d0|reg_control|Reg[4][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~33 , slc|d0|reg_control|Reg~33, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][2] , slc|d0|reg_control|Reg[6][2], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[2]~10 , slc|d0|SR2MUX_mod|mux_out[2]~10, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[2]~11 , slc|d0|SR2MUX_mod|mux_out[2]~11, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~39 , slc|d0|reg_control|Reg~39, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][2] , slc|d0|reg_control|Reg[3][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~36 , slc|d0|reg_control|Reg~36, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][2] , slc|d0|reg_control|Reg[2][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~37 , slc|d0|reg_control|Reg~37, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][2] , slc|d0|reg_control|Reg[1][2], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~38 , slc|d0|reg_control|Reg~38, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][2] , slc|d0|reg_control|Reg[0][2], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[2]~12 , slc|d0|SR2MUX_mod|mux_out[2]~12, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[2]~13 , slc|d0|SR2MUX_mod|mux_out[2]~13, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[2]~14 , slc|d0|SR2MUX_mod|mux_out[2]~14, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux13~0 , slc|d0|reg_control|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux13~1 , slc|d0|reg_control|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux13~2 , slc|d0|reg_control|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux13~3 , slc|d0|reg_control|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~26 , slc|d0|Add0~26, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~27 , slc|d0|Add0~27, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~16 , slc|d0|Add0~16, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~28 , slc|d0|Add0~28, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~25 , slc|d0|reg_control|Reg~25, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][1] , slc|d0|reg_control|Reg[0][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~24 , slc|d0|reg_control|Reg~24, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][1] , slc|d0|reg_control|Reg[2][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~26 , slc|d0|reg_control|Reg~26, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][1] , slc|d0|reg_control|Reg[3][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~27 , slc|d0|reg_control|Reg~27, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][1] , slc|d0|reg_control|Reg[1][1], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux14~0 , slc|d0|reg_control|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux14~1 , slc|d0|reg_control|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux14~2 , slc|d0|reg_control|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux14~3 , slc|d0|reg_control|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux14~4 , slc|d0|reg_control|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~23 , slc|d0|Add0~23, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~16 , slc|d0|reg_control|Reg~16, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][0] , slc|d0|reg_control|Reg[5][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~18 , slc|d0|reg_control|Reg~18, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][0] , slc|d0|reg_control|Reg[4][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~19 , slc|d0|reg_control|Reg~19, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][0] , slc|d0|reg_control|Reg[7][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~17 , slc|d0|reg_control|Reg~17, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][0] , slc|d0|reg_control|Reg[6][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux15~0 , slc|d0|reg_control|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux15~1 , slc|d0|reg_control|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~20 , slc|d0|reg_control|Reg~20, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][0] , slc|d0|reg_control|Reg[2][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~23 , slc|d0|reg_control|Reg~23, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][0] , slc|d0|reg_control|Reg[3][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~22 , slc|d0|reg_control|Reg~22, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][0] , slc|d0|reg_control|Reg[0][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~21 , slc|d0|reg_control|Reg~21, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][0] , slc|d0|reg_control|Reg[1][0], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux15~2 , slc|d0|reg_control|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux15~3 , slc|d0|reg_control|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux15~4 , slc|d0|reg_control|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~17 , slc|d0|Add0~17, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~18 , slc|d0|Add0~18, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~24 , slc|d0|Add0~24, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~29 , slc|d0|Add0~29, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux13~4 , slc|d0|reg_control|Mux13~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~6 , slc|d0|Add1~6, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~7 , slc|d0|Add1~7, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~5 , slc|d0|Add1~5, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~3 , slc|d0|Add1~3, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[0]~20 , slc|d0|PC_register|Data_Out[0]~20, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[3]~52 , slc|d0|PC_register|Data_Out[3]~52, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[0] , slc|d0|PC_register|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~2 , slc|d0|Add1~2, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[1]~22 , slc|d0|PC_register|Data_Out[1]~22, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[1] , slc|d0|PC_register|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~4 , slc|d0|Add1~4, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[2]~24 , slc|d0|PC_register|Data_Out[2]~24, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[2] , slc|d0|PC_register|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~2 , slc|d0|GateMux|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|GateMDR , slc|state_controller|GateMDR, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~3 , slc|d0|GateMux|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~4 , slc|d0|GateMux|Mux0~4, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~5 , slc|d0|GateMux|Mux0~5, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~50 , slc|state_controller|State~50, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1~feeder , slc|state_controller|State.S_16_1~feeder, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1 , slc|state_controller|State.S_16_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~51 , slc|state_controller|State~51, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_2 , slc|state_controller|State.S_16_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~52 , slc|state_controller|State~52, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_3 , slc|state_controller|State.S_16_3, slc3_sramtop, 1
instance = comp, \instaRam|address[0]~27 , instaRam|address[0]~27, slc3_sramtop, 1
instance = comp, \instaRam|address[0] , instaRam|address[0], slc3_sramtop, 1
instance = comp, \instaRam|address[1]~15 , instaRam|address[1]~15, slc3_sramtop, 1
instance = comp, \instaRam|address[1] , instaRam|address[1], slc3_sramtop, 1
instance = comp, \instaRam|address[2]~17 , instaRam|address[2]~17, slc3_sramtop, 1
instance = comp, \instaRam|address[2] , instaRam|address[2], slc3_sramtop, 1
instance = comp, \instaRam|address[3]~19 , instaRam|address[3]~19, slc3_sramtop, 1
instance = comp, \instaRam|address[3] , instaRam|address[3], slc3_sramtop, 1
instance = comp, \instaRam|address[4]~21 , instaRam|address[4]~21, slc3_sramtop, 1
instance = comp, \instaRam|address[4] , instaRam|address[4], slc3_sramtop, 1
instance = comp, \instaRam|address[5]~23 , instaRam|address[5]~23, slc3_sramtop, 1
instance = comp, \instaRam|address[5] , instaRam|address[5], slc3_sramtop, 1
instance = comp, \instaRam|address[6]~25 , instaRam|address[6]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[6] , instaRam|address[6], slc3_sramtop, 1
instance = comp, \instaRam|address[7]~28 , instaRam|address[7]~28, slc3_sramtop, 1
instance = comp, \instaRam|address[7] , instaRam|address[7], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~4 , instaRam|Equal0~4, slc3_sramtop, 1
instance = comp, \instaRam|address[8]~30 , instaRam|address[8]~30, slc3_sramtop, 1
instance = comp, \instaRam|address[8] , instaRam|address[8], slc3_sramtop, 1
instance = comp, \instaRam|address[9]~32 , instaRam|address[9]~32, slc3_sramtop, 1
instance = comp, \instaRam|address[9] , instaRam|address[9], slc3_sramtop, 1
instance = comp, \instaRam|address[10]~34 , instaRam|address[10]~34, slc3_sramtop, 1
instance = comp, \instaRam|address[10] , instaRam|address[10], slc3_sramtop, 1
instance = comp, \instaRam|address[11]~36 , instaRam|address[11]~36, slc3_sramtop, 1
instance = comp, \instaRam|address[11] , instaRam|address[11], slc3_sramtop, 1
instance = comp, \instaRam|Equal2~0 , instaRam|Equal2~0, slc3_sramtop, 1
instance = comp, \instaRam|address[12]~38 , instaRam|address[12]~38, slc3_sramtop, 1
instance = comp, \instaRam|address[12] , instaRam|address[12], slc3_sramtop, 1
instance = comp, \instaRam|address[13]~40 , instaRam|address[13]~40, slc3_sramtop, 1
instance = comp, \instaRam|address[13] , instaRam|address[13], slc3_sramtop, 1
instance = comp, \instaRam|address[14]~42 , instaRam|address[14]~42, slc3_sramtop, 1
instance = comp, \instaRam|address[14] , instaRam|address[14], slc3_sramtop, 1
instance = comp, \instaRam|address[15]~44 , instaRam|address[15]~44, slc3_sramtop, 1
instance = comp, \instaRam|address[15] , instaRam|address[15], slc3_sramtop, 1
instance = comp, \instaRam|Equal2~1 , instaRam|Equal2~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~1 , instaRam|Equal0~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~3 , instaRam|Equal0~3, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write~0 , instaRam|state.mem_write~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write , instaRam|state.mem_write, slc3_sramtop, 1
instance = comp, \WE~0 , WE~0, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[9]~17 , slc|d0|MDR_register|Data_Out[9]~17, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr25 , slc|state_controller|WideOr25, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr33~0 , slc|state_controller|WideOr33~0, slc3_sramtop, 1
instance = comp, \SW[0]~input , SW[0]~input, slc3_sramtop, 1
instance = comp, \ADDR[0]~0 , ADDR[0]~0, slc3_sramtop, 1
instance = comp, \ADDR[1]~1 , ADDR[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[2] , slc|d0|MAR_register|Data_Out[2], slc3_sramtop, 1
instance = comp, \ADDR[2]~2 , ADDR[2]~2, slc3_sramtop, 1
instance = comp, \ADDR[3]~3 , ADDR[3]~3, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[4]~feeder , slc|d0|MAR_register|Data_Out[4]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[4] , slc|d0|MAR_register|Data_Out[4], slc3_sramtop, 1
instance = comp, \ADDR[4]~4 , ADDR[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[5]~feeder , slc|d0|MAR_register|Data_Out[5]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[5] , slc|d0|MAR_register|Data_Out[5], slc3_sramtop, 1
instance = comp, \ADDR[5]~5 , ADDR[5]~5, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[6] , slc|d0|MAR_register|Data_Out[6], slc3_sramtop, 1
instance = comp, \ADDR[6]~6 , ADDR[6]~6, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[7] , slc|d0|IR_register|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~17 , slc|d0|Add1~17, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~79 , slc|d0|reg_control|Reg~79, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][7] , slc|d0|reg_control|Reg[3][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~76 , slc|d0|reg_control|Reg~76, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][7] , slc|d0|reg_control|Reg[2][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~77 , slc|d0|reg_control|Reg~77, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][7] , slc|d0|reg_control|Reg[1][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~78 , slc|d0|reg_control|Reg~78, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][7] , slc|d0|reg_control|Reg[0][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux8~2 , slc|d0|reg_control|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux8~3 , slc|d0|reg_control|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~75 , slc|d0|reg_control|Reg~75, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][7] , slc|d0|reg_control|Reg[7][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~72 , slc|d0|reg_control|Reg~72, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][7] , slc|d0|reg_control|Reg[5][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~73 , slc|d0|reg_control|Reg~73, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][7] , slc|d0|reg_control|Reg[6][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~74 , slc|d0|reg_control|Reg~74, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][7] , slc|d0|reg_control|Reg[4][7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux8~0 , slc|d0|reg_control|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux8~1 , slc|d0|reg_control|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux8~4 , slc|d0|reg_control|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~16 , slc|d0|Add1~16, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[6]~32 , slc|d0|PC_register|Data_Out[6]~32, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[7]~34 , slc|d0|PC_register|Data_Out[7]~34, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[7] , slc|d0|PC_register|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~80 , slc|d0|reg_control|Reg~80, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][8] , slc|d0|reg_control|Reg[5][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~83 , slc|d0|reg_control|Reg~83, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][8] , slc|d0|reg_control|Reg[7][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~82 , slc|d0|reg_control|Reg~82, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][8] , slc|d0|reg_control|Reg[4][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~81 , slc|d0|reg_control|Reg~81, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][8] , slc|d0|reg_control|Reg[6][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux7~0 , slc|d0|reg_control|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux7~1 , slc|d0|reg_control|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~87 , slc|d0|reg_control|Reg~87, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][8] , slc|d0|reg_control|Reg[3][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~84 , slc|d0|reg_control|Reg~84, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][8] , slc|d0|reg_control|Reg[2][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~86 , slc|d0|reg_control|Reg~86, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][8] , slc|d0|reg_control|Reg[0][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~85 , slc|d0|reg_control|Reg~85, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][8] , slc|d0|reg_control|Reg[1][8], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux7~2 , slc|d0|reg_control|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux7~3 , slc|d0|reg_control|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux7~4 , slc|d0|reg_control|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~57 , slc|d0|Add0~57, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[8]~41 , slc|d0|SR2MUX_mod|mux_out[8]~41, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[8]~42 , slc|d0|SR2MUX_mod|mux_out[8]~42, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[8]~43 , slc|d0|SR2MUX_mod|mux_out[8]~43, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[8]~44 , slc|d0|SR2MUX_mod|mux_out[8]~44, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[8]~45 , slc|d0|SR2MUX_mod|mux_out[8]~45, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~55 , slc|d0|Add0~55, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~56 , slc|d0|Add0~56, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~52 , slc|d0|Add0~52, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[7]~38 , slc|d0|SR2MUX_mod|mux_out[7]~38, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[7]~39 , slc|d0|SR2MUX_mod|mux_out[7]~39, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[7]~36 , slc|d0|SR2MUX_mod|mux_out[7]~36, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[7]~37 , slc|d0|SR2MUX_mod|mux_out[7]~37, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[7]~40 , slc|d0|SR2MUX_mod|mux_out[7]~40, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~50 , slc|d0|Add0~50, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~51 , slc|d0|Add0~51, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[6]~31 , slc|d0|SR2MUX_mod|mux_out[6]~31, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[6]~32 , slc|d0|SR2MUX_mod|mux_out[6]~32, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[6]~33 , slc|d0|SR2MUX_mod|mux_out[6]~33, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[6]~34 , slc|d0|SR2MUX_mod|mux_out[6]~34, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[6]~35 , slc|d0|SR2MUX_mod|mux_out[6]~35, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~45 , slc|d0|Add0~45, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~46 , slc|d0|Add0~46, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~47 , slc|d0|Add0~47, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~42 , slc|d0|Add0~42, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~56 , slc|d0|reg_control|Reg~56, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][5] , slc|d0|reg_control|Reg[5][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~59 , slc|d0|reg_control|Reg~59, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][5] , slc|d0|reg_control|Reg[7][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~58 , slc|d0|reg_control|Reg~58, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][5] , slc|d0|reg_control|Reg[4][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~57 , slc|d0|reg_control|Reg~57, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][5] , slc|d0|reg_control|Reg[6][5], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[5]~26 , slc|d0|SR2MUX_mod|mux_out[5]~26, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[5]~27 , slc|d0|SR2MUX_mod|mux_out[5]~27, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~63 , slc|d0|reg_control|Reg~63, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][5] , slc|d0|reg_control|Reg[3][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~60 , slc|d0|reg_control|Reg~60, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][5] , slc|d0|reg_control|Reg[2][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~62 , slc|d0|reg_control|Reg~62, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][5] , slc|d0|reg_control|Reg[0][5], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~61 , slc|d0|reg_control|Reg~61, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][5] , slc|d0|reg_control|Reg[1][5], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[5]~28 , slc|d0|SR2MUX_mod|mux_out[5]~28, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[5]~29 , slc|d0|SR2MUX_mod|mux_out[5]~29, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[5]~30 , slc|d0|SR2MUX_mod|mux_out[5]~30, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~40 , slc|d0|Add0~40, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~41 , slc|d0|Add0~41, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~52 , slc|d0|reg_control|Reg~52, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][4] , slc|d0|reg_control|Reg[2][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~55 , slc|d0|reg_control|Reg~55, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][4] , slc|d0|reg_control|Reg[3][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~54 , slc|d0|reg_control|Reg~54, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][4] , slc|d0|reg_control|Reg[0][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~53 , slc|d0|reg_control|Reg~53, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][4] , slc|d0|reg_control|Reg[1][4], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~22 , slc|d0|SR2MUX_mod|mux_out[4]~22, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~23 , slc|d0|SR2MUX_mod|mux_out[4]~23, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~48 , slc|d0|reg_control|Reg~48, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][4] , slc|d0|reg_control|Reg[5][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~51 , slc|d0|reg_control|Reg~51, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][4] , slc|d0|reg_control|Reg[7][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~49 , slc|d0|reg_control|Reg~49, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][4] , slc|d0|reg_control|Reg[6][4], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~50 , slc|d0|reg_control|Reg~50, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][4] , slc|d0|reg_control|Reg[4][4], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~20 , slc|d0|SR2MUX_mod|mux_out[4]~20, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~21 , slc|d0|SR2MUX_mod|mux_out[4]~21, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~24 , slc|d0|SR2MUX_mod|mux_out[4]~24, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[4]~25 , slc|d0|SR2MUX_mod|mux_out[4]~25, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~36 , slc|d0|Add0~36, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~37 , slc|d0|Add0~37, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~47 , slc|d0|reg_control|Reg~47, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][3] , slc|d0|reg_control|Reg[3][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~44 , slc|d0|reg_control|Reg~44, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][3] , slc|d0|reg_control|Reg[2][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~46 , slc|d0|reg_control|Reg~46, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][3] , slc|d0|reg_control|Reg[0][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~45 , slc|d0|reg_control|Reg~45, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][3] , slc|d0|reg_control|Reg[1][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux12~2 , slc|d0|reg_control|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux12~3 , slc|d0|reg_control|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~43 , slc|d0|reg_control|Reg~43, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][3] , slc|d0|reg_control|Reg[7][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~40 , slc|d0|reg_control|Reg~40, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][3] , slc|d0|reg_control|Reg[5][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~42 , slc|d0|reg_control|Reg~42, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][3] , slc|d0|reg_control|Reg[4][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~41 , slc|d0|reg_control|Reg~41, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][3] , slc|d0|reg_control|Reg[6][3], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux12~0 , slc|d0|reg_control|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux12~1 , slc|d0|reg_control|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux12~4 , slc|d0|reg_control|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~33 , slc|d0|Add0~33, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[3]~17 , slc|d0|SR2MUX_mod|mux_out[3]~17, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[3]~18 , slc|d0|SR2MUX_mod|mux_out[3]~18, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[3]~15 , slc|d0|SR2MUX_mod|mux_out[3]~15, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[3]~16 , slc|d0|SR2MUX_mod|mux_out[3]~16, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[3]~19 , slc|d0|SR2MUX_mod|mux_out[3]~19, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~31 , slc|d0|Add0~31, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~32 , slc|d0|Add0~32, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~34 , slc|d0|Add0~34, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~38 , slc|d0|Add0~38, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~43 , slc|d0|Add0~43, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~48 , slc|d0|Add0~48, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~53 , slc|d0|Add0~53, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~58 , slc|d0|Add0~58, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~18 , slc|d0|Add1~18, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[8] , slc|d0|IR_register|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~19 , slc|d0|Add1~19, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[8]~36 , slc|d0|PC_register|Data_Out[8]~36, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[8] , slc|d0|PC_register|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~8 , slc|d0|ALU_mod|mux_out~8, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[9] , slc|d0|MAR_register|Data_Out[9], slc3_sramtop, 1
instance = comp, \ADDR[9]~9 , ADDR[9]~9, slc3_sramtop, 1
instance = comp, \SW[1]~input , SW[1]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~4 , instaRam|Equal1~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~1 , instaRam|Equal8~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal105~0 , instaRam|Equal105~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~0 , instaRam|Equal4~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~0 , instaRam|Equal0~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~15 , Data_to_SRAM[12]~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~2 , instaRam|Equal73~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal146~0 , instaRam|Equal146~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~0 , instaRam|Equal6~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~2 , instaRam|Equal3~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~3 , instaRam|Equal3~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal81~0 , instaRam|Equal81~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~5 , instaRam|Equal1~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~0 , instaRam|Equal130~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal135~0 , instaRam|Equal135~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal143~2 , instaRam|Equal143~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~1 , instaRam|WideOr12~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~2 , instaRam|WideOr12~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~0 , instaRam|Equal7~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal127~0 , instaRam|Equal127~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~0 , instaRam|Equal33~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~2 , instaRam|Equal0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~1 , instaRam|WideOr13~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~6 , instaRam|Equal1~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~0 , instaRam|Equal10~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~8 , instaRam|Equal1~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~1 , instaRam|Equal9~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~2 , instaRam|WideOr13~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~0 , instaRam|Equal65~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal94~4 , instaRam|Equal94~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal25~0 , instaRam|Equal25~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal32~0 , instaRam|Equal32~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal26~0 , instaRam|Equal26~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~0 , instaRam|WideOr13~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~3 , instaRam|WideOr13~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~1 , instaRam|Equal6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~0 , instaRam|Equal8~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal18~4 , instaRam|Equal18~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~2 , instaRam|WideOr9~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal95~4 , instaRam|Equal95~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~2 , instaRam|Equal2~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~1 , instaRam|Equal130~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~3 , instaRam|Equal2~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~1 , instaRam|Equal10~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~5 , instaRam|WideOr6~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~6 , instaRam|WideOr6~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~0 , instaRam|Equal129~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal154~0 , instaRam|Equal154~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal75~0 , instaRam|Equal75~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~16 , Data_to_SRAM[12]~16, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~3 , instaRam|WideOr9~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~7 , instaRam|Equal1~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~9 , instaRam|Equal1~9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~28 , Data_to_SRAM[12]~28, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~4 , instaRam|WideOr13~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~0 , instaRam|Equal17~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal113~0 , instaRam|Equal113~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~8 , instaRam|WideOr5~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~12 , instaRam|WideOr5~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~0 , instaRam|WideOr1~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~2 , instaRam|WideOr6~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~0 , instaRam|Equal41~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal46~0 , instaRam|Equal46~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~2 , instaRam|Equal5~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~3 , instaRam|WideOr6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal96~0 , instaRam|Equal96~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~12 , Data_to_SRAM[12]~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~13 , Data_to_SRAM[12]~13, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~2 , instaRam|Equal130~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~3 , instaRam|WideOr4~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal34~0 , instaRam|Equal34~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~1 , instaRam|WideOr6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~2 , instaRam|Equal49~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~10 , Data_to_SRAM[12]~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~11 , Data_to_SRAM[12]~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~4 , instaRam|WideOr6~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal132~0 , instaRam|Equal132~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~1 , instaRam|WideOr1~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal52~0 , instaRam|Equal52~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~5 , instaRam|WideOr13~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13 , instaRam|WideOr13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[2]~29 , Data_to_SRAM[2]~29, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~0 , instaRam|Equal9~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~0 , instaRam|WideOr12~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal100~4 , instaRam|Equal100~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal136~0 , instaRam|Equal136~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal144~2 , instaRam|Equal144~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal151~2 , instaRam|Equal151~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~3 , instaRam|WideOr12~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~4 , instaRam|WideOr12~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~3 , instaRam|Equal73~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal87~0 , instaRam|Equal87~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal118~0 , instaRam|Equal118~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~0 , instaRam|Equal5~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal80~0 , instaRam|Equal80~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~2 , instaRam|WideOr8~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~12 , instaRam|WideNor0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~4 , instaRam|WideOr4~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~1 , instaRam|Equal5~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal101~0 , instaRam|Equal101~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~1 , instaRam|Equal17~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~2 , Data_to_SRAM[12]~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~7 , instaRam|WideOr6~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~18 , instaRam|WideNor0~18, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~19 , instaRam|WideNor0~19, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~7 , instaRam|WideOr10~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[3]~30 , Data_to_SRAM[3]~30, slc3_sramtop, 1
instance = comp, \instaRam|Equal36~0 , instaRam|Equal36~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~0 , instaRam|WideOr10~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal107~0 , instaRam|Equal107~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal93~0 , instaRam|Equal93~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~6 , instaRam|WideNor0~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal134~0 , instaRam|Equal134~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~8 , instaRam|WideOr10~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~9 , instaRam|WideOr10~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~0 , instaRam|WideOr11~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal153~2 , instaRam|Equal153~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~1 , instaRam|WideOr11~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~2 , instaRam|WideOr11~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~3 , instaRam|WideOr11~3, slc3_sramtop, 1
instance = comp, \SW[5]~input , SW[5]~input, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~4 , instaRam|WideOr10~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~1 , instaRam|Equal129~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~1 , instaRam|WideOr14~1, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~21 , instaRam|WideNor0~21, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~2 , instaRam|Equal131~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~3 , instaRam|Equal131~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~5 , instaRam|WideOr8~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~6 , instaRam|WideOr8~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~0 , instaRam|WideOr8~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~1 , instaRam|WideOr8~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~3 , instaRam|WideOr8~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal29~2 , instaRam|Equal29~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~7 , instaRam|WideOr8~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal114~0 , instaRam|Equal114~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~4 , instaRam|WideOr8~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~8 , instaRam|WideOr8~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal60~4 , instaRam|Equal60~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~3 , instaRam|WideOr1~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~9 , instaRam|WideOr8~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~10 , instaRam|WideOr8~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~3 , instaRam|Equal49~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~2 , instaRam|WideOr0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~3 , instaRam|WideOr0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~0 , instaRam|WideOr2~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~5 , instaRam|WideOr9~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal133~0 , instaRam|Equal133~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~2 , instaRam|WideOr7~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~7 , instaRam|WideOr9~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~3 , instaRam|WideOr7~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~4 , instaRam|WideOr7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8 , instaRam|WideOr8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~34 , Data_to_SRAM[7]~34, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~4 , instaRam|WideOr1~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~5 , instaRam|WideOr7~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~32 , instaRam|WideNor0~32, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~6 , instaRam|WideOr7~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal142~2 , instaRam|Equal142~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~1 , instaRam|WideOr10~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal54~0 , instaRam|Equal54~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~1 , instaRam|WideOr4~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal62~0 , instaRam|Equal62~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~4 , instaRam|WideOr0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~2 , instaRam|WideOr4~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~4 , instaRam|Equal3~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~26 , instaRam|WideNor0~26, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~27 , instaRam|WideNor0~27, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~5 , instaRam|WideOr4~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7 , instaRam|WideOr7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[8]~35 , Data_to_SRAM[8]~35, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a0 , ram0|altsyncram_component|auto_generated|ram_block1a0, slc3_sramtop, 1
instance = comp, \SW[6]~input , SW[6]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~24 , slc|d0|MDR_register|Data_Out~24, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[9]~18 , slc|d0|MDR_register|Data_Out[9]~18, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[6] , slc|d0|MDR_register|Data_Out[6], slc3_sramtop, 1
instance = comp, \instaRam|Equal138~0 , instaRam|Equal138~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal44~0 , instaRam|Equal44~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~13 , instaRam|WideNor0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~14 , instaRam|WideNor0~14, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~1 , instaRam|Equal4~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal116~0 , instaRam|Equal116~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~2 , instaRam|WideOr10~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~3 , instaRam|WideOr10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~15 , instaRam|WideNor0~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~15 , instaRam|WideOr0~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~6 , instaRam|WideOr5~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~9 , Data_to_SRAM[12]~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~4 , instaRam|WideOr5~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~11 , instaRam|WideOr5~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~5 , instaRam|WideOr5~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~7 , instaRam|WideOr5~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~16 , instaRam|WideNor0~16, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~4 , instaRam|WideOr9~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~8 , instaRam|WideOr9~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~6 , instaRam|WideOr9~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9 , instaRam|WideOr9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[6]~33 , Data_to_SRAM[6]~33, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~23 , slc|d0|MDR_register|Data_Out~23, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[5] , slc|d0|MDR_register|Data_Out[5], slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~5 , instaRam|WideOr10~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal53~2 , instaRam|Equal53~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~29 , instaRam|WideNor0~29, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~28 , instaRam|WideNor0~28, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~30 , instaRam|WideNor0~30, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~2 , instaRam|WideOr1~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~6 , instaRam|WideOr10~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal67~4 , instaRam|Equal67~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal121~2 , instaRam|Equal121~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~10 , instaRam|WideOr10~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~11 , instaRam|WideOr10~11, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[5]~32 , Data_to_SRAM[5]~32, slc3_sramtop, 1
instance = comp, \SW[4]~input , SW[4]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~22 , slc|d0|MDR_register|Data_Out~22, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[4] , slc|d0|MDR_register|Data_Out[4], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[4]~31 , Data_to_SRAM[4]~31, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~19 , slc|d0|MDR_register|Data_Out~19, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[1] , slc|d0|MDR_register|Data_Out[1], slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~8 , instaRam|WideOr14~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~9 , instaRam|WideOr5~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~5 , instaRam|WideOr0~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~6 , instaRam|WideOr0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~7 , instaRam|WideOr0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~2 , instaRam|WideOr14~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~3 , instaRam|WideOr14~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~4 , instaRam|WideOr14~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~0 , instaRam|WideOr4~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~0 , instaRam|WideOr6~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~0 , instaRam|WideOr14~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~10 , instaRam|WideOr5~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~17 , Data_to_SRAM[12]~17, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~18 , Data_to_SRAM[12]~18, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~19 , Data_to_SRAM[12]~19, slc3_sramtop, 1
instance = comp, \instaRam|Equal20~0 , instaRam|Equal20~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~5 , instaRam|WideOr14~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~6 , instaRam|WideOr14~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~7 , instaRam|WideOr14~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[1]~27 , Data_to_SRAM[1]~27, slc3_sramtop, 1
instance = comp, \SW[8]~input , SW[8]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~26 , slc|d0|MDR_register|Data_Out~26, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[8] , slc|d0|MDR_register|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux7~0 , slc|d0|GateMux|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux7~1 , slc|d0|GateMux|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux7~2 , slc|d0|GateMux|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux7~3 , slc|d0|GateMux|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[8]~8 , slc|d0|MDR_register|Data_Out[8]~8, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~36 , slc|d0|IR_register|Data_Out~36, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[8] , slc|d0|MAR_register|Data_Out[8], slc3_sramtop, 1
instance = comp, \ADDR[8]~8 , ADDR[8]~8, slc3_sramtop, 1
instance = comp, \SW[7]~input , SW[7]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~25 , slc|d0|MDR_register|Data_Out~25, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[7] , slc|d0|MDR_register|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux8~0 , slc|d0|GateMux|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~7 , slc|d0|ALU_mod|mux_out~7, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux8~1 , slc|d0|GateMux|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux8~2 , slc|d0|GateMux|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux8~3 , slc|d0|GateMux|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[7]~7 , slc|d0|MDR_register|Data_Out[7]~7, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~35 , slc|d0|IR_register|Data_Out~35, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[7]~feeder , slc|d0|MAR_register|Data_Out[7]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[7] , slc|d0|MAR_register|Data_Out[7], slc3_sramtop, 1
instance = comp, \ADDR[7]~7 , ADDR[7]~7, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~16 , slc|d0|MDR_register|Data_Out~16, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[0] , slc|d0|MDR_register|Data_Out[0], slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~9 , instaRam|WideNor0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~10 , instaRam|WideNor0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~36 , instaRam|WideNor0~36, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~7 , instaRam|WideNor0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~8 , instaRam|WideNor0~8, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~11 , instaRam|WideNor0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~31 , instaRam|WideNor0~31, slc3_sramtop, 1
instance = comp, \instaRam|Equal77~0 , instaRam|Equal77~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~20 , Data_to_SRAM[12]~20, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~48 , Data_to_SRAM[12]~48, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~3 , Data_to_SRAM[12]~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~4 , Data_to_SRAM[12]~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~5 , Data_to_SRAM[12]~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~6 , Data_to_SRAM[12]~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~38 , instaRam|WideNor0~38, slc3_sramtop, 1
instance = comp, \instaRam|Equal112~0 , instaRam|Equal112~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~9 , instaRam|WideOr0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~8 , instaRam|WideOr0~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~10 , instaRam|WideOr0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~33 , instaRam|WideNor0~33, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~34 , instaRam|WideNor0~34, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~35 , instaRam|WideNor0~35, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~7 , Data_to_SRAM[12]~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~8 , Data_to_SRAM[12]~8, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~22 , instaRam|WideNor0~22, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~37 , instaRam|WideNor0~37, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~20 , instaRam|WideNor0~20, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~14 , Data_to_SRAM[0]~14, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~23 , instaRam|WideNor0~23, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~24 , instaRam|WideNor0~24, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~17 , instaRam|WideNor0~17, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~25 , instaRam|WideNor0~25, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~21 , Data_to_SRAM[12]~21, slc3_sramtop, 1
instance = comp, \instaRam|Equal69~0 , instaRam|Equal69~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~23 , Data_to_SRAM[0]~23, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~24 , Data_to_SRAM[0]~24, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~22 , Data_to_SRAM[0]~22, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~25 , Data_to_SRAM[0]~25, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~26 , Data_to_SRAM[0]~26, slc3_sramtop, 1
instance = comp, \SW[2]~input , SW[2]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~20 , slc|d0|MDR_register|Data_Out~20, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[2] , slc|d0|MDR_register|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux13~0 , slc|d0|GateMux|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~2 , slc|d0|ALU_mod|mux_out~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux13~1 , slc|d0|GateMux|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux13~2 , slc|d0|GateMux|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux13~3 , slc|d0|GateMux|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[2]~2 , slc|d0|MDR_register|Data_Out[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~30 , slc|d0|IR_register|Data_Out~30, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[2] , slc|d0|IR_register|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[1]~7 , slc|d0|SR2MUX_mod|mux_out[1]~7, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[1]~8 , slc|d0|SR2MUX_mod|mux_out[1]~8, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~20 , slc|d0|Add0~20, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~21 , slc|d0|Add0~21, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~22 , slc|d0|Add0~22, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux14~0 , slc|d0|GateMux|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[1]~9 , slc|d0|SR2MUX_mod|mux_out[1]~9, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~1 , slc|d0|ALU_mod|mux_out~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux14~1 , slc|d0|GateMux|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux14~2 , slc|d0|GateMux|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux14~3 , slc|d0|GateMux|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[1]~1 , slc|d0|MDR_register|Data_Out[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~29 , slc|d0|IR_register|Data_Out~29, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[1] , slc|d0|MAR_register|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~0 , slc|memory_subsystem|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[11] , slc|d0|MAR_register|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[10] , slc|d0|MAR_register|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~2 , slc|memory_subsystem|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[14]~feeder , slc|d0|MAR_register|Data_Out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[14] , slc|d0|MAR_register|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[13]~feeder , slc|d0|MAR_register|Data_Out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[13] , slc|d0|MAR_register|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[15] , slc|d0|MAR_register|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[12]~feeder , slc|d0|MAR_register|Data_Out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[12] , slc|d0|MAR_register|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~3 , slc|memory_subsystem|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~1 , slc|memory_subsystem|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~4 , slc|memory_subsystem|Equal0~4, slc3_sramtop, 1
instance = comp, \SW[3]~input , SW[3]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~21 , slc|d0|MDR_register|Data_Out~21, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[3] , slc|d0|MDR_register|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux12~0 , slc|d0|GateMux|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~3 , slc|d0|ALU_mod|mux_out~3, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux12~1 , slc|d0|GateMux|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux12~2 , slc|d0|GateMux|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux12~3 , slc|d0|GateMux|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[3]~3 , slc|d0|MDR_register|Data_Out[3]~3, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~31 , slc|d0|IR_register|Data_Out~31, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[3] , slc|d0|IR_register|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~9 , slc|d0|Add1~9, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[3]~26 , slc|d0|PC_register|Data_Out[3]~26, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[3] , slc|d0|PC_register|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~8 , slc|d0|Add1~8, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[4]~28 , slc|d0|PC_register|Data_Out[4]~28, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[5]~30 , slc|d0|PC_register|Data_Out[5]~30, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[6] , slc|d0|PC_register|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux9~0 , slc|d0|GateMux|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~6 , slc|d0|ALU_mod|mux_out~6, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux9~1 , slc|d0|GateMux|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux9~2 , slc|d0|GateMux|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux9~3 , slc|d0|GateMux|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[6]~6 , slc|d0|MDR_register|Data_Out[6]~6, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~34 , slc|d0|IR_register|Data_Out~34, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[6] , slc|d0|IR_register|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|d0|SR1MUX_mod|mux_out[0]~1 , slc|d0|SR1MUX_mod|mux_out[0]~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux5~2 , slc|d0|reg_control|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux5~3 , slc|d0|reg_control|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~99 , slc|d0|reg_control|Reg~99, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][10] , slc|d0|reg_control|Reg[7][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~96 , slc|d0|reg_control|Reg~96, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][10] , slc|d0|reg_control|Reg[5][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~97 , slc|d0|reg_control|Reg~97, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][10] , slc|d0|reg_control|Reg[6][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~98 , slc|d0|reg_control|Reg~98, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][10] , slc|d0|reg_control|Reg[4][10], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux5~0 , slc|d0|reg_control|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux5~1 , slc|d0|reg_control|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux5~4 , slc|d0|reg_control|Mux5~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~21 , slc|d0|Add1~21, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~94 , slc|d0|reg_control|Reg~94, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][9] , slc|d0|reg_control|Reg[0][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~93 , slc|d0|reg_control|Reg~93, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][9] , slc|d0|reg_control|Reg[1][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux6~2 , slc|d0|reg_control|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~92 , slc|d0|reg_control|Reg~92, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][9] , slc|d0|reg_control|Reg[2][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~95 , slc|d0|reg_control|Reg~95, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][9] , slc|d0|reg_control|Reg[3][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux6~3 , slc|d0|reg_control|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~88 , slc|d0|reg_control|Reg~88, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][9] , slc|d0|reg_control|Reg[5][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~91 , slc|d0|reg_control|Reg~91, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][9] , slc|d0|reg_control|Reg[7][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~90 , slc|d0|reg_control|Reg~90, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][9] , slc|d0|reg_control|Reg[4][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~89 , slc|d0|reg_control|Reg~89, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][9] , slc|d0|reg_control|Reg[6][9], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux6~0 , slc|d0|reg_control|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux6~1 , slc|d0|reg_control|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux6~4 , slc|d0|reg_control|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~20 , slc|d0|Add1~20, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[9]~38 , slc|d0|PC_register|Data_Out[9]~38, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[10]~40 , slc|d0|PC_register|Data_Out[10]~40, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[10] , slc|d0|PC_register|Data_Out[10], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~37 , Data_to_SRAM[10]~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~38 , Data_to_SRAM[10]~38, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~39 , Data_to_SRAM[10]~39, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[11]~feeder , slc|d0|MDR_register|Data_Out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[13]~feeder , slc|d0|MDR_register|Data_Out[13]~feeder, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~11 , instaRam|WideOr0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~6 , instaRam|WideOr1~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~7 , instaRam|WideOr1~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~13 , instaRam|WideOr0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~14 , instaRam|WideOr0~14, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~139 , slc|d0|reg_control|Reg~139, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][15] , slc|d0|reg_control|Reg[7][15], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~136 , slc|d0|reg_control|Reg~136, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][15] , slc|d0|reg_control|Reg[5][15], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~142 , slc|d0|reg_control|Reg~142, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][15] , slc|d0|reg_control|Reg[0][15], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~141 , slc|d0|reg_control|Reg~141, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][15] , slc|d0|reg_control|Reg[1][15], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[15]~78 , slc|d0|SR2MUX_mod|mux_out[15]~78, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~143 , slc|d0|reg_control|Reg~143, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][15] , slc|d0|reg_control|Reg[3][15], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~140 , slc|d0|reg_control|Reg~140, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][15] , slc|d0|reg_control|Reg[2][15], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[15]~79 , slc|d0|SR2MUX_mod|mux_out[15]~79, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~137 , slc|d0|reg_control|Reg~137, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][15] , slc|d0|reg_control|Reg[6][15], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[15]~76 , slc|d0|SR2MUX_mod|mux_out[15]~76, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[15]~77 , slc|d0|SR2MUX_mod|mux_out[15]~77, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[15]~80 , slc|d0|SR2MUX_mod|mux_out[15]~80, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~85 , slc|d0|Add0~85, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~86 , slc|d0|Add0~86, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2MUX_mod|Mux5~0 , slc|d0|ADDR2MUX_mod|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~66 , slc|d0|Add0~66, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~95 , slc|d0|Add0~95, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~132 , slc|d0|reg_control|Reg~132, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][14] , slc|d0|reg_control|Reg[2][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~135 , slc|d0|reg_control|Reg~135, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][14] , slc|d0|reg_control|Reg[3][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~133 , slc|d0|reg_control|Reg~133, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][14] , slc|d0|reg_control|Reg[1][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~134 , slc|d0|reg_control|Reg~134, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][14] , slc|d0|reg_control|Reg[0][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux1~2 , slc|d0|reg_control|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux1~3 , slc|d0|reg_control|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~131 , slc|d0|reg_control|Reg~131, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][14] , slc|d0|reg_control|Reg[7][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~128 , slc|d0|reg_control|Reg~128, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][14] , slc|d0|reg_control|Reg[5][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~130 , slc|d0|reg_control|Reg~130, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][14] , slc|d0|reg_control|Reg[4][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~129 , slc|d0|reg_control|Reg~129, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][14] , slc|d0|reg_control|Reg[6][14], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux1~0 , slc|d0|reg_control|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux1~1 , slc|d0|reg_control|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux1~4 , slc|d0|reg_control|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~94 , slc|d0|Add0~94, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[14]~73 , slc|d0|SR2MUX_mod|mux_out[14]~73, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[14]~74 , slc|d0|SR2MUX_mod|mux_out[14]~74, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[14]~71 , slc|d0|SR2MUX_mod|mux_out[14]~71, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[14]~72 , slc|d0|SR2MUX_mod|mux_out[14]~72, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[14]~75 , slc|d0|SR2MUX_mod|mux_out[14]~75, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~81 , slc|d0|Add0~81, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~82 , slc|d0|Add0~82, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~125 , slc|d0|reg_control|Reg~125, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][13] , slc|d0|reg_control|Reg[1][13], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~126 , slc|d0|reg_control|Reg~126, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][13] , slc|d0|reg_control|Reg[0][13], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[13]~68 , slc|d0|SR2MUX_mod|mux_out[13]~68, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~124 , slc|d0|reg_control|Reg~124, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][13] , slc|d0|reg_control|Reg[2][13], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~127 , slc|d0|reg_control|Reg~127, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][13] , slc|d0|reg_control|Reg[3][13], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[13]~69 , slc|d0|SR2MUX_mod|mux_out[13]~69, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~123 , slc|d0|reg_control|Reg~123, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][13] , slc|d0|reg_control|Reg[7][13], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~120 , slc|d0|reg_control|Reg~120, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][13] , slc|d0|reg_control|Reg[5][13], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux2~2 , slc|d0|reg_control|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux2~3 , slc|d0|reg_control|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~121 , slc|d0|reg_control|Reg~121, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][13] , slc|d0|reg_control|Reg[6][13], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux2~0 , slc|d0|reg_control|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux2~1 , slc|d0|reg_control|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux2~4 , slc|d0|reg_control|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~93 , slc|d0|Add0~93, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~116 , slc|d0|reg_control|Reg~116, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][12] , slc|d0|reg_control|Reg[2][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~119 , slc|d0|reg_control|Reg~119, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][12] , slc|d0|reg_control|Reg[3][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~117 , slc|d0|reg_control|Reg~117, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][12] , slc|d0|reg_control|Reg[1][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~118 , slc|d0|reg_control|Reg~118, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][12] , slc|d0|reg_control|Reg[0][12], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[12]~63 , slc|d0|SR2MUX_mod|mux_out[12]~63, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[12]~64 , slc|d0|SR2MUX_mod|mux_out[12]~64, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~115 , slc|d0|reg_control|Reg~115, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][12] , slc|d0|reg_control|Reg[7][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~112 , slc|d0|reg_control|Reg~112, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][12] , slc|d0|reg_control|Reg[5][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~114 , slc|d0|reg_control|Reg~114, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][12] , slc|d0|reg_control|Reg[4][12], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~113 , slc|d0|reg_control|Reg~113, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][12] , slc|d0|reg_control|Reg[6][12], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[12]~61 , slc|d0|SR2MUX_mod|mux_out[12]~61, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[12]~62 , slc|d0|SR2MUX_mod|mux_out[12]~62, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[12]~65 , slc|d0|SR2MUX_mod|mux_out[12]~65, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~73 , slc|d0|Add0~73, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux3~2 , slc|d0|reg_control|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux3~3 , slc|d0|reg_control|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux3~0 , slc|d0|reg_control|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux3~1 , slc|d0|reg_control|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux3~4 , slc|d0|reg_control|Mux3~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~74 , slc|d0|Add0~74, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~92 , slc|d0|Add0~92, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~107 , slc|d0|reg_control|Reg~107, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[7][11] , slc|d0|reg_control|Reg[7][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~104 , slc|d0|reg_control|Reg~104, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[5][11] , slc|d0|reg_control|Reg[5][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~106 , slc|d0|reg_control|Reg~106, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][11] , slc|d0|reg_control|Reg[4][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~105 , slc|d0|reg_control|Reg~105, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[6][11] , slc|d0|reg_control|Reg[6][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux4~0 , slc|d0|reg_control|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux4~1 , slc|d0|reg_control|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~111 , slc|d0|reg_control|Reg~111, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[3][11] , slc|d0|reg_control|Reg[3][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~108 , slc|d0|reg_control|Reg~108, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[2][11] , slc|d0|reg_control|Reg[2][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~110 , slc|d0|reg_control|Reg~110, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[0][11] , slc|d0|reg_control|Reg[0][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~109 , slc|d0|reg_control|Reg~109, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[1][11] , slc|d0|reg_control|Reg[1][11], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux4~2 , slc|d0|reg_control|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux4~3 , slc|d0|reg_control|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux4~4 , slc|d0|reg_control|Mux4~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~91 , slc|d0|Add0~91, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~90 , slc|d0|Add0~90, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[10]~53 , slc|d0|SR2MUX_mod|mux_out[10]~53, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[10]~54 , slc|d0|SR2MUX_mod|mux_out[10]~54, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[10]~51 , slc|d0|SR2MUX_mod|mux_out[10]~51, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[10]~52 , slc|d0|SR2MUX_mod|mux_out[10]~52, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[10]~55 , slc|d0|SR2MUX_mod|mux_out[10]~55, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~64 , slc|d0|Add0~64, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~65 , slc|d0|Add0~65, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[9]~48 , slc|d0|SR2MUX_mod|mux_out[9]~48, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[9]~49 , slc|d0|SR2MUX_mod|mux_out[9]~49, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[9]~46 , slc|d0|SR2MUX_mod|mux_out[9]~46, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[9]~47 , slc|d0|SR2MUX_mod|mux_out[9]~47, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[9]~50 , slc|d0|SR2MUX_mod|mux_out[9]~50, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~60 , slc|d0|Add0~60, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~61 , slc|d0|Add0~61, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~89 , slc|d0|Add0~89, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~62 , slc|d0|Add0~62, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~67 , slc|d0|Add0~67, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~71 , slc|d0|Add0~71, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~75 , slc|d0|Add0~75, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~79 , slc|d0|Add0~79, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~122 , slc|d0|reg_control|Reg~122, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][13] , slc|d0|reg_control|Reg[4][13], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[13]~66 , slc|d0|SR2MUX_mod|mux_out[13]~66, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[13]~67 , slc|d0|SR2MUX_mod|mux_out[13]~67, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[13]~70 , slc|d0|SR2MUX_mod|mux_out[13]~70, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~77 , slc|d0|Add0~77, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~78 , slc|d0|Add0~78, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~83 , slc|d0|Add0~83, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~87 , slc|d0|Add0~87, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg~138 , slc|d0|reg_control|Reg~138, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Reg[4][15] , slc|d0|reg_control|Reg[4][15], slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux0~0 , slc|d0|reg_control|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux0~1 , slc|d0|reg_control|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux0~2 , slc|d0|reg_control|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux0~3 , slc|d0|reg_control|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux0~4 , slc|d0|reg_control|Mux0~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~27 , slc|d0|Add1~27, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~24 , slc|d0|Add1~24, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[11]~42 , slc|d0|PC_register|Data_Out[11]~42, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[11] , slc|d0|PC_register|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~23 , slc|d0|Add1~23, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[12]~44 , slc|d0|PC_register|Data_Out[12]~44, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[13]~46 , slc|d0|PC_register|Data_Out[13]~46, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[13] , slc|d0|PC_register|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~25 , slc|d0|Add1~25, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[14]~48 , slc|d0|PC_register|Data_Out[14]~48, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[14] , slc|d0|PC_register|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|d0|Add1~26 , slc|d0|Add1~26, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[15]~50 , slc|d0|PC_register|Data_Out[15]~50, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[15] , slc|d0|PC_register|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~7 , slc|d0|GateMux|Mux0~7, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~15 , slc|d0|ALU_mod|mux_out~15, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~8 , slc|d0|GateMux|Mux0~8, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~9 , slc|d0|GateMux|Mux0~9, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~10 , slc|d0|GateMux|Mux0~10, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[15]~15 , slc|d0|MDR_register|Data_Out[15]~15, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[15]~feeder , slc|d0|MDR_register|Data_Out[15]~feeder, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a9 , ram0|altsyncram_component|auto_generated|ram_block1a9, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[15]~28 , slc|d0|MDR_register|Data_Out[15]~28, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[15] , slc|d0|MDR_register|Data_Out[15], slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~12 , instaRam|WideOr0~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~47 , Data_to_SRAM[15]~47, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[14] , slc|d0|MDR_register|Data_Out[14], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~5 , instaRam|WideOr1~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~46 , Data_to_SRAM[14]~46, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[13] , slc|d0|MDR_register|Data_Out[13], slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~1 , instaRam|WideOr2~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[13]~45 , Data_to_SRAM[13]~45, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[12] , slc|d0|MDR_register|Data_Out[12], slc3_sramtop, 1
instance = comp, \instaRam|Equal61~0 , instaRam|Equal61~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~41 , Data_to_SRAM[12]~41, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~42 , Data_to_SRAM[12]~42, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~43 , Data_to_SRAM[12]~43, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~44 , Data_to_SRAM[12]~44, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[11] , slc|d0|MDR_register|Data_Out[11], slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~6 , instaRam|WideOr4~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~7 , instaRam|WideOr4~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~8 , instaRam|WideOr4~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4 , instaRam|WideOr4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[11]~40 , Data_to_SRAM[11]~40, slc3_sramtop, 1
instance = comp, \SW[9]~input , SW[9]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out~27 , slc|d0|MDR_register|Data_Out~27, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[9] , slc|d0|MDR_register|Data_Out[9], slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~8 , instaRam|WideOr6~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~9 , instaRam|WideOr6~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~10 , instaRam|WideOr6~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[9]~36 , Data_to_SRAM[9]~36, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[10] , slc|d0|MDR_register|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux5~0 , slc|d0|GateMux|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~10 , slc|d0|ALU_mod|mux_out~10, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux5~1 , slc|d0|GateMux|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux5~2 , slc|d0|GateMux|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux5~3 , slc|d0|GateMux|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[10]~10 , slc|d0|MDR_register|Data_Out[10]~10, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out~10 , slc|d0|MAR_register|Data_Out~10, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[10] , slc|d0|IR_register|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|d0|SR1MUX_mod|mux_out[1]~0 , slc|d0|SR1MUX_mod|mux_out[1]~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux11~2 , slc|d0|reg_control|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux11~3 , slc|d0|reg_control|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux11~0 , slc|d0|reg_control|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux11~1 , slc|d0|reg_control|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux11~4 , slc|d0|reg_control|Mux11~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~10 , slc|d0|Add1~10, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[4] , slc|d0|PC_register|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux11~0 , slc|d0|GateMux|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~4 , slc|d0|ALU_mod|mux_out~4, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux11~1 , slc|d0|GateMux|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux11~2 , slc|d0|GateMux|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux11~3 , slc|d0|GateMux|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[4]~4 , slc|d0|MDR_register|Data_Out[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~32 , slc|d0|IR_register|Data_Out~32, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[4] , slc|d0|IR_register|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[11]~56 , slc|d0|SR2MUX_mod|mux_out[11]~56, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[11]~57 , slc|d0|SR2MUX_mod|mux_out[11]~57, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[11]~58 , slc|d0|SR2MUX_mod|mux_out[11]~58, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[11]~59 , slc|d0|SR2MUX_mod|mux_out[11]~59, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[11]~60 , slc|d0|SR2MUX_mod|mux_out[11]~60, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~69 , slc|d0|Add0~69, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~70 , slc|d0|Add0~70, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux4~0 , slc|d0|GateMux|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~11 , slc|d0|ALU_mod|mux_out~11, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux4~1 , slc|d0|GateMux|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux4~2 , slc|d0|GateMux|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux4~3 , slc|d0|GateMux|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[11]~11 , slc|d0|MDR_register|Data_Out[11]~11, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out~11 , slc|d0|MAR_register|Data_Out~11, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[11]~feeder , slc|d0|IR_register|Data_Out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[11] , slc|d0|IR_register|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|SR1MUX_mod|mux_out[2]~2 , slc|d0|SR1MUX_mod|mux_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux10~0 , slc|d0|reg_control|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux10~1 , slc|d0|reg_control|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux10~2 , slc|d0|reg_control|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux10~3 , slc|d0|reg_control|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|d0|reg_control|Mux10~4 , slc|d0|reg_control|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~12 , slc|d0|Add1~12, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[5] , slc|d0|PC_register|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux10~0 , slc|d0|GateMux|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~5 , slc|d0|ALU_mod|mux_out~5, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux10~1 , slc|d0|GateMux|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux10~2 , slc|d0|GateMux|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux10~3 , slc|d0|GateMux|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[5]~5 , slc|d0|MDR_register|Data_Out[5]~5, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~33 , slc|d0|IR_register|Data_Out~33, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[5] , slc|d0|IR_register|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2MUX_mod|Mux6~1 , slc|d0|ADDR2MUX_mod|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2MUX_mod|Mux6~2 , slc|d0|ADDR2MUX_mod|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~28 , slc|d0|Add1~28, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[9] , slc|d0|PC_register|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux6~0 , slc|d0|GateMux|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~9 , slc|d0|ALU_mod|mux_out~9, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux6~1 , slc|d0|GateMux|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux6~2 , slc|d0|GateMux|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux6~3 , slc|d0|GateMux|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[9]~9 , slc|d0|MDR_register|Data_Out[9]~9, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~37 , slc|d0|IR_register|Data_Out~37, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[9] , slc|d0|IR_register|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~4 , slc|d0|BENNZP_mod|Equal0~4, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~3 , slc|d0|BENNZP_mod|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~5 , slc|d0|BENNZP_mod|Equal0~5, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~1 , slc|d0|BENNZP_mod|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~0 , slc|d0|BENNZP_mod|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~2 , slc|d0|BENNZP_mod|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~6 , slc|d0|BENNZP_mod|Equal0~6, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~7 , slc|d0|BENNZP_mod|Equal0~7, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~8 , slc|d0|BENNZP_mod|Equal0~8, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|P~0 , slc|d0|BENNZP_mod|P~0, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|P_set , slc|d0|BENNZP_mod|P_set, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|BEN~0 , slc|d0|BENNZP_mod|BEN~0, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~9 , slc|d0|BENNZP_mod|Equal0~9, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~10 , slc|d0|BENNZP_mod|Equal0~10, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Equal0~11 , slc|d0|BENNZP_mod|Equal0~11, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|Z_set , slc|d0|BENNZP_mod|Z_set, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|N_set , slc|d0|BENNZP_mod|N_set, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|BEN~1 , slc|d0|BENNZP_mod|BEN~1, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|BEN~2 , slc|d0|BENNZP_mod|BEN~2, slc3_sramtop, 1
instance = comp, \slc|d0|BENNZP_mod|BEN , slc|d0|BENNZP_mod|BEN, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~8 , slc|state_controller|Decoder0~8, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~73 , slc|state_controller|State~73, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_00 , slc|state_controller|State.S_00, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~53 , slc|state_controller|State~53, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_22 , slc|state_controller|State.S_22, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[3]~19 , slc|d0|PC_register|Data_Out[3]~19, slc3_sramtop, 1
instance = comp, \slc|d0|Add1~22 , slc|d0|Add1~22, slc3_sramtop, 1
instance = comp, \slc|d0|PC_register|Data_Out[12] , slc|d0|PC_register|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux3~0 , slc|d0|GateMux|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~12 , slc|d0|ALU_mod|mux_out~12, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux3~1 , slc|d0|GateMux|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux3~2 , slc|d0|GateMux|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux3~3 , slc|d0|GateMux|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[12]~12 , slc|d0|MDR_register|Data_Out[12]~12, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~38 , slc|d0|IR_register|Data_Out~38, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[12] , slc|d0|IR_register|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~7 , slc|state_controller|Decoder0~7, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~72 , slc|state_controller|State~72, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_04 , slc|state_controller|State.S_04, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~57 , slc|state_controller|State~57, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_21 , slc|state_controller|State.S_21, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr21~0 , slc|state_controller|WideOr21~0, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~8 , slc|d0|GateMux|Mux15~8, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux1~0 , slc|d0|GateMux|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~14 , slc|d0|ALU_mod|mux_out~14, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux1~1 , slc|d0|GateMux|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux1~2 , slc|d0|GateMux|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux1~3 , slc|d0|GateMux|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[14]~14 , slc|d0|MDR_register|Data_Out[14]~14, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~40 , slc|d0|IR_register|Data_Out~40, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[14] , slc|d0|IR_register|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~4 , slc|state_controller|Decoder0~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~69 , slc|state_controller|State~69, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_05 , slc|state_controller|State.S_05, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr27~0 , slc|state_controller|WideOr27~0, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~11 , slc|d0|GateMux|Mux0~11, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~9 , slc|d0|GateMux|Mux15~9, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux2~0 , slc|d0|GateMux|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~13 , slc|d0|ALU_mod|mux_out~13, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux2~1 , slc|d0|GateMux|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux2~2 , slc|d0|GateMux|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux2~3 , slc|d0|GateMux|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[13]~13 , slc|d0|MDR_register|Data_Out[13]~13, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~39 , slc|d0|IR_register|Data_Out~39, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[13] , slc|d0|IR_register|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~3 , slc|state_controller|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~68 , slc|state_controller|State~68, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_01 , slc|state_controller|State.S_01, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux0~6 , slc|d0|GateMux|Mux0~6, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~27 , slc|d0|IR_register|Data_Out~27, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[15] , slc|d0|IR_register|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~1 , slc|state_controller|Decoder0~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~66 , slc|state_controller|State~66, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_06 , slc|state_controller|State.S_06, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~63 , slc|state_controller|State~63, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_1 , slc|state_controller|State.S_25_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~64 , slc|state_controller|State~64, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_2 , slc|state_controller|State.S_25_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~60 , slc|state_controller|State~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_3 , slc|state_controller|State.S_25_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~56 , slc|state_controller|State~56, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_27 , slc|state_controller|State.S_27, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr27~1 , slc|state_controller|WideOr27~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~1 , slc|state_controller|Selector2~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted~0 , slc|state_controller|State.Halted~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted , slc|state_controller|State.Halted, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~0 , slc|state_controller|Decoder0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector0~0 , slc|state_controller|Selector0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR1 , slc|state_controller|State.PauseIR1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~65 , slc|state_controller|State~65, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR2 , slc|state_controller|State.PauseIR2, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~2 , slc|state_controller|Selector2~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr0~0 , slc|state_controller|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~0 , slc|state_controller|Selector2~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~3 , slc|state_controller|Selector2~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_18 , slc|state_controller|State.S_18, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~59 , slc|state_controller|State~59, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_1 , slc|state_controller|State.S_33_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~61 , slc|state_controller|State~61, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_2 , slc|state_controller|State.S_33_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~62 , slc|state_controller|State~62, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_3 , slc|state_controller|State.S_33_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~55 , slc|state_controller|State~55, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_35 , slc|state_controller|State.S_35, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~58 , slc|state_controller|State~58, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_32 , slc|state_controller|State.S_32, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~2 , slc|state_controller|Decoder0~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~67 , slc|state_controller|State~67, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_07 , slc|state_controller|State.S_07, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_register|Data_Out[1]~8 , slc|d0|MAR_register|Data_Out[1]~8, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[0]~2 , slc|d0|SR2MUX_mod|mux_out[0]~2, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[0]~3 , slc|d0|SR2MUX_mod|mux_out[0]~3, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[0]~0 , slc|d0|SR2MUX_mod|mux_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[0]~1 , slc|d0|SR2MUX_mod|mux_out[0]~1, slc3_sramtop, 1
instance = comp, \slc|d0|SR2MUX_mod|mux_out[0]~4 , slc|d0|SR2MUX_mod|mux_out[0]~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~14 , slc|d0|Add0~14, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~15 , slc|d0|Add0~15, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~4 , slc|d0|GateMux|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|d0|ALU_mod|mux_out~0 , slc|d0|ALU_mod|mux_out~0, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~5 , slc|d0|GateMux|Mux15~5, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~6 , slc|d0|GateMux|Mux15~6, slc3_sramtop, 1
instance = comp, \slc|d0|GateMux|Mux15~7 , slc|d0|GateMux|Mux15~7, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_register|Data_Out[0]~0 , slc|d0|MDR_register|Data_Out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out~28 , slc|d0|IR_register|Data_Out~28, slc3_sramtop, 1
instance = comp, \slc|d0|IR_register|Data_Out[0] , slc|d0|IR_register|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~0 , slc|d0|LED_control_mod|LED~0, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[3]~1 , slc|d0|LED_control_mod|LED[3]~1, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[0] , slc|d0|LED_control_mod|LED[0], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~2 , slc|d0|LED_control_mod|LED~2, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[1] , slc|d0|LED_control_mod|LED[1], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~3 , slc|d0|LED_control_mod|LED~3, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[2] , slc|d0|LED_control_mod|LED[2], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~4 , slc|d0|LED_control_mod|LED~4, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[3] , slc|d0|LED_control_mod|LED[3], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~5 , slc|d0|LED_control_mod|LED~5, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[4] , slc|d0|LED_control_mod|LED[4], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~6 , slc|d0|LED_control_mod|LED~6, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[5] , slc|d0|LED_control_mod|LED[5], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~7 , slc|d0|LED_control_mod|LED~7, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[6] , slc|d0|LED_control_mod|LED[6], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~8 , slc|d0|LED_control_mod|LED~8, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[7] , slc|d0|LED_control_mod|LED[7], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~9 , slc|d0|LED_control_mod|LED~9, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[8] , slc|d0|LED_control_mod|LED[8], slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED~10 , slc|d0|LED_control_mod|LED~10, slc3_sramtop, 1
instance = comp, \slc|d0|LED_control_mod|LED[9] , slc|d0|LED_control_mod|LED[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~2 , slc|memory_subsystem|hex_data~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6]~18 , slc|memory_subsystem|hex_data[6]~18, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0] , slc|memory_subsystem|hex_data[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~4 , slc|memory_subsystem|hex_data~4, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[2] , slc|memory_subsystem|hex_data[2], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~3 , slc|memory_subsystem|hex_data~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[1] , slc|memory_subsystem|hex_data[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~5 , slc|memory_subsystem|hex_data~5, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[3] , slc|memory_subsystem|hex_data[3], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr6~0 , slc|hex_drivers[0]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr5~0 , slc|hex_drivers[0]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr4~0 , slc|hex_drivers[0]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr3~0 , slc|hex_drivers[0]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr2~0 , slc|hex_drivers[0]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr1~0 , slc|hex_drivers[0]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr0~0 , slc|hex_drivers[0]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~6 , slc|memory_subsystem|hex_data~6, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4] , slc|memory_subsystem|hex_data[4], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~8 , slc|memory_subsystem|hex_data~8, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6] , slc|memory_subsystem|hex_data[6], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~7 , slc|memory_subsystem|hex_data~7, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[5] , slc|memory_subsystem|hex_data[5], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~9 , slc|memory_subsystem|hex_data~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[7] , slc|memory_subsystem|hex_data[7], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr6~0 , slc|hex_drivers[1]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr5~0 , slc|hex_drivers[1]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr4~0 , slc|hex_drivers[1]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr3~0 , slc|hex_drivers[1]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr2~0 , slc|hex_drivers[1]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr1~0 , slc|hex_drivers[1]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr0~0 , slc|hex_drivers[1]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~12 , slc|memory_subsystem|hex_data~12, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[10] , slc|memory_subsystem|hex_data[10], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~13 , slc|memory_subsystem|hex_data~13, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[11] , slc|memory_subsystem|hex_data[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~11 , slc|memory_subsystem|hex_data~11, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[9] , slc|memory_subsystem|hex_data[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~10 , slc|memory_subsystem|hex_data~10, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[8] , slc|memory_subsystem|hex_data[8], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr6~0 , slc|hex_drivers[2]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr5~0 , slc|hex_drivers[2]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr4~0 , slc|hex_drivers[2]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr3~0 , slc|hex_drivers[2]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr2~0 , slc|hex_drivers[2]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr1~0 , slc|hex_drivers[2]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr0~0 , slc|hex_drivers[2]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~17 , slc|memory_subsystem|hex_data~17, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[15] , slc|memory_subsystem|hex_data[15], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~16 , slc|memory_subsystem|hex_data~16, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[14] , slc|memory_subsystem|hex_data[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~15 , slc|memory_subsystem|hex_data~15, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13] , slc|memory_subsystem|hex_data[13], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~14 , slc|memory_subsystem|hex_data~14, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[12] , slc|memory_subsystem|hex_data[12], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr6~0 , slc|hex_drivers[3]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr5~0 , slc|hex_drivers[3]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr4~0 , slc|hex_drivers[3]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr3~0 , slc|hex_drivers[3]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr2~0 , slc|hex_drivers[3]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr1~0 , slc|hex_drivers[3]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr0~0 , slc|hex_drivers[3]|WideOr0~0, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, slc3_sramtop, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
