
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bae4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c14  0800bce8  0800bce8  0001bce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8fc  0800c8fc  0002023c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8fc  0800c8fc  0001c8fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c904  0800c904  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c904  0800c904  0001c904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c908  0800c908  0001c908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800c90c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010870  2000023c  0800cb48  0002023c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20010aac  0800cb48  00020aac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a55  00000000  00000000  0002026a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000318d  00000000  00000000  00039cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  0003ce50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  0003df98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a626  00000000  00000000  0003efb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167ad  00000000  00000000  000695d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102854  00000000  00000000  0007fd83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001825d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d44  00000000  00000000  0018262c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000023c 	.word	0x2000023c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bccc 	.word	0x0800bccc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000240 	.word	0x20000240
 800023c:	0800bccc 	.word	0x0800bccc

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009f6:	463b      	mov	r3, r7
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]


  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a02:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a04:	4a26      	ldr	r2, [pc, #152]	; (8000aa0 <MX_ADC3_Init+0xb0>)
 8000a06:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a08:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a0a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a0e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a10:	4b22      	ldr	r3, [pc, #136]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a16:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a22:	4b1e      	ldr	r3, [pc, #120]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a30:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a32:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a34:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a40:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN ADC3_Init 1 */
        if(software)
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_ADC3_Init+0xb4>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d002      	beq.n	8000a62 <MX_ADC3_Init+0x72>
        	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a5e:	4a12      	ldr	r2, [pc, #72]	; (8000aa8 <MX_ADC3_Init+0xb8>)
 8000a60:	629a      	str	r2, [r3, #40]	; 0x28
    /* USER CODE END ADC3_Init 1 */

  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a62:	480e      	ldr	r0, [pc, #56]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a64:	f001 fe3c 	bl	80026e0 <HAL_ADC_Init>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_ADC3_Init+0x82>
  {
    Error_Handler();
 8000a6e:	f001 fa01 	bl	8001e74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a76:	2301      	movs	r3, #1
 8000a78:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4619      	mov	r1, r3
 8000a82:	4806      	ldr	r0, [pc, #24]	; (8000a9c <MX_ADC3_Init+0xac>)
 8000a84:	f002 f8b8 	bl	8002bf8 <HAL_ADC_ConfigChannel>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_ADC3_Init+0xa2>
  {
    Error_Handler();
 8000a8e:	f001 f9f1 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000274 	.word	0x20000274
 8000aa0:	40012200 	.word	0x40012200
 8000aa4:	2000026d 	.word	0x2000026d
 8000aa8:	0f000001 	.word	0x0f000001

08000aac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08c      	sub	sp, #48	; 0x30
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a31      	ldr	r2, [pc, #196]	; (8000b90 <HAL_ADC_MspInit+0xe4>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d15c      	bne.n	8000b88 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000ace:	4b31      	ldr	r3, [pc, #196]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad2:	4a30      	ldr	r2, [pc, #192]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000ad4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8000ada:	4b2e      	ldr	r3, [pc, #184]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ae2:	61bb      	str	r3, [r7, #24]
 8000ae4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ae6:	4b2b      	ldr	r3, [pc, #172]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a2a      	ldr	r2, [pc, #168]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000aec:	f043 0320 	orr.w	r3, r3, #32
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f003 0320 	and.w	r3, r3, #32
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afe:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a24      	ldr	r2, [pc, #144]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6313      	str	r3, [r2, #48]	; 0x30
 8000b22:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_ADC_MspInit+0xe8>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000b2e:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000b32:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b34:	2303      	movs	r3, #3
 8000b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4619      	mov	r1, r3
 8000b42:	4815      	ldr	r0, [pc, #84]	; (8000b98 <HAL_ADC_MspInit+0xec>)
 8000b44:	f002 fc56 	bl	80033f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b48:	230f      	movs	r3, #15
 8000b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4810      	ldr	r0, [pc, #64]	; (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000b5c:	f002 fc4a 	bl	80033f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b60:	230f      	movs	r3, #15
 8000b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b64:	2303      	movs	r3, #3
 8000b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	4619      	mov	r1, r3
 8000b72:	480b      	ldr	r0, [pc, #44]	; (8000ba0 <HAL_ADC_MspInit+0xf4>)
 8000b74:	f002 fc3e 	bl	80033f4 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2012      	movs	r0, #18
 8000b7e:	f002 fb70 	bl	8003262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b82:	2012      	movs	r0, #18
 8000b84:	f002 fb89 	bl	800329a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000b88:	bf00      	nop
 8000b8a:	3730      	adds	r7, #48	; 0x30
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40012200 	.word	0x40012200
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40021400 	.word	0x40021400
 8000b9c:	40020800 	.word	0x40020800
 8000ba0:	40020000 	.word	0x40020000

08000ba4 <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000bac:	f107 0308 	add.w	r3, r7, #8
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4803      	ldr	r0, [pc, #12]	; (8000bdc <config_ADC+0x38>)
 8000bce:	f002 f813 	bl	8002bf8 <HAL_ADC_ConfigChannel>
}
 8000bd2:	bf00      	nop
 8000bd4:	3718      	adds	r7, #24
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000274 	.word	0x20000274

08000be0 <read_ADC>:

uint32_t read_ADC(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	Read = false;
 8000be4:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <read_ADC+0x34>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]
	if(HAL_ADC_Start_IT(&hadc3) == HAL_OK)
 8000bea:	480b      	ldr	r0, [pc, #44]	; (8000c18 <read_ADC+0x38>)
 8000bec:	f001 fdbc 	bl	8002768 <HAL_ADC_Start_IT>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d10a      	bne.n	8000c0c <read_ADC+0x2c>
	{
	  while(!Read);
 8000bf6:	bf00      	nop
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <read_ADC+0x34>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	f083 0301 	eor.w	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f8      	bne.n	8000bf8 <read_ADC+0x18>
	  HAL_ADC_Stop_IT(&hadc3);
 8000c06:	4804      	ldr	r0, [pc, #16]	; (8000c18 <read_ADC+0x38>)
 8000c08:	f001 fe86 	bl	8002918 <HAL_ADC_Stop_IT>
	}
	return adc_value;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	; (8000c1c <read_ADC+0x3c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	2000026c 	.word	0x2000026c
 8000c18:	20000274 	.word	0x20000274
 8000c1c:	20000270 	.word	0x20000270

08000c20 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	if(!software)
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <HAL_ADC_ConvCpltCallback+0x54>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	f083 0301 	eor.w	r3, r3, #1
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d011      	beq.n	8000c5a <HAL_ADC_ConvCpltCallback+0x3a>
	{
		adc_buf[adc_buf_index++] = HAL_ADC_GetValue(&hadc3);
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <HAL_ADC_ConvCpltCallback+0x58>)
 8000c38:	681c      	ldr	r4, [r3, #0]
 8000c3a:	1c63      	adds	r3, r4, #1
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <HAL_ADC_ConvCpltCallback+0x58>)
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	480e      	ldr	r0, [pc, #56]	; (8000c7c <HAL_ADC_ConvCpltCallback+0x5c>)
 8000c42:	f001 ffb7 	bl	8002bb4 <HAL_ADC_GetValue>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4a0d      	ldr	r2, [pc, #52]	; (8000c80 <HAL_ADC_ConvCpltCallback+0x60>)
 8000c4a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		adc_buf_index &= ADC_BUF_SIZE;
 8000c4e:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <HAL_ADC_ConvCpltCallback+0x58>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	4a08      	ldr	r2, [pc, #32]	; (8000c78 <HAL_ADC_ConvCpltCallback+0x58>)
 8000c56:	6013      	str	r3, [r2, #0]
	else
	{
		adc_value = HAL_ADC_GetValue(&hadc3);
		Read = true;
	}
}
 8000c58:	e008      	b.n	8000c6c <HAL_ADC_ConvCpltCallback+0x4c>
		adc_value = HAL_ADC_GetValue(&hadc3);
 8000c5a:	4808      	ldr	r0, [pc, #32]	; (8000c7c <HAL_ADC_ConvCpltCallback+0x5c>)
 8000c5c:	f001 ffaa 	bl	8002bb4 <HAL_ADC_GetValue>
 8000c60:	4603      	mov	r3, r0
 8000c62:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <HAL_ADC_ConvCpltCallback+0x64>)
 8000c64:	6013      	str	r3, [r2, #0]
		Read = true;
 8000c66:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <HAL_ADC_ConvCpltCallback+0x68>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	2000026d 	.word	0x2000026d
 8000c78:	20000258 	.word	0x20000258
 8000c7c:	20000274 	.word	0x20000274
 8000c80:	200002bc 	.word	0x200002bc
 8000c84:	20000270 	.word	0x20000270
 8000c88:	2000026c 	.word	0x2000026c

08000c8c <check_command>:
#include "commands.h"

struct sp_config_t sp_config = {1,1, ADC_BUF_SIZE + 1,"s",false};

unsigned char check_command(char* message)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	char cmd = INV;
 8000c94:	2300      	movs	r3, #0
 8000c96:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "VER", 3)) * VER;
 8000c98:	2203      	movs	r2, #3
 8000c9a:	497b      	ldr	r1, [pc, #492]	; (8000e88 <check_command+0x1fc>)
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f006 ff50 	bl	8007b42 <strncmp>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d101      	bne.n	8000cac <check_command+0x20>
 8000ca8:	220a      	movs	r2, #10
 8000caa:	e000      	b.n	8000cae <check_command+0x22>
 8000cac:	2200      	movs	r2, #0
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "ST", 2)) * ST;
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	4975      	ldr	r1, [pc, #468]	; (8000e8c <check_command+0x200>)
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f006 ff42 	bl	8007b42 <strncmp>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d101      	bne.n	8000cc8 <check_command+0x3c>
 8000cc4:	2210      	movs	r2, #16
 8000cc6:	e000      	b.n	8000cca <check_command+0x3e>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	4413      	add	r3, r2
 8000cce:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MR", 2)) * MR;
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	496f      	ldr	r1, [pc, #444]	; (8000e90 <check_command+0x204>)
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f006 ff34 	bl	8007b42 <strncmp>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	bf0c      	ite	eq
 8000ce0:	2301      	moveq	r3, #1
 8000ce2:	2300      	movne	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	4413      	add	r3, r2
 8000cec:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MW", 2)) * MW;
 8000cee:	2202      	movs	r2, #2
 8000cf0:	4968      	ldr	r1, [pc, #416]	; (8000e94 <check_command+0x208>)
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f006 ff25 	bl	8007b42 <strncmp>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d101      	bne.n	8000d02 <check_command+0x76>
 8000cfe:	2202      	movs	r2, #2
 8000d00:	e000      	b.n	8000d04 <check_command+0x78>
 8000d02:	2200      	movs	r2, #0
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	4413      	add	r3, r2
 8000d08:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MI", 2)) * MI;
 8000d0a:	2202      	movs	r2, #2
 8000d0c:	4962      	ldr	r1, [pc, #392]	; (8000e98 <check_command+0x20c>)
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f006 ff17 	bl	8007b42 <strncmp>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d101      	bne.n	8000d1e <check_command+0x92>
 8000d1a:	2203      	movs	r2, #3
 8000d1c:	e000      	b.n	8000d20 <check_command+0x94>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	4413      	add	r3, r2
 8000d24:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MO", 2)) * MO;
 8000d26:	2202      	movs	r2, #2
 8000d28:	495c      	ldr	r1, [pc, #368]	; (8000e9c <check_command+0x210>)
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f006 ff09 	bl	8007b42 <strncmp>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d101      	bne.n	8000d3a <check_command+0xae>
 8000d36:	2204      	movs	r2, #4
 8000d38:	e000      	b.n	8000d3c <check_command+0xb0>
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	4413      	add	r3, r2
 8000d40:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "RD", 2)) * RD;
 8000d42:	2202      	movs	r2, #2
 8000d44:	4956      	ldr	r1, [pc, #344]	; (8000ea0 <check_command+0x214>)
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f006 fefb 	bl	8007b42 <strncmp>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d101      	bne.n	8000d56 <check_command+0xca>
 8000d52:	2205      	movs	r2, #5
 8000d54:	e000      	b.n	8000d58 <check_command+0xcc>
 8000d56:	2200      	movs	r2, #0
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "WD", 2)) * WD;
 8000d5e:	2202      	movs	r2, #2
 8000d60:	4950      	ldr	r1, [pc, #320]	; (8000ea4 <check_command+0x218>)
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f006 feed 	bl	8007b42 <strncmp>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <check_command+0xe6>
 8000d6e:	2206      	movs	r2, #6
 8000d70:	e000      	b.n	8000d74 <check_command+0xe8>
 8000d72:	2200      	movs	r2, #0
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	4413      	add	r3, r2
 8000d78:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "RA", 2)) * RA;
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	494a      	ldr	r1, [pc, #296]	; (8000ea8 <check_command+0x21c>)
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f006 fedf 	bl	8007b42 <strncmp>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d101      	bne.n	8000d8e <check_command+0x102>
 8000d8a:	2207      	movs	r2, #7
 8000d8c:	e000      	b.n	8000d90 <check_command+0x104>
 8000d8e:	2200      	movs	r2, #0
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	4413      	add	r3, r2
 8000d94:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "SP", 2)) * SP;
 8000d96:	2202      	movs	r2, #2
 8000d98:	4944      	ldr	r1, [pc, #272]	; (8000eac <check_command+0x220>)
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f006 fed1 	bl	8007b42 <strncmp>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <check_command+0x11e>
 8000da6:	220b      	movs	r2, #11
 8000da8:	e000      	b.n	8000dac <check_command+0x120>
 8000daa:	2200      	movs	r2, #0
 8000dac:	7bfb      	ldrb	r3, [r7, #15]
 8000dae:	4413      	add	r3, r2
 8000db0:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "AC", 2)) * AC;
 8000db2:	2202      	movs	r2, #2
 8000db4:	493e      	ldr	r1, [pc, #248]	; (8000eb0 <check_command+0x224>)
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f006 fec3 	bl	8007b42 <strncmp>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <check_command+0x13a>
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	e000      	b.n	8000dc8 <check_command+0x13c>
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	4413      	add	r3, r2
 8000dcc:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "FN", 2)) * FN;
 8000dce:	2202      	movs	r2, #2
 8000dd0:	4938      	ldr	r1, [pc, #224]	; (8000eb4 <check_command+0x228>)
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f006 feb5 	bl	8007b42 <strncmp>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d101      	bne.n	8000de2 <check_command+0x156>
 8000dde:	220d      	movs	r2, #13
 8000de0:	e000      	b.n	8000de4 <check_command+0x158>
 8000de2:	2200      	movs	r2, #0
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	4413      	add	r3, r2
 8000de8:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "FF", 2)) * FF;
 8000dea:	2202      	movs	r2, #2
 8000dec:	4932      	ldr	r1, [pc, #200]	; (8000eb8 <check_command+0x22c>)
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f006 fea7 	bl	8007b42 <strncmp>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <check_command+0x172>
 8000dfa:	220e      	movs	r2, #14
 8000dfc:	e000      	b.n	8000e00 <check_command+0x174>
 8000dfe:	2200      	movs	r2, #0
 8000e00:	7bfb      	ldrb	r3, [r7, #15]
 8000e02:	4413      	add	r3, r2
 8000e04:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "S ", 2)) * S;
 8000e06:	2202      	movs	r2, #2
 8000e08:	492c      	ldr	r1, [pc, #176]	; (8000ebc <check_command+0x230>)
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f006 fe99 	bl	8007b42 <strncmp>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d101      	bne.n	8000e1a <check_command+0x18e>
 8000e16:	220f      	movs	r2, #15
 8000e18:	e000      	b.n	8000e1c <check_command+0x190>
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	4413      	add	r3, r2
 8000e20:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "S\r", 2)) * S;
 8000e22:	2202      	movs	r2, #2
 8000e24:	4926      	ldr	r1, [pc, #152]	; (8000ec0 <check_command+0x234>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f006 fe8b 	bl	8007b42 <strncmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d101      	bne.n	8000e36 <check_command+0x1aa>
 8000e32:	220f      	movs	r2, #15
 8000e34:	e000      	b.n	8000e38 <check_command+0x1ac>
 8000e36:	2200      	movs	r2, #0
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "$", 1)) * LAST;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	4b20      	ldr	r3, [pc, #128]	; (8000ec4 <check_command+0x238>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d101      	bne.n	8000e50 <check_command+0x1c4>
 8000e4c:	2208      	movs	r2, #8
 8000e4e:	e000      	b.n	8000e52 <check_command+0x1c6>
 8000e50:	2200      	movs	r2, #0
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	4413      	add	r3, r2
 8000e56:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "?", 1)) * HELP;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	781a      	ldrb	r2, [r3, #0]
 8000e5c:	4b1a      	ldr	r3, [pc, #104]	; (8000ec8 <check_command+0x23c>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <check_command+0x1de>
 8000e66:	2209      	movs	r2, #9
 8000e68:	e000      	b.n	8000e6c <check_command+0x1e0>
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
 8000e6e:	4413      	add	r3, r2
 8000e70:	73fb      	strb	r3, [r7, #15]

	if(cmd > ST)
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
 8000e74:	2b10      	cmp	r3, #16
 8000e76:	d901      	bls.n	8000e7c <check_command+0x1f0>
		cmd = INV;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	73fb      	strb	r3, [r7, #15]

	return cmd;
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	0800bcec 	.word	0x0800bcec
 8000e8c:	0800bcf0 	.word	0x0800bcf0
 8000e90:	0800bcf4 	.word	0x0800bcf4
 8000e94:	0800bcf8 	.word	0x0800bcf8
 8000e98:	0800bcfc 	.word	0x0800bcfc
 8000e9c:	0800bd00 	.word	0x0800bd00
 8000ea0:	0800bd04 	.word	0x0800bd04
 8000ea4:	0800bd08 	.word	0x0800bd08
 8000ea8:	0800bd0c 	.word	0x0800bd0c
 8000eac:	0800bd10 	.word	0x0800bd10
 8000eb0:	0800bd14 	.word	0x0800bd14
 8000eb4:	0800bd18 	.word	0x0800bd18
 8000eb8:	0800bd1c 	.word	0x0800bd1c
 8000ebc:	0800bd20 	.word	0x0800bd20
 8000ec0:	0800bd24 	.word	0x0800bd24
 8000ec4:	0800bd28 	.word	0x0800bd28
 8000ec8:	0800bd2c 	.word	0x0800bd2c

08000ecc <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 8000ed4:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <proc_inv_cmd+0x18>)
 8000ed6:	f001 fa89 	bl	80023ec <send_UART>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	0800bd30 	.word	0x0800bd30

08000ee8 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 8000ee8:	b5b0      	push	{r4, r5, r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	f107 0210 	add.w	r2, r7, #16
 8000ef8:	4932      	ldr	r1, [pc, #200]	; (8000fc4 <proc_mr_cmd+0xdc>)
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f006 fdb0 	bl	8007a60 <siscanf>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d157      	bne.n	8000fb6 <proc_mr_cmd+0xce>
	{
 8000f06:	466b      	mov	r3, sp
 8000f08:	461d      	mov	r5, r3
		char data[length];
 8000f0a:	68fc      	ldr	r4, [r7, #12]
 8000f0c:	4623      	mov	r3, r4
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	61bb      	str	r3, [r7, #24]
 8000f12:	4620      	mov	r0, r4
 8000f14:	f04f 0100 	mov.w	r1, #0
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	f04f 0300 	mov.w	r3, #0
 8000f20:	00cb      	lsls	r3, r1, #3
 8000f22:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000f26:	00c2      	lsls	r2, r0, #3
 8000f28:	4620      	mov	r0, r4
 8000f2a:	f04f 0100 	mov.w	r1, #0
 8000f2e:	f04f 0200 	mov.w	r2, #0
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	00cb      	lsls	r3, r1, #3
 8000f38:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000f3c:	00c2      	lsls	r2, r0, #3
 8000f3e:	1de3      	adds	r3, r4, #7
 8000f40:	08db      	lsrs	r3, r3, #3
 8000f42:	00db      	lsls	r3, r3, #3
 8000f44:	ebad 0d03 	sub.w	sp, sp, r3
 8000f48:	466b      	mov	r3, sp
 8000f4a:	3300      	adds	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	68f9      	ldr	r1, [r7, #12]
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f000 fbc1 	bl	80016dc <memory_read>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d025      	beq.n	8000fac <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8000f60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f64:	6879      	ldr	r1, [r7, #4]
 8000f66:	4818      	ldr	r0, [pc, #96]	; (8000fc8 <proc_mr_cmd+0xe0>)
 8000f68:	f006 fdfd 	bl	8007b66 <strncpy>

			sprintf((char*) message, "Memory read: ");
 8000f6c:	4917      	ldr	r1, [pc, #92]	; (8000fcc <proc_mr_cmd+0xe4>)
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f006 fd56 	bl	8007a20 <siprintf>

			for(int i = 0; i < length; i++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	61fb      	str	r3, [r7, #28]
 8000f78:	e010      	b.n	8000f9c <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff f96a 	bl	8000254 <strlen>
 8000f80:	4602      	mov	r2, r0
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	1898      	adds	r0, r3, r2
 8000f86:	697a      	ldr	r2, [r7, #20]
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	490f      	ldr	r1, [pc, #60]	; (8000fd0 <proc_mr_cmd+0xe8>)
 8000f92:	f006 fd45 	bl	8007a20 <siprintf>
			for(int i = 0; i < length; i++)
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	61fb      	str	r3, [r7, #28]
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d3ea      	bcc.n	8000f7a <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f001 fa21 	bl	80023ec <send_UART>
 8000faa:	e002      	b.n	8000fb2 <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 8000fac:	4809      	ldr	r0, [pc, #36]	; (8000fd4 <proc_mr_cmd+0xec>)
 8000fae:	f001 fa1d 	bl	80023ec <send_UART>
 8000fb2:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 8000fb4:	e002      	b.n	8000fbc <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 8000fb6:	4808      	ldr	r0, [pc, #32]	; (8000fd8 <proc_mr_cmd+0xf0>)
 8000fb8:	f001 fa18 	bl	80023ec <send_UART>
}
 8000fbc:	bf00      	nop
 8000fbe:	3720      	adds	r7, #32
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bdb0      	pop	{r4, r5, r7, pc}
 8000fc4:	0800bd58 	.word	0x0800bd58
 8000fc8:	200108c0 	.word	0x200108c0
 8000fcc:	0800bd64 	.word	0x0800bd64
 8000fd0:	0800bd74 	.word	0x0800bd74
 8000fd4:	0800bd7c 	.word	0x0800bd7c
 8000fd8:	0800bdb0 	.word	0x0800bdb0

08000fdc <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af02      	add	r7, sp, #8
 8000fe2:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 8000fe4:	f107 0110 	add.w	r1, r7, #16
 8000fe8:	f107 0214 	add.w	r2, r7, #20
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4912      	ldr	r1, [pc, #72]	; (8001040 <proc_mw_cmd+0x64>)
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f006 fd32 	bl	8007a60 <siscanf>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b03      	cmp	r3, #3
 8001000:	d116      	bne.n	8001030 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	6939      	ldr	r1, [r7, #16]
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	4618      	mov	r0, r3
 800100a:	f000 fb9b 	bl	8001744 <memory_write>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d009      	beq.n	8001028 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001014:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	480a      	ldr	r0, [pc, #40]	; (8001044 <proc_mw_cmd+0x68>)
 800101c:	f006 fda3 	bl	8007b66 <strncpy>
			send_UART("Memory written with success.");
 8001020:	4809      	ldr	r0, [pc, #36]	; (8001048 <proc_mw_cmd+0x6c>)
 8001022:	f001 f9e3 	bl	80023ec <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 8001026:	e006      	b.n	8001036 <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8001028:	4808      	ldr	r0, [pc, #32]	; (800104c <proc_mw_cmd+0x70>)
 800102a:	f001 f9df 	bl	80023ec <send_UART>
}
 800102e:	e002      	b.n	8001036 <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8001030:	4807      	ldr	r0, [pc, #28]	; (8001050 <proc_mw_cmd+0x74>)
 8001032:	f001 f9db 	bl	80023ec <send_UART>
}
 8001036:	bf00      	nop
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	0800bdd8 	.word	0x0800bdd8
 8001044:	200108c0 	.word	0x200108c0
 8001048:	0800bde4 	.word	0x0800bde4
 800104c:	0800be04 	.word	0x0800be04
 8001050:	0800be38 	.word	0x0800be38

08001054 <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 800105c:	f107 0308 	add.w	r3, r7, #8
 8001060:	f107 020c 	add.w	r2, r7, #12
 8001064:	4918      	ldr	r1, [pc, #96]	; (80010c8 <proc_mi_cmd+0x74>)
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f006 fcfa 	bl	8007a60 <siscanf>
 800106c:	4603      	mov	r3, r0
 800106e:	2b02      	cmp	r3, #2
 8001070:	d123      	bne.n	80010ba <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f000 fdf5 	bl	8001c68 <is_GPIO_pin_free>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d016      	beq.n	80010b2 <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	4611      	mov	r1, r2
 800108a:	4618      	mov	r0, r3
 800108c:	f000 fb92 	bl	80017b4 <make_pin_input>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d009      	beq.n	80010aa <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001096:	f44f 7280 	mov.w	r2, #256	; 0x100
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	480b      	ldr	r0, [pc, #44]	; (80010cc <proc_mi_cmd+0x78>)
 800109e:	f006 fd62 	bl	8007b66 <strncpy>
				send_UART("Pin(s) set as input with success.");
 80010a2:	480b      	ldr	r0, [pc, #44]	; (80010d0 <proc_mi_cmd+0x7c>)
 80010a4:	f001 f9a2 	bl	80023ec <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 80010a8:	e00a      	b.n	80010c0 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 80010aa:	480a      	ldr	r0, [pc, #40]	; (80010d4 <proc_mi_cmd+0x80>)
 80010ac:	f001 f99e 	bl	80023ec <send_UART>
}
 80010b0:	e006      	b.n	80010c0 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 80010b2:	4809      	ldr	r0, [pc, #36]	; (80010d8 <proc_mi_cmd+0x84>)
 80010b4:	f001 f99a 	bl	80023ec <send_UART>
}
 80010b8:	e002      	b.n	80010c0 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 80010ba:	4808      	ldr	r0, [pc, #32]	; (80010dc <proc_mi_cmd+0x88>)
 80010bc:	f001 f996 	bl	80023ec <send_UART>
}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0800be64 	.word	0x0800be64
 80010cc:	200108c0 	.word	0x200108c0
 80010d0:	0800be70 	.word	0x0800be70
 80010d4:	0800be94 	.word	0x0800be94
 80010d8:	0800bec8 	.word	0x0800bec8
 80010dc:	0800bf00 	.word	0x0800bf00

080010e0 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	f107 020c 	add.w	r2, r7, #12
 80010f0:	4918      	ldr	r1, [pc, #96]	; (8001154 <proc_mo_cmd+0x74>)
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f006 fcb4 	bl	8007a60 <siscanf>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d123      	bne.n	8001146 <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	4611      	mov	r1, r2
 8001104:	4618      	mov	r0, r3
 8001106:	f000 fdaf 	bl	8001c68 <is_GPIO_pin_free>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d016      	beq.n	800113e <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fbe8 	bl	80018ec <make_pin_output>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d009      	beq.n	8001136 <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001122:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	480b      	ldr	r0, [pc, #44]	; (8001158 <proc_mo_cmd+0x78>)
 800112a:	f006 fd1c 	bl	8007b66 <strncpy>
				send_UART("Pin(s) set as output with success.");
 800112e:	480b      	ldr	r0, [pc, #44]	; (800115c <proc_mo_cmd+0x7c>)
 8001130:	f001 f95c 	bl	80023ec <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 8001134:	e00a      	b.n	800114c <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 8001136:	480a      	ldr	r0, [pc, #40]	; (8001160 <proc_mo_cmd+0x80>)
 8001138:	f001 f958 	bl	80023ec <send_UART>
}
 800113c:	e006      	b.n	800114c <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800113e:	4809      	ldr	r0, [pc, #36]	; (8001164 <proc_mo_cmd+0x84>)
 8001140:	f001 f954 	bl	80023ec <send_UART>
}
 8001144:	e002      	b.n	800114c <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 8001146:	4808      	ldr	r0, [pc, #32]	; (8001168 <proc_mo_cmd+0x88>)
 8001148:	f001 f950 	bl	80023ec <send_UART>
}
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	0800bf2c 	.word	0x0800bf2c
 8001158:	200108c0 	.word	0x200108c0
 800115c:	0800bf38 	.word	0x0800bf38
 8001160:	0800bf5c 	.word	0x0800bf5c
 8001164:	0800bec8 	.word	0x0800bec8
 8001168:	0800bf94 	.word	0x0800bf94

0800116c <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	f107 0220 	add.w	r2, r7, #32
 800117c:	492a      	ldr	r1, [pc, #168]	; (8001228 <proc_rd_cmd+0xbc>)
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f006 fc6e 	bl	8007a60 <siscanf>
 8001184:	4603      	mov	r3, r0
 8001186:	2b02      	cmp	r3, #2
 8001188:	d147      	bne.n	800121a <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 800118a:	6a3b      	ldr	r3, [r7, #32]
 800118c:	69f9      	ldr	r1, [r7, #28]
 800118e:	f107 020c 	add.w	r2, r7, #12
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fc48 	bl	8001a28 <read_dig_input>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d039      	beq.n	8001212 <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800119e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011a2:	6879      	ldr	r1, [r7, #4]
 80011a4:	4821      	ldr	r0, [pc, #132]	; (800122c <proc_rd_cmd+0xc0>)
 80011a6:	f006 fcde 	bl	8007b66 <strncpy>

			sprintf((char*) message, "Digital input read: ");
 80011aa:	4921      	ldr	r1, [pc, #132]	; (8001230 <proc_rd_cmd+0xc4>)
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f006 fc37 	bl	8007a20 <siprintf>

			for(int i = 15; i >= 0; i--)
 80011b2:	230f      	movs	r3, #15
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
 80011b6:	e025      	b.n	8001204 <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff f84b 	bl	8000254 <strlen>
 80011be:	4602      	mov	r2, r0
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	1898      	adds	r0, r3, r2
 80011c4:	f107 020c 	add.w	r2, r7, #12
 80011c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	4918      	ldr	r1, [pc, #96]	; (8001234 <proc_rd_cmd+0xc8>)
 80011d2:	f006 fc25 	bl	8007a20 <siprintf>

				if(!(i % 4) && i)
 80011d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d10e      	bne.n	80011fe <proc_rd_cmd+0x92>
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00b      	beq.n	80011fe <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff f834 	bl	8000254 <strlen>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461a      	mov	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4413      	add	r3, r2
 80011f4:	4910      	ldr	r1, [pc, #64]	; (8001238 <proc_rd_cmd+0xcc>)
 80011f6:	461a      	mov	r2, r3
 80011f8:	460b      	mov	r3, r1
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 80011fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001200:	3b01      	subs	r3, #1
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
 8001204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001206:	2b00      	cmp	r3, #0
 8001208:	dad6      	bge.n	80011b8 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f001 f8ee 	bl	80023ec <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 8001210:	e006      	b.n	8001220 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 8001212:	480a      	ldr	r0, [pc, #40]	; (800123c <proc_rd_cmd+0xd0>)
 8001214:	f001 f8ea 	bl	80023ec <send_UART>
}
 8001218:	e002      	b.n	8001220 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 800121a:	4809      	ldr	r0, [pc, #36]	; (8001240 <proc_rd_cmd+0xd4>)
 800121c:	f001 f8e6 	bl	80023ec <send_UART>
}
 8001220:	bf00      	nop
 8001222:	3728      	adds	r7, #40	; 0x28
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	0800bfc0 	.word	0x0800bfc0
 800122c:	200108c0 	.word	0x200108c0
 8001230:	0800bfcc 	.word	0x0800bfcc
 8001234:	0800bfe4 	.word	0x0800bfe4
 8001238:	0800bfe8 	.word	0x0800bfe8
 800123c:	0800bfec 	.word	0x0800bfec
 8001240:	0800c024 	.word	0x0800c024

08001244 <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af02      	add	r7, sp, #8
 800124a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 800124c:	f107 0110 	add.w	r1, r7, #16
 8001250:	f107 0214 	add.w	r2, r7, #20
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	460b      	mov	r3, r1
 800125c:	4918      	ldr	r1, [pc, #96]	; (80012c0 <proc_wd_cmd+0x7c>)
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f006 fbfe 	bl	8007a60 <siscanf>
 8001264:	4603      	mov	r3, r0
 8001266:	2b03      	cmp	r3, #3
 8001268:	d123      	bne.n	80012b2 <proc_wd_cmd+0x6e>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f000 fcf9 	bl	8001c68 <is_GPIO_pin_free>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d016      	beq.n	80012aa <proc_wd_cmd+0x66>
		{
			if(write_dig_output(port_addr, pin_setting, pin_values))
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	6939      	ldr	r1, [r7, #16]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	4618      	mov	r0, r3
 8001284:	f000 fc1a 	bl	8001abc <write_dig_output>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d009      	beq.n	80012a2 <proc_wd_cmd+0x5e>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800128e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	480b      	ldr	r0, [pc, #44]	; (80012c4 <proc_wd_cmd+0x80>)
 8001296:	f006 fc66 	bl	8007b66 <strncpy>
				send_UART("Digital output value wrote with success.");
 800129a:	480b      	ldr	r0, [pc, #44]	; (80012c8 <proc_wd_cmd+0x84>)
 800129c:	f001 f8a6 	bl	80023ec <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 80012a0:	e00a      	b.n	80012b8 <proc_wd_cmd+0x74>
				send_UART("Invalid Write Digital Output instruction argument values.");
 80012a2:	480a      	ldr	r0, [pc, #40]	; (80012cc <proc_wd_cmd+0x88>)
 80012a4:	f001 f8a2 	bl	80023ec <send_UART>
}
 80012a8:	e006      	b.n	80012b8 <proc_wd_cmd+0x74>
			send_UART("At least one inputted pin is reserved to peripherals.");
 80012aa:	4809      	ldr	r0, [pc, #36]	; (80012d0 <proc_wd_cmd+0x8c>)
 80012ac:	f001 f89e 	bl	80023ec <send_UART>
}
 80012b0:	e002      	b.n	80012b8 <proc_wd_cmd+0x74>
		send_UART("Invalid Write Digital Output instruction syntax.");
 80012b2:	4808      	ldr	r0, [pc, #32]	; (80012d4 <proc_wd_cmd+0x90>)
 80012b4:	f001 f89a 	bl	80023ec <send_UART>
}
 80012b8:	bf00      	nop
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	0800c054 	.word	0x0800c054
 80012c4:	200108c0 	.word	0x200108c0
 80012c8:	0800c060 	.word	0x0800c060
 80012cc:	0800c08c 	.word	0x0800c08c
 80012d0:	0800bec8 	.word	0x0800bec8
 80012d4:	0800c0c8 	.word	0x0800c0c8

080012d8 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af02      	add	r7, sp, #8
 80012de:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	461a      	mov	r2, r3
 80012e6:	492c      	ldr	r1, [pc, #176]	; (8001398 <proc_ra_cmd+0xc0>)
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f006 fbb9 	bl	8007a60 <siscanf>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d13f      	bne.n	8001374 <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	f107 020c 	add.w	r2, r7, #12
 80012fa:	4611      	mov	r1, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fc27 	bl	8001b50 <analog_read>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d031      	beq.n	800136c <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	4823      	ldr	r0, [pc, #140]	; (800139c <proc_ra_cmd+0xc4>)
 8001310:	f006 fc29 	bl	8007b66 <strncpy>

			float volts = (float) value * 3.3 / 4095;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800131e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001322:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001388 <proc_ra_cmd+0xb0>
 8001326:	ee27 6b06 	vmul.f64	d6, d7, d6
 800132a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001390 <proc_ra_cmd+0xb8>
 800132e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001332:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001336:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 800133a:	4919      	ldr	r1, [pc, #100]	; (80013a0 <proc_ra_cmd+0xc8>)
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f006 fb6f 	bl	8007a20 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7fe ff86 	bl	8000254 <strlen>
 8001348:	4602      	mov	r2, r0
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	edd7 7a05 	vldr	s15, [r7, #20]
 8001354:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001358:	ed8d 7b00 	vstr	d7, [sp]
 800135c:	4911      	ldr	r1, [pc, #68]	; (80013a4 <proc_ra_cmd+0xcc>)
 800135e:	4618      	mov	r0, r3
 8001360:	f006 fb5e 	bl	8007a20 <siprintf>

			send_UART((char*) message);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f001 f841 	bl	80023ec <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 800136a:	e006      	b.n	800137a <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <proc_ra_cmd+0xd0>)
 800136e:	f001 f83d 	bl	80023ec <send_UART>
}
 8001372:	e002      	b.n	800137a <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 8001374:	480d      	ldr	r0, [pc, #52]	; (80013ac <proc_ra_cmd+0xd4>)
 8001376:	f001 f839 	bl	80023ec <send_UART>
}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	66666666 	.word	0x66666666
 800138c:	400a6666 	.word	0x400a6666
 8001390:	00000000 	.word	0x00000000
 8001394:	40affe00 	.word	0x40affe00
 8001398:	0800c0fc 	.word	0x0800c0fc
 800139c:	200108c0 	.word	0x200108c0
 80013a0:	0800c104 	.word	0x0800c104
 80013a4:	0800c120 	.word	0x0800c120
 80013a8:	0800c12c 	.word	0x0800c12c
 80013ac:	0800c160 	.word	0x0800c160

080013b0 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b0c4      	sub	sp, #272	; 0x110
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b0d      	cmp	r3, #13
 80013c4:	d12a      	bne.n	800141c <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80013cc:	e010      	b.n	80013f0 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 80013ce:	4a17      	ldr	r2, [pc, #92]	; (800142c <proc_last_cmd+0x7c>)
 80013d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013d4:	4413      	add	r3, r2
 80013d6:	7819      	ldrb	r1, [r3, #0]
 80013d8:	f107 0208 	add.w	r2, r7, #8
 80013dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013e0:	4413      	add	r3, r2
 80013e2:	460a      	mov	r2, r1
 80013e4:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 80013e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013ea:	3301      	adds	r3, #1
 80013ec:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80013f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013f4:	2bff      	cmp	r3, #255	; 0xff
 80013f6:	ddea      	ble.n	80013ce <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fc45 	bl	8000c8c <check_command>
 8001402:	4603      	mov	r3, r0
 8001404:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 8001408:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800140c:	4a08      	ldr	r2, [pc, #32]	; (8001430 <proc_last_cmd+0x80>)
 800140e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001412:	f107 0208 	add.w	r2, r7, #8
 8001416:	4610      	mov	r0, r2
 8001418:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 800141a:	e002      	b.n	8001422 <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 800141c:	4805      	ldr	r0, [pc, #20]	; (8001434 <proc_last_cmd+0x84>)
 800141e:	f000 ffe5 	bl	80023ec <send_UART>
}
 8001422:	bf00      	nop
 8001424:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200108c0 	.word	0x200108c0
 8001430:	20000000 	.word	0x20000000
 8001434:	0800c188 	.word	0x0800c188

08001438 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3301      	adds	r3, #1
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b0d      	cmp	r3, #13
 8001448:	d109      	bne.n	800145e <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800144a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	4806      	ldr	r0, [pc, #24]	; (800146c <proc_help_cmd+0x34>)
 8001452:	f006 fb88 	bl	8007b66 <strncpy>

		send_UART("MR <addr> <length>\n\r"
 8001456:	4806      	ldr	r0, [pc, #24]	; (8001470 <proc_help_cmd+0x38>)
 8001458:	f000 ffc8 	bl	80023ec <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 800145c:	e002      	b.n	8001464 <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <proc_help_cmd+0x3c>)
 8001460:	f000 ffc4 	bl	80023ec <send_UART>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	200108c0 	.word	0x200108c0
 8001470:	0800c1a8 	.word	0x0800c1a8
 8001474:	0800c264 	.word	0x0800c264

08001478 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3303      	adds	r3, #3
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b0d      	cmp	r3, #13
 8001488:	d113      	bne.n	80014b2 <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800148a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	480b      	ldr	r0, [pc, #44]	; (80014c0 <proc_ver_cmd+0x48>)
 8001492:	f006 fb68 	bl	8007b66 <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 8001496:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <proc_ver_cmd+0x4c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	1c5a      	adds	r2, r3, #1
 800149c:	4909      	ldr	r1, [pc, #36]	; (80014c4 <proc_ver_cmd+0x4c>)
 800149e:	600a      	str	r2, [r1, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4909      	ldr	r1, [pc, #36]	; (80014c8 <proc_ver_cmd+0x50>)
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f006 fabb 	bl	8007a20 <siprintf>
		send_UART((char*) message);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 ff9e 	bl	80023ec <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 80014b0:	e002      	b.n	80014b8 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <proc_ver_cmd+0x54>)
 80014b4:	f000 ff9a 	bl	80023ec <send_UART>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200108c0 	.word	0x200108c0
 80014c4:	2000025c 	.word	0x2000025c
 80014c8:	0800c284 	.word	0x0800c284
 80014cc:	0800c2b8 	.word	0x0800c2b8

080014d0 <proc_sp_cmd>:

void proc_sp_cmd(char* message)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "SP %s %x", timeunit, &unit) == 2)
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	f107 0208 	add.w	r2, r7, #8
 80014e0:	491a      	ldr	r1, [pc, #104]	; (800154c <proc_sp_cmd+0x7c>)
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f006 fabc 	bl	8007a60 <siscanf>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d126      	bne.n	800153c <proc_sp_cmd+0x6c>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	4917      	ldr	r1, [pc, #92]	; (8001550 <proc_sp_cmd+0x80>)
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7fe fea3 	bl	8000240 <strcmp>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d111      	bne.n	8001524 <proc_sp_cmd+0x54>
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	4913      	ldr	r1, [pc, #76]	; (8001554 <proc_sp_cmd+0x84>)
 8001506:	4618      	mov	r0, r3
 8001508:	f7fe fe9a 	bl	8000240 <strcmp>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d108      	bne.n	8001524 <proc_sp_cmd+0x54>
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4910      	ldr	r1, [pc, #64]	; (8001558 <proc_sp_cmd+0x88>)
 8001518:	4618      	mov	r0, r3
 800151a:	f7fe fe91 	bl	8000240 <strcmp>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d007      	beq.n	8001534 <proc_sp_cmd+0x64>
			{
				sp_config.timeunit = timeunit;
 8001524:	4a0d      	ldr	r2, [pc, #52]	; (800155c <proc_sp_cmd+0x8c>)
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	60d3      	str	r3, [r2, #12]
				sp_config.unit = unit;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4a0b      	ldr	r2, [pc, #44]	; (800155c <proc_sp_cmd+0x8c>)
 8001530:	6053      	str	r3, [r2, #4]
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 8001532:	e006      	b.n	8001542 <proc_sp_cmd+0x72>
				send_UART("Invalid Sample Period instruction argument values.");
 8001534:	480a      	ldr	r0, [pc, #40]	; (8001560 <proc_sp_cmd+0x90>)
 8001536:	f000 ff59 	bl	80023ec <send_UART>
}
 800153a:	e002      	b.n	8001542 <proc_sp_cmd+0x72>
			send_UART("Invalid Sample Period instruction syntax.");
 800153c:	4809      	ldr	r0, [pc, #36]	; (8001564 <proc_sp_cmd+0x94>)
 800153e:	f000 ff55 	bl	80023ec <send_UART>
}
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	0800c2d8 	.word	0x0800c2d8
 8001550:	0800c2e4 	.word	0x0800c2e4
 8001554:	0800bce8 	.word	0x0800bce8
 8001558:	0800c2e8 	.word	0x0800c2e8
 800155c:	20000048 	.word	0x20000048
 8001560:	0800c2ec 	.word	0x0800c2ec
 8001564:	0800c320 	.word	0x0800c320

08001568 <proc_ac_cmd>:

void proc_ac_cmd(char* message)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	unsigned int addr3;

	if(sscanf((char*)message, "AC %x", &addr3) == 1)
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	461a      	mov	r2, r3
 8001576:	490e      	ldr	r1, [pc, #56]	; (80015b0 <proc_ac_cmd+0x48>)
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f006 fa71 	bl	8007a60 <siscanf>
 800157e:	4603      	mov	r3, r0
 8001580:	2b01      	cmp	r3, #1
 8001582:	d10d      	bne.n	80015a0 <proc_ac_cmd+0x38>
	{
		if(addr3 > 0 && addr3 <= 0x0F)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d006      	beq.n	8001598 <proc_ac_cmd+0x30>
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2b0f      	cmp	r3, #15
 800158e:	d803      	bhi.n	8001598 <proc_ac_cmd+0x30>
			sp_config.addr3 = addr3;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4a08      	ldr	r2, [pc, #32]	; (80015b4 <proc_ac_cmd+0x4c>)
 8001594:	6013      	str	r3, [r2, #0]
		else
			send_UART("Invalid Analog Channel instruction argument values.");
	}
	else
		send_UART("Invalid Analog Channel instruction syntax.");
}
 8001596:	e006      	b.n	80015a6 <proc_ac_cmd+0x3e>
			send_UART("Invalid Analog Channel instruction argument values.");
 8001598:	4807      	ldr	r0, [pc, #28]	; (80015b8 <proc_ac_cmd+0x50>)
 800159a:	f000 ff27 	bl	80023ec <send_UART>
}
 800159e:	e002      	b.n	80015a6 <proc_ac_cmd+0x3e>
		send_UART("Invalid Analog Channel instruction syntax.");
 80015a0:	4806      	ldr	r0, [pc, #24]	; (80015bc <proc_ac_cmd+0x54>)
 80015a2:	f000 ff23 	bl	80023ec <send_UART>
}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	0800c34c 	.word	0x0800c34c
 80015b4:	20000048 	.word	0x20000048
 80015b8:	0800c354 	.word	0x0800c354
 80015bc:	0800c388 	.word	0x0800c388

080015c0 <proc_fn_cmd>:

void proc_fn_cmd(char* message)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	if(message[2] == '\r')
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3302      	adds	r3, #2
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b0d      	cmp	r3, #13
 80015d0:	d103      	bne.n	80015da <proc_fn_cmd+0x1a>
	{
		sp_config.filter = true;
 80015d2:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <proc_fn_cmd+0x28>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	741a      	strb	r2, [r3, #16]
	}
	else
		send_UART("Invalid Filter instruction syntax.");
}
 80015d8:	e002      	b.n	80015e0 <proc_fn_cmd+0x20>
		send_UART("Invalid Filter instruction syntax.");
 80015da:	4804      	ldr	r0, [pc, #16]	; (80015ec <proc_fn_cmd+0x2c>)
 80015dc:	f000 ff06 	bl	80023ec <send_UART>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000048 	.word	0x20000048
 80015ec:	0800c3b4 	.word	0x0800c3b4

080015f0 <proc_ff_cmd>:

void proc_ff_cmd(char* message)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	if(message[2] == '\r')
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3302      	adds	r3, #2
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b0d      	cmp	r3, #13
 8001600:	d103      	bne.n	800160a <proc_ff_cmd+0x1a>
	{
		sp_config.filter = false;
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <proc_ff_cmd+0x28>)
 8001604:	2200      	movs	r2, #0
 8001606:	741a      	strb	r2, [r3, #16]
	}
	else
		send_UART("Invalid Filter instruction syntax.");
}
 8001608:	e002      	b.n	8001610 <proc_ff_cmd+0x20>
		send_UART("Invalid Filter instruction syntax.");
 800160a:	4804      	ldr	r0, [pc, #16]	; (800161c <proc_ff_cmd+0x2c>)
 800160c:	f000 feee 	bl	80023ec <send_UART>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000048 	.word	0x20000048
 800161c:	0800c3b4 	.word	0x0800c3b4

08001620 <proc_s_cmd>:

void proc_s_cmd(char* message)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

	unsigned int k_values;

	if(message[1] == '\r')
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3301      	adds	r3, #1
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b0d      	cmp	r3, #13
 8001630:	d10d      	bne.n	800164e <proc_s_cmd+0x2e>
	{
		software = false;
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <proc_s_cmd+0x6c>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
		MX_ADC3_Init();
 8001638:	f7ff f9da 	bl	80009f0 <MX_ADC3_Init>
		config_sample();
 800163c:	f000 faa6 	bl	8001b8c <config_sample>
		HAL_ADC_Start_IT(&hadc3);
 8001640:	4813      	ldr	r0, [pc, #76]	; (8001690 <proc_s_cmd+0x70>)
 8001642:	f001 f891 	bl	8002768 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001646:	4813      	ldr	r0, [pc, #76]	; (8001694 <proc_s_cmd+0x74>)
 8001648:	f003 fa4c 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
	}
	else
		send_UART("Invalid Filter instruction syntax.");

}
 800164c:	e01a      	b.n	8001684 <proc_s_cmd+0x64>
	else if(sscanf((char*)message, "S %x", &k_values) == 1)
 800164e:	f107 030c 	add.w	r3, r7, #12
 8001652:	461a      	mov	r2, r3
 8001654:	4910      	ldr	r1, [pc, #64]	; (8001698 <proc_s_cmd+0x78>)
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f006 fa02 	bl	8007a60 <siscanf>
 800165c:	4603      	mov	r3, r0
 800165e:	2b01      	cmp	r3, #1
 8001660:	d10d      	bne.n	800167e <proc_s_cmd+0x5e>
		software = false;
 8001662:	4b0a      	ldr	r3, [pc, #40]	; (800168c <proc_s_cmd+0x6c>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
		MX_ADC3_Init();
 8001668:	f7ff f9c2 	bl	80009f0 <MX_ADC3_Init>
		config_sample();
 800166c:	f000 fa8e 	bl	8001b8c <config_sample>
		HAL_ADC_Start_IT(&hadc3);
 8001670:	4807      	ldr	r0, [pc, #28]	; (8001690 <proc_s_cmd+0x70>)
 8001672:	f001 f879 	bl	8002768 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <proc_s_cmd+0x74>)
 8001678:	f003 fa34 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
}
 800167c:	e002      	b.n	8001684 <proc_s_cmd+0x64>
		send_UART("Invalid Filter instruction syntax.");
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <proc_s_cmd+0x7c>)
 8001680:	f000 feb4 	bl	80023ec <send_UART>
}
 8001684:	bf00      	nop
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	2000026d 	.word	0x2000026d
 8001690:	20000274 	.word	0x20000274
 8001694:	200109c8 	.word	0x200109c8
 8001698:	0800c3d8 	.word	0x0800c3d8
 800169c:	0800c3b4 	.word	0x0800c3b4

080016a0 <proc_st_cmd>:

void proc_st_cmd(char* message)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	if(message[2] == '\r')
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3302      	adds	r3, #2
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b0d      	cmp	r3, #13
 80016b0:	d106      	bne.n	80016c0 <proc_st_cmd+0x20>
	{
		HAL_ADC_Stop_IT(&hadc3);
 80016b2:	4807      	ldr	r0, [pc, #28]	; (80016d0 <proc_st_cmd+0x30>)
 80016b4:	f001 f930 	bl	8002918 <HAL_ADC_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim1);
 80016b8:	4806      	ldr	r0, [pc, #24]	; (80016d4 <proc_st_cmd+0x34>)
 80016ba:	f003 fa8b 	bl	8004bd4 <HAL_TIM_Base_Stop_IT>
	}
	else
		send_UART("Invalid Sample Stop instruction syntax.");
}
 80016be:	e002      	b.n	80016c6 <proc_st_cmd+0x26>
		send_UART("Invalid Sample Stop instruction syntax.");
 80016c0:	4805      	ldr	r0, [pc, #20]	; (80016d8 <proc_st_cmd+0x38>)
 80016c2:	f000 fe93 	bl	80023ec <send_UART>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000274 	.word	0x20000274
 80016d4:	200109c8 	.word	0x200109c8
 80016d8:	0800c3e0 	.word	0x0800c3e0

080016dc <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 80016dc:	b480      	push	{r7}
 80016de:	b087      	sub	sp, #28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 || addr_r > 0xFFFF || length < 0 || length > 0xFF)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016ee:	d202      	bcs.n	80016f6 <memory_read+0x1a>
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2bff      	cmp	r3, #255	; 0xff
 80016f4:	d901      	bls.n	80016fa <memory_read+0x1e>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e01b      	b.n	8001732 <memory_read+0x56>

	if((0x10000 - addr_r) < length)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	429a      	cmp	r2, r3
 8001704:	d901      	bls.n	800170a <memory_read+0x2e>
		return false;
 8001706:	2300      	movs	r3, #0
 8001708:	e013      	b.n	8001732 <memory_read+0x56>

	for(int i = 0; i < length; i++)
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	e00b      	b.n	8001728 <memory_read+0x4c>
	{
		data[i] = memory[addr_r++];
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	60fa      	str	r2, [r7, #12]
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	6879      	ldr	r1, [r7, #4]
 800171a:	440a      	add	r2, r1
 800171c:	4908      	ldr	r1, [pc, #32]	; (8001740 <memory_read+0x64>)
 800171e:	5ccb      	ldrb	r3, [r1, r3]
 8001720:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	429a      	cmp	r2, r3
 800172e:	d8ef      	bhi.n	8001710 <memory_read+0x34>
	}

	return true;
 8001730:	2301      	movs	r3, #1
}
 8001732:	4618      	mov	r0, r3
 8001734:	371c      	adds	r7, #28
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	200007b8 	.word	0x200007b8

08001744 <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 8001744:	b480      	push	{r7}
 8001746:	b087      	sub	sp, #28
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
	if(addr < 0 || addr > 0xFFFF || length < 0 || length > 0xFF || data < 0 || data > 0xFF)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001756:	d208      	bcs.n	800176a <memory_write+0x26>
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	2bff      	cmp	r3, #255	; 0xff
 800175c:	d805      	bhi.n	800176a <memory_write+0x26>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	db02      	blt.n	800176a <memory_write+0x26>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2bff      	cmp	r3, #255	; 0xff
 8001768:	dd01      	ble.n	800176e <memory_write+0x2a>
		return false;
 800176a:	2300      	movs	r3, #0
 800176c:	e019      	b.n	80017a2 <memory_write+0x5e>

	if((0x10000 - addr) < length)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	429a      	cmp	r2, r3
 8001778:	d901      	bls.n	800177e <memory_write+0x3a>
		return false;
 800177a:	2300      	movs	r3, #0
 800177c:	e011      	b.n	80017a2 <memory_write+0x5e>

	for(int i = 0; i < length; i++)
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	e009      	b.n	8001798 <memory_write+0x54>
	{
		memory[addr++] = data;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	60fa      	str	r2, [r7, #12]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	b2d1      	uxtb	r1, r2
 800178e:	4a08      	ldr	r2, [pc, #32]	; (80017b0 <memory_write+0x6c>)
 8001790:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	429a      	cmp	r2, r3
 800179e:	d8f1      	bhi.n	8001784 <memory_write+0x40>
	}

	return true;
 80017a0:	2301      	movs	r3, #1
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	200007b8 	.word	0x200007b8

080017b4 <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08e      	sub	sp, #56	; 0x38
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d009      	beq.n	80017d8 <make_pin_input+0x24>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d806      	bhi.n	80017d8 <make_pin_input+0x24>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <make_pin_input+0x24>
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d6:	d301      	bcc.n	80017dc <make_pin_input+0x28>
		return false;
 80017d8:	2300      	movs	r3, #0
 80017da:	e07f      	b.n	80018dc <make_pin_input+0x128>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b05      	subs	r3, #5
 80017e0:	2b06      	cmp	r3, #6
 80017e2:	d85f      	bhi.n	80018a4 <make_pin_input+0xf0>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <make_pin_input+0x38>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	08001809 	.word	0x08001809
 80017f0:	080018a5 	.word	0x080018a5
 80017f4:	08001823 	.word	0x08001823
 80017f8:	0800183d 	.word	0x0800183d
 80017fc:	08001857 	.word	0x08001857
 8001800:	08001871 	.word	0x08001871
 8001804:	0800188b 	.word	0x0800188b

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001808:	4b36      	ldr	r3, [pc, #216]	; (80018e4 <make_pin_input+0x130>)
 800180a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180c:	4a35      	ldr	r2, [pc, #212]	; (80018e4 <make_pin_input+0x130>)
 800180e:	f043 0310 	orr.w	r3, r3, #16
 8001812:	6313      	str	r3, [r2, #48]	; 0x30
 8001814:	4b33      	ldr	r3, [pc, #204]	; (80018e4 <make_pin_input+0x130>)
 8001816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001818:	f003 0310 	and.w	r3, r3, #16
 800181c:	623b      	str	r3, [r7, #32]
 800181e:	6a3b      	ldr	r3, [r7, #32]
 8001820:	e040      	b.n	80018a4 <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8001822:	4b30      	ldr	r3, [pc, #192]	; (80018e4 <make_pin_input+0x130>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a2f      	ldr	r2, [pc, #188]	; (80018e4 <make_pin_input+0x130>)
 8001828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <make_pin_input+0x130>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	e033      	b.n	80018a4 <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 800183c:	4b29      	ldr	r3, [pc, #164]	; (80018e4 <make_pin_input+0x130>)
 800183e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001840:	4a28      	ldr	r2, [pc, #160]	; (80018e4 <make_pin_input+0x130>)
 8001842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001846:	6313      	str	r3, [r2, #48]	; 0x30
 8001848:	4b26      	ldr	r3, [pc, #152]	; (80018e4 <make_pin_input+0x130>)
 800184a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001850:	61bb      	str	r3, [r7, #24]
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	e026      	b.n	80018a4 <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8001856:	4b23      	ldr	r3, [pc, #140]	; (80018e4 <make_pin_input+0x130>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	4a22      	ldr	r2, [pc, #136]	; (80018e4 <make_pin_input+0x130>)
 800185c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001860:	6313      	str	r3, [r2, #48]	; 0x30
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <make_pin_input+0x130>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	e019      	b.n	80018a4 <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <make_pin_input+0x130>)
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	4a1b      	ldr	r2, [pc, #108]	; (80018e4 <make_pin_input+0x130>)
 8001876:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800187a:	6313      	str	r3, [r2, #48]	; 0x30
 800187c:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <make_pin_input+0x130>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	e00c      	b.n	80018a4 <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 800188a:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <make_pin_input+0x130>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a15      	ldr	r2, [pc, #84]	; (80018e4 <make_pin_input+0x130>)
 8001890:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <make_pin_input+0x130>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80018b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	2300      	movs	r3, #0
 80018be:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <make_pin_input+0x134>)
 80018c8:	4413      	add	r3, r2
 80018ca:	029b      	lsls	r3, r3, #10
 80018cc:	461a      	mov	r2, r3
 80018ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4610      	mov	r0, r2
 80018d6:	f001 fd8d 	bl	80033f4 <HAL_GPIO_Init>

	return true;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3738      	adds	r7, #56	; 0x38
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40023800 	.word	0x40023800
 80018e8:	0010007f 	.word	0x0010007f

080018ec <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08e      	sub	sp, #56	; 0x38
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d009      	beq.n	8001910 <make_pin_output+0x24>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d806      	bhi.n	8001910 <make_pin_output+0x24>
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <make_pin_output+0x24>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800190e:	d301      	bcc.n	8001914 <make_pin_output+0x28>
		return false;
 8001910:	2300      	movs	r3, #0
 8001912:	e081      	b.n	8001a18 <make_pin_output+0x12c>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3b05      	subs	r3, #5
 8001918:	2b06      	cmp	r3, #6
 800191a:	d85f      	bhi.n	80019dc <make_pin_output+0xf0>
 800191c:	a201      	add	r2, pc, #4	; (adr r2, 8001924 <make_pin_output+0x38>)
 800191e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001922:	bf00      	nop
 8001924:	08001941 	.word	0x08001941
 8001928:	080019dd 	.word	0x080019dd
 800192c:	0800195b 	.word	0x0800195b
 8001930:	08001975 	.word	0x08001975
 8001934:	0800198f 	.word	0x0800198f
 8001938:	080019a9 	.word	0x080019a9
 800193c:	080019c3 	.word	0x080019c3

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001940:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <make_pin_output+0x134>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	4a36      	ldr	r2, [pc, #216]	; (8001a20 <make_pin_output+0x134>)
 8001946:	f043 0310 	orr.w	r3, r3, #16
 800194a:	6313      	str	r3, [r2, #48]	; 0x30
 800194c:	4b34      	ldr	r3, [pc, #208]	; (8001a20 <make_pin_output+0x134>)
 800194e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001950:	f003 0310 	and.w	r3, r3, #16
 8001954:	623b      	str	r3, [r7, #32]
 8001956:	6a3b      	ldr	r3, [r7, #32]
 8001958:	e040      	b.n	80019dc <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 800195a:	4b31      	ldr	r3, [pc, #196]	; (8001a20 <make_pin_output+0x134>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a30      	ldr	r2, [pc, #192]	; (8001a20 <make_pin_output+0x134>)
 8001960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <make_pin_output+0x134>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	e033      	b.n	80019dc <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8001974:	4b2a      	ldr	r3, [pc, #168]	; (8001a20 <make_pin_output+0x134>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	4a29      	ldr	r2, [pc, #164]	; (8001a20 <make_pin_output+0x134>)
 800197a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800197e:	6313      	str	r3, [r2, #48]	; 0x30
 8001980:	4b27      	ldr	r3, [pc, #156]	; (8001a20 <make_pin_output+0x134>)
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001988:	61bb      	str	r3, [r7, #24]
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	e026      	b.n	80019dc <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 800198e:	4b24      	ldr	r3, [pc, #144]	; (8001a20 <make_pin_output+0x134>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a23      	ldr	r2, [pc, #140]	; (8001a20 <make_pin_output+0x134>)
 8001994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b21      	ldr	r3, [pc, #132]	; (8001a20 <make_pin_output+0x134>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	e019      	b.n	80019dc <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <make_pin_output+0x134>)
 80019aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ac:	4a1c      	ldr	r2, [pc, #112]	; (8001a20 <make_pin_output+0x134>)
 80019ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019b2:	6313      	str	r3, [r2, #48]	; 0x30
 80019b4:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <make_pin_output+0x134>)
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	e00c      	b.n	80019dc <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <make_pin_output+0x134>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a16      	ldr	r2, [pc, #88]	; (8001a20 <make_pin_output+0x134>)
 80019c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <make_pin_output+0x134>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80019ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	633b      	str	r3, [r7, #48]	; 0x30

	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <make_pin_output+0x138>)
 8001a04:	4413      	add	r3, r2
 8001a06:	029b      	lsls	r3, r3, #10
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4610      	mov	r0, r2
 8001a12:	f001 fcef 	bl	80033f4 <HAL_GPIO_Init>

	return true;
 8001a16:	2301      	movs	r3, #1
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3738      	adds	r7, #56	; 0x38
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40023800 	.word	0x40023800
 8001a24:	0010007f 	.word	0x0010007f

08001a28 <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8001a28:	b590      	push	{r4, r7, lr}
 8001a2a:	b089      	sub	sp, #36	; 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d009      	beq.n	8001a4e <read_dig_input+0x26>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d806      	bhi.n	8001a4e <read_dig_input+0x26>
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <read_dig_input+0x26>
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a4c:	d301      	bcc.n	8001a52 <read_dig_input+0x2a>
		return false;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e02d      	b.n	8001aae <read_dig_input+0x86>

	int mask = 1;
 8001a52:	2301      	movs	r3, #1
 8001a54:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	e024      	b.n	8001aa6 <read_dig_input+0x7e>
	{
		if(pin_setting & mask)
 8001a5c:	69fa      	ldr	r2, [r7, #28]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	4013      	ands	r3, r2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d014      	beq.n	8001a90 <read_dig_input+0x68>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <read_dig_input+0x90>)
 8001a6a:	4413      	add	r3, r2
 8001a6c:	029b      	lsls	r3, r3, #10
 8001a6e:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8001a70:	2201      	movs	r2, #1
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	827b      	strh	r3, [r7, #18]

			pin_values[pin] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	18d4      	adds	r4, r2, r3
 8001a80:	8a7b      	ldrh	r3, [r7, #18]
 8001a82:	4619      	mov	r1, r3
 8001a84:	6978      	ldr	r0, [r7, #20]
 8001a86:	f001 fe61 	bl	800374c <HAL_GPIO_ReadPin>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	7023      	strb	r3, [r4, #0]
 8001a8e:	e004      	b.n	8001a9a <read_dig_input+0x72>
		}
		else
			pin_values[pin] = GPIO_PIN_RESET;
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	2b0f      	cmp	r3, #15
 8001aaa:	ddd7      	ble.n	8001a5c <read_dig_input+0x34>
	}

	return true;
 8001aac:	2301      	movs	r3, #1
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd90      	pop	{r4, r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	0010007f 	.word	0x0010007f

08001abc <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF || pin_values < 0 || pin_values > 0xFFFF)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00d      	beq.n	8001aea <write_dig_output+0x2e>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d80a      	bhi.n	8001aea <write_dig_output+0x2e>
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <write_dig_output+0x2e>
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae0:	d203      	bcs.n	8001aea <write_dig_output+0x2e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae8:	d301      	bcc.n	8001aee <write_dig_output+0x32>
		return false;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e02a      	b.n	8001b44 <write_dig_output+0x88>

	int mask = 1;
 8001aee:	2301      	movs	r3, #1
 8001af0:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	e021      	b.n	8001b3c <write_dig_output+0x80>
	{
		if(pin_setting & mask)
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d016      	beq.n	8001b30 <write_dig_output+0x74>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <write_dig_output+0x90>)
 8001b06:	4413      	add	r3, r2
 8001b08:	029b      	lsls	r3, r3, #10
 8001b0a:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	827b      	strh	r3, [r7, #18]
			GPIO_PinState PinState = (pin_values & mask) >> pin;
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	401a      	ands	r2, r3
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b22:	747b      	strb	r3, [r7, #17]

			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState);
 8001b24:	7c7a      	ldrb	r2, [r7, #17]
 8001b26:	8a7b      	ldrh	r3, [r7, #18]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	6978      	ldr	r0, [r7, #20]
 8001b2c:	f001 fe26 	bl	800377c <HAL_GPIO_WritePin>
		}
		mask <<= 1;
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61bb      	str	r3, [r7, #24]
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	ddda      	ble.n	8001af8 <write_dig_output+0x3c>
	}

	return true;
 8001b42:	2301      	movs	r3, #1
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	0010007f 	.word	0x0010007f

08001b50 <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x0F)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b0f      	cmp	r3, #15
 8001b5e:	d901      	bls.n	8001b64 <analog_read+0x14>
		return false;
 8001b60:	2300      	movs	r3, #0
 8001b62:	e00d      	b.n	8001b80 <analog_read+0x30>

	software = true;
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <analog_read+0x38>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
	MX_ADC3_Init();
 8001b6a:	f7fe ff41 	bl	80009f0 <MX_ADC3_Init>
	config_ADC(addr3);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff f818 	bl	8000ba4 <config_ADC>
	*value = read_ADC();
 8001b74:	f7ff f834 	bl	8000be0 <read_ADC>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	601a      	str	r2, [r3, #0]

	return true;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	2000026d 	.word	0x2000026d

08001b8c <config_sample>:

void config_sample()
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
	config_ADC(sp_config.addr3);
 8001b90:	4b03      	ldr	r3, [pc, #12]	; (8001ba0 <config_sample+0x14>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff f805 	bl	8000ba4 <config_ADC>

}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000048 	.word	0x20000048

08001ba4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bba:	4b29      	ldr	r3, [pc, #164]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a28      	ldr	r2, [pc, #160]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bc0:	f043 0320 	orr.w	r3, r3, #32
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b26      	ldr	r3, [pc, #152]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd2:	4b23      	ldr	r3, [pc, #140]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a22      	ldr	r2, [pc, #136]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bd8:	f043 0304 	orr.w	r3, r3, #4
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b20      	ldr	r3, [pc, #128]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	4b1d      	ldr	r3, [pc, #116]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a1c      	ldr	r2, [pc, #112]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	4b17      	ldr	r3, [pc, #92]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a16      	ldr	r2, [pc, #88]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	607b      	str	r3, [r7, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1a:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	4a10      	ldr	r2, [pc, #64]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c20:	f043 0308 	orr.w	r3, r3, #8
 8001c24:	6313      	str	r3, [r2, #48]	; 0x30
 8001c26:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_GPIO_Init+0xbc>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	f003 0308 	and.w	r3, r3, #8
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	2101      	movs	r1, #1
 8001c36:	480b      	ldr	r0, [pc, #44]	; (8001c64 <MX_GPIO_Init+0xc0>)
 8001c38:	f001 fda0 	bl	800377c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c40:	2301      	movs	r3, #1
 8001c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	4804      	ldr	r0, [pc, #16]	; (8001c64 <MX_GPIO_Init+0xc0>)
 8001c54:	f001 fbce 	bl	80033f4 <HAL_GPIO_Init>

}
 8001c58:	bf00      	nop
 8001c5a:	3728      	adds	r7, #40	; 0x28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020400 	.word	0x40020400

08001c68 <is_GPIO_pin_free>:

/* USER CODE BEGIN 2 */

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
	//	ADC3

	if(port_addr == 1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d107      	bne.n	8001c88 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x600F)
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	f246 030f 	movw	r3, #24591	; 0x600f
 8001c7e:	4013      	ands	r3, r2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <is_GPIO_pin_free+0x20>
			return false;
 8001c84:	2300      	movs	r3, #0
 8001c86:	e028      	b.n	8001cda <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	d106      	bne.n	8001c9c <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <is_GPIO_pin_free+0x34>
			return false;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e01e      	b.n	8001cda <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d106      	bne.n	8001cb0 <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <is_GPIO_pin_free+0x48>
			return false;
 8001cac:	2300      	movs	r3, #0
 8001cae:	e014      	b.n	8001cda <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d106      	bne.n	8001cc4 <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <is_GPIO_pin_free+0x5c>
			return false;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e00a      	b.n	8001cda <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d106      	bne.n	8001cd8 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <is_GPIO_pin_free+0x70>
			return false;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e000      	b.n	8001cda <is_GPIO_pin_free+0x72>

	return true;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <blink_LED>:

void blink_LED()
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001cec:	2101      	movs	r1, #1
 8001cee:	4806      	ldr	r0, [pc, #24]	; (8001d08 <blink_LED+0x20>)
 8001cf0:	f001 fd5d 	bl	80037ae <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8001cf4:	20c8      	movs	r0, #200	; 0xc8
 8001cf6:	f000 fccf 	bl	8002698 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <blink_LED+0x20>)
 8001cfe:	f001 fd56 	bl	80037ae <HAL_GPIO_TogglePin>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40020400 	.word	0x40020400

08001d0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b0c2      	sub	sp, #264	; 0x108
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d12:	f000 fc64 	bl	80025de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d16:	f000 f83d 	bl	8001d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d1a:	f7ff ff43 	bl	8001ba4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001d1e:	f000 fa85 	bl	800222c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001d22:	f000 f9f1 	bl	8002108 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8001d26:	2201      	movs	r2, #1
 8001d28:	4916      	ldr	r1, [pc, #88]	; (8001d84 <main+0x78>)
 8001d2a:	4817      	ldr	r0, [pc, #92]	; (8001d88 <main+0x7c>)
 8001d2c:	f003 fd14 	bl	8005758 <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 8001d30:	4816      	ldr	r0, [pc, #88]	; (8001d8c <main+0x80>)
 8001d32:	f000 fb5b 	bl	80023ec <send_UART>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8001d36:	f000 fb29 	bl	800238c <has_message_from_UART>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0fa      	beq.n	8001d36 <main+0x2a>
	  {
		  blink_LED();
 8001d40:	f7ff ffd2 	bl	8001ce8 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	4618      	mov	r0, r3
 8001d48:	f000 fb7a 	bl	8002440 <read_UART>

		  unsigned char cmd = check_command((char*) message);
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe ff9c 	bl	8000c8c <check_command>
 8001d54:	4603      	mov	r3, r0
 8001d56:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 8001d5a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001d5e:	4a0c      	ldr	r2, [pc, #48]	; (8001d90 <main+0x84>)
 8001d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d64:	1d3a      	adds	r2, r7, #4
 8001d66:	4610      	mov	r0, r2
 8001d68:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 8001d6a:	bf00      	nop
 8001d6c:	f000 fb1a 	bl	80023a4 <is_transmitting_to_UART>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1fa      	bne.n	8001d6c <main+0x60>

		  reset_UART();
 8001d76:	f000 fb21 	bl	80023bc <reset_UART>
		  send_UART(PROMPT);
 8001d7a:	4804      	ldr	r0, [pc, #16]	; (8001d8c <main+0x80>)
 8001d7c:	f000 fb36 	bl	80023ec <send_UART>
	  if(has_message_from_UART())
 8001d80:	e7d9      	b.n	8001d36 <main+0x2a>
 8001d82:	bf00      	nop
 8001d84:	200006b8 	.word	0x200006b8
 8001d88:	20010a14 	.word	0x20010a14
 8001d8c:	0800c408 	.word	0x0800c408
 8001d90:	20000000 	.word	0x20000000

08001d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b094      	sub	sp, #80	; 0x50
 8001d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	2234      	movs	r2, #52	; 0x34
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f004 ffe6 	bl	8006d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da8:	f107 0308 	add.w	r3, r7, #8
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db8:	4b2c      	ldr	r3, [pc, #176]	; (8001e6c <SystemClock_Config+0xd8>)
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	4a2b      	ldr	r2, [pc, #172]	; (8001e6c <SystemClock_Config+0xd8>)
 8001dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc4:	4b29      	ldr	r3, [pc, #164]	; (8001e6c <SystemClock_Config+0xd8>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dcc:	607b      	str	r3, [r7, #4]
 8001dce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001dd0:	4b27      	ldr	r3, [pc, #156]	; (8001e70 <SystemClock_Config+0xdc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001dd8:	4a25      	ldr	r2, [pc, #148]	; (8001e70 <SystemClock_Config+0xdc>)
 8001dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <SystemClock_Config+0xdc>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001de8:	603b      	str	r3, [r7, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dec:	2302      	movs	r3, #2
 8001dee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df0:	2301      	movs	r3, #1
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001df4:	2310      	movs	r3, #16
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e00:	2308      	movs	r3, #8
 8001e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001e04:	2360      	movs	r3, #96	; 0x60
 8001e06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e10:	2302      	movs	r3, #2
 8001e12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f001 fd33 	bl	8003884 <HAL_RCC_OscConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e24:	f000 f826 	bl	8001e74 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e28:	f001 fcdc 	bl	80037e4 <HAL_PWREx_EnableOverDrive>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001e32:	f000 f81f 	bl	8001e74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e36:	230f      	movs	r3, #15
 8001e38:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e4c:	f107 0308 	add.w	r3, r7, #8
 8001e50:	2103      	movs	r1, #3
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 ffc4 	bl	8003de0 <HAL_RCC_ClockConfig>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001e5e:	f000 f809 	bl	8001e74 <Error_Handler>
  }
}
 8001e62:	bf00      	nop
 8001e64:	3750      	adds	r7, #80	; 0x50
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40007000 	.word	0x40007000

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <Error_Handler+0x8>
	...

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e90:	6413      	str	r3, [r2, #64]	; 0x40
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_MspInit+0x44>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	4a08      	ldr	r2, [pc, #32]	; (8001ec4 <HAL_MspInit+0x44>)
 8001ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_MspInit+0x44>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ecc:	e7fe      	b.n	8001ecc <NMI_Handler+0x4>

08001ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <MemManage_Handler+0x4>

08001eda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ede:	e7fe      	b.n	8001ede <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f14:	f000 fba0 	bl	8002658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <ADC_IRQHandler+0x10>)
 8001f22:	f000 fd37 	bl	8002994 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000274 	.word	0x20000274

08001f30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f36:	f002 fe7c 	bl	8004c32 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200109c8 	.word	0x200109c8

08001f44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <USART3_IRQHandler+0x10>)
 8001f4a:	f003 fc53 	bl	80057f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20010a14 	.word	0x20010a14

08001f58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
	return 1;
 8001f5c:	2301      	movs	r3, #1
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_kill>:

int _kill(int pid, int sig)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f72:	f004 fed5 	bl	8006d20 <__errno>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2216      	movs	r2, #22
 8001f7a:	601a      	str	r2, [r3, #0]
	return -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <_exit>:

void _exit (int status)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f90:	f04f 31ff 	mov.w	r1, #4294967295
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ffe7 	bl	8001f68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f9a:	e7fe      	b.n	8001f9a <_exit+0x12>

08001f9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	e00a      	b.n	8001fc4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fae:	f3af 8000 	nop.w
 8001fb2:	4601      	mov	r1, r0
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	60ba      	str	r2, [r7, #8]
 8001fba:	b2ca      	uxtb	r2, r1
 8001fbc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dbf0      	blt.n	8001fae <_read+0x12>
	}

return len;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e009      	b.n	8001ffc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	60ba      	str	r2, [r7, #8]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	429a      	cmp	r2, r3
 8002002:	dbf1      	blt.n	8001fe8 <_write+0x12>
	}
	return len;
 8002004:	687b      	ldr	r3, [r7, #4]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <_close>:

int _close(int file)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
	return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002036:	605a      	str	r2, [r3, #4]
	return 0;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_isatty>:

int _isatty(int file)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
	return 1;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
	return 0;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002080:	4a14      	ldr	r2, [pc, #80]	; (80020d4 <_sbrk+0x5c>)
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <_sbrk+0x60>)
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <_sbrk+0x64>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d102      	bne.n	800209a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <_sbrk+0x64>)
 8002096:	4a12      	ldr	r2, [pc, #72]	; (80020e0 <_sbrk+0x68>)
 8002098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <_sbrk+0x64>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d207      	bcs.n	80020b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020a8:	f004 fe3a 	bl	8006d20 <__errno>
 80020ac:	4603      	mov	r3, r0
 80020ae:	220c      	movs	r2, #12
 80020b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
 80020b6:	e009      	b.n	80020cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020b8:	4b08      	ldr	r3, [pc, #32]	; (80020dc <_sbrk+0x64>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020be:	4b07      	ldr	r3, [pc, #28]	; (80020dc <_sbrk+0x64>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	4a05      	ldr	r2, [pc, #20]	; (80020dc <_sbrk+0x64>)
 80020c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ca:	68fb      	ldr	r3, [r7, #12]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20080000 	.word	0x20080000
 80020d8:	00000400 	.word	0x00000400
 80020dc:	20000260 	.word	0x20000260
 80020e0:	20010ab0 	.word	0x20010ab0

080020e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <SystemInit+0x20>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	4a05      	ldr	r2, [pc, #20]	; (8002104 <SystemInit+0x20>)
 80020f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08c      	sub	sp, #48	; 0x30
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800210e:	f107 0320 	add.w	r3, r7, #32
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800212c:	463b      	mov	r3, r7
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002136:	4b28      	ldr	r3, [pc, #160]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002138:	4a28      	ldr	r2, [pc, #160]	; (80021dc <MX_TIM1_Init+0xd4>)
 800213a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9600;
 800213c:	4b26      	ldr	r3, [pc, #152]	; (80021d8 <MX_TIM1_Init+0xd0>)
 800213e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002142:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800214a:	4b23      	ldr	r3, [pc, #140]	; (80021d8 <MX_TIM1_Init+0xd0>)
 800214c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002150:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002154:	2200      	movs	r2, #0
 8002156:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <MX_TIM1_Init+0xd0>)
 800215a:	2200      	movs	r2, #0
 800215c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215e:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002164:	481c      	ldr	r0, [pc, #112]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002166:	f002 fc65 	bl	8004a34 <HAL_TIM_Base_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002170:	f7ff fe80 	bl	8001e74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002178:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800217a:	f107 0320 	add.w	r3, r7, #32
 800217e:	4619      	mov	r1, r3
 8002180:	4815      	ldr	r0, [pc, #84]	; (80021d8 <MX_TIM1_Init+0xd0>)
 8002182:	f002 fe75 	bl	8004e70 <HAL_TIM_ConfigClockSource>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800218c:	f7ff fe72 	bl	8001e74 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002194:	2310      	movs	r3, #16
 8002196:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002198:	f107 030c 	add.w	r3, r7, #12
 800219c:	4619      	mov	r1, r3
 800219e:	480e      	ldr	r0, [pc, #56]	; (80021d8 <MX_TIM1_Init+0xd0>)
 80021a0:	f002 ff30 	bl	8005004 <HAL_TIM_SlaveConfigSynchro>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80021aa:	f7ff fe63 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80021ae:	2320      	movs	r3, #32
 80021b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021ba:	463b      	mov	r3, r7
 80021bc:	4619      	mov	r1, r3
 80021be:	4806      	ldr	r0, [pc, #24]	; (80021d8 <MX_TIM1_Init+0xd0>)
 80021c0:	f003 f962 	bl	8005488 <HAL_TIMEx_MasterConfigSynchronization>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80021ca:	f7ff fe53 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	3730      	adds	r7, #48	; 0x30
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200109c8 	.word	0x200109c8
 80021dc:	40010000 	.word	0x40010000

080021e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a0d      	ldr	r2, [pc, #52]	; (8002224 <HAL_TIM_Base_MspInit+0x44>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d113      	bne.n	800221a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021f2:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <HAL_TIM_Base_MspInit+0x48>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f6:	4a0c      	ldr	r2, [pc, #48]	; (8002228 <HAL_TIM_Base_MspInit+0x48>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6453      	str	r3, [r2, #68]	; 0x44
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_TIM_Base_MspInit+0x48>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	2019      	movs	r0, #25
 8002210:	f001 f827 	bl	8003262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002214:	2019      	movs	r0, #25
 8002216:	f001 f840 	bl	800329a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800221a:	bf00      	nop
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40010000 	.word	0x40010000
 8002228:	40023800 	.word	0x40023800

0800222c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <MX_USART3_UART_Init+0x74>)
 8002232:	2200      	movs	r2, #0
 8002234:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8002236:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <MX_USART3_UART_Init+0x78>)
 8002238:	2200      	movs	r2, #0
 800223a:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 800223c:	4b1a      	ldr	r3, [pc, #104]	; (80022a8 <MX_USART3_UART_Init+0x7c>)
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 8002242:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <MX_USART3_UART_Init+0x80>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <MX_USART3_UART_Init+0x84>)
 800224a:	220d      	movs	r2, #13
 800224c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800224e:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002250:	4a19      	ldr	r2, [pc, #100]	; (80022b8 <MX_USART3_UART_Init+0x8c>)
 8002252:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002254:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002256:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800225a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800225c:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002262:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002264:	2200      	movs	r2, #0
 8002266:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 800226a:	2200      	movs	r2, #0
 800226c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800226e:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002270:	220c      	movs	r2, #12
 8002272:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002274:	4b0f      	ldr	r3, [pc, #60]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002276:	2200      	movs	r2, #0
 8002278:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800227a:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 800227c:	2200      	movs	r2, #0
 800227e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002282:	2200      	movs	r2, #0
 8002284:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 8002288:	2200      	movs	r2, #0
 800228a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800228c:	4809      	ldr	r0, [pc, #36]	; (80022b4 <MX_USART3_UART_Init+0x88>)
 800228e:	f003 f9a7 	bl	80055e0 <HAL_UART_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 8002298:	f7ff fdec 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200107bc 	.word	0x200107bc
 80022a4:	200109c0 	.word	0x200109c0
 80022a8:	200107b8 	.word	0x200107b8
 80022ac:	200109c4 	.word	0x200109c4
 80022b0:	200107c0 	.word	0x200107c0
 80022b4:	20010a14 	.word	0x20010a14
 80022b8:	40004800 	.word	0x40004800

080022bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b0ae      	sub	sp, #184	; 0xb8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2290      	movs	r2, #144	; 0x90
 80022da:	2100      	movs	r1, #0
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 fd49 	bl	8006d74 <memset>
  if(uartHandle->Instance==USART3)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a26      	ldr	r2, [pc, #152]	; (8002380 <HAL_UART_MspInit+0xc4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d144      	bne.n	8002376 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022f0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022f2:	2300      	movs	r3, #0
 80022f4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f6:	f107 0314 	add.w	r3, r7, #20
 80022fa:	4618      	mov	r0, r3
 80022fc:	f001 ff72 	bl	80041e4 <HAL_RCCEx_PeriphCLKConfig>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002306:	f7ff fdb5 	bl	8001e74 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800230a:	4b1e      	ldr	r3, [pc, #120]	; (8002384 <HAL_UART_MspInit+0xc8>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a1d      	ldr	r2, [pc, #116]	; (8002384 <HAL_UART_MspInit+0xc8>)
 8002310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b1b      	ldr	r3, [pc, #108]	; (8002384 <HAL_UART_MspInit+0xc8>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002322:	4b18      	ldr	r3, [pc, #96]	; (8002384 <HAL_UART_MspInit+0xc8>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	4a17      	ldr	r2, [pc, #92]	; (8002384 <HAL_UART_MspInit+0xc8>)
 8002328:	f043 0308 	orr.w	r3, r3, #8
 800232c:	6313      	str	r3, [r2, #48]	; 0x30
 800232e:	4b15      	ldr	r3, [pc, #84]	; (8002384 <HAL_UART_MspInit+0xc8>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800233a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800233e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002354:	2307      	movs	r3, #7
 8002356:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800235a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800235e:	4619      	mov	r1, r3
 8002360:	4809      	ldr	r0, [pc, #36]	; (8002388 <HAL_UART_MspInit+0xcc>)
 8002362:	f001 f847 	bl	80033f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	2100      	movs	r1, #0
 800236a:	2027      	movs	r0, #39	; 0x27
 800236c:	f000 ff79 	bl	8003262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002370:	2027      	movs	r0, #39	; 0x27
 8002372:	f000 ff92 	bl	800329a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002376:	bf00      	nop
 8002378:	37b8      	adds	r7, #184	; 0xb8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40004800 	.word	0x40004800
 8002384:	40023800 	.word	0x40023800
 8002388:	40020c00 	.word	0x40020c00

0800238c <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
	return flagCPP;
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <has_message_from_UART+0x14>)
 8002392:	781b      	ldrb	r3, [r3, #0]
}
 8002394:	4618      	mov	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	200107bc 	.word	0x200107bc

080023a4 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
	return flagCPE;
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <is_transmitting_to_UART+0x14>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	200109c0 	.word	0x200109c0

080023bc <reset_UART>:

void reset_UART()
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 80023c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023c4:	2100      	movs	r1, #0
 80023c6:	4806      	ldr	r0, [pc, #24]	; (80023e0 <reset_UART+0x24>)
 80023c8:	f004 fcd4 	bl	8006d74 <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 80023cc:	2201      	movs	r2, #1
 80023ce:	4904      	ldr	r1, [pc, #16]	; (80023e0 <reset_UART+0x24>)
 80023d0:	4804      	ldr	r0, [pc, #16]	; (80023e4 <reset_UART+0x28>)
 80023d2:	f003 f9c1 	bl	8005758 <HAL_UART_Receive_IT>
	flagCPP = false;
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <reset_UART+0x2c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	701a      	strb	r2, [r3, #0]
}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	200006b8 	.word	0x200006b8
 80023e4:	20010a14 	.word	0x20010a14
 80023e8:	200107bc 	.word	0x200107bc

080023ec <send_UART>:

void send_UART(const char* msg_to_send)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 80023f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	480d      	ldr	r0, [pc, #52]	; (8002430 <send_UART+0x44>)
 80023fc:	f005 fbb3 	bl	8007b66 <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 8002400:	480b      	ldr	r0, [pc, #44]	; (8002430 <send_UART+0x44>)
 8002402:	f7fd ff27 	bl	8000254 <strlen>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <send_UART+0x44>)
 800240c:	4413      	add	r3, r2
 800240e:	4909      	ldr	r1, [pc, #36]	; (8002434 <send_UART+0x48>)
 8002410:	461a      	mov	r2, r3
 8002412:	460b      	mov	r3, r1
 8002414:	881b      	ldrh	r3, [r3, #0]
 8002416:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <send_UART+0x4c>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 800241e:	2201      	movs	r2, #1
 8002420:	4903      	ldr	r1, [pc, #12]	; (8002430 <send_UART+0x44>)
 8002422:	4806      	ldr	r0, [pc, #24]	; (800243c <send_UART+0x50>)
 8002424:	f003 f92a 	bl	800567c <HAL_UART_Transmit_IT>
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200107c0 	.word	0x200107c0
 8002434:	0800c40c 	.word	0x0800c40c
 8002438:	200109c0 	.word	0x200109c0
 800243c:	20010a14 	.word	0x20010a14

08002440 <read_UART>:

void read_UART(char* msg_to_read)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8002448:	f44f 7280 	mov.w	r2, #256	; 0x100
 800244c:	4903      	ldr	r1, [pc, #12]	; (800245c <read_UART+0x1c>)
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f005 fb89 	bl	8007b66 <strncpy>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	200006b8 	.word	0x200006b8

08002460 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 8002468:	4b27      	ldr	r3, [pc, #156]	; (8002508 <HAL_UART_RxCpltCallback+0xa8>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d146      	bne.n	80024fe <HAL_UART_RxCpltCallback+0x9e>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r') //		CARRIAGE RETURN
 8002470:	4b26      	ldr	r3, [pc, #152]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a26      	ldr	r2, [pc, #152]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 8002476:	5cd3      	ldrb	r3, [r2, r3]
 8002478:	2b0d      	cmp	r3, #13
 800247a:	d106      	bne.n	800248a <HAL_UART_RxCpltCallback+0x2a>
	{
		UART_RX_index = 0;
 800247c:	4b23      	ldr	r3, [pc, #140]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 8002482:	4b21      	ldr	r3, [pc, #132]	; (8002508 <HAL_UART_RxCpltCallback+0xa8>)
 8002484:	2201      	movs	r2, #1
 8002486:	701a      	strb	r2, [r3, #0]
 8002488:	e03a      	b.n	8002500 <HAL_UART_RxCpltCallback+0xa0>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 800248a:	4b20      	ldr	r3, [pc, #128]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a20      	ldr	r2, [pc, #128]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 8002490:	5cd3      	ldrb	r3, [r2, r3]
 8002492:	2b08      	cmp	r3, #8
 8002494:	d10e      	bne.n	80024b4 <HAL_UART_RxCpltCallback+0x54>
		{
			if(UART_RX_index == 0)
 8002496:	4b1d      	ldr	r3, [pc, #116]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d105      	bne.n	80024aa <HAL_UART_RxCpltCallback+0x4a>
				UART_RX_index--;
 800249e:	4b1b      	ldr	r3, [pc, #108]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	4a19      	ldr	r2, [pc, #100]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	e004      	b.n	80024b4 <HAL_UART_RxCpltCallback+0x54>
			else
				UART_RX_index -= 2;
 80024aa:	4b18      	ldr	r3, [pc, #96]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	3b02      	subs	r3, #2
 80024b0:	4a16      	ldr	r2, [pc, #88]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024b2:	6013      	str	r3, [r2, #0]
		}

		if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 80024b4:	4b15      	ldr	r3, [pc, #84]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a15      	ldr	r2, [pc, #84]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 80024ba:	5cd3      	ldrb	r3, [r2, r3]
 80024bc:	2b1b      	cmp	r3, #27
 80024be:	d103      	bne.n	80024c8 <HAL_UART_RxCpltCallback+0x68>
			UART_RX_index = -1;
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024c2:	f04f 32ff 	mov.w	r2, #4294967295
 80024c6:	601a      	str	r2, [r3, #0]

		if(UART_RX_buffer[UART_RX_index] == '$') //		$
 80024c8:	4b10      	ldr	r3, [pc, #64]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a10      	ldr	r2, [pc, #64]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 80024ce:	5cd3      	ldrb	r3, [r2, r3]
 80024d0:	2b24      	cmp	r3, #36	; 0x24
 80024d2:	d105      	bne.n	80024e0 <HAL_UART_RxCpltCallback+0x80>
		{
			UART_RX_index = 0;
 80024d4:	4b0d      	ldr	r3, [pc, #52]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 80024da:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 80024dc:	2224      	movs	r2, #36	; 0x24
 80024de:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	4a09      	ldr	r2, [pc, #36]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b08      	ldr	r3, [pc, #32]	; (800250c <HAL_UART_RxCpltCallback+0xac>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a08      	ldr	r2, [pc, #32]	; (8002510 <HAL_UART_RxCpltCallback+0xb0>)
 80024f0:	4413      	add	r3, r2
 80024f2:	2201      	movs	r2, #1
 80024f4:	4619      	mov	r1, r3
 80024f6:	4807      	ldr	r0, [pc, #28]	; (8002514 <HAL_UART_RxCpltCallback+0xb4>)
 80024f8:	f003 f92e 	bl	8005758 <HAL_UART_Receive_IT>
 80024fc:	e000      	b.n	8002500 <HAL_UART_RxCpltCallback+0xa0>
		return;
 80024fe:	bf00      	nop
	}
}
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200107bc 	.word	0x200107bc
 800250c:	200107b8 	.word	0x200107b8
 8002510:	200006b8 	.word	0x200006b8
 8002514:	20010a14 	.word	0x20010a14

08002518 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8002520:	4b16      	ldr	r3, [pc, #88]	; (800257c <HAL_UART_TxCpltCallback+0x64>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	f083 0301 	eor.w	r3, r3, #1
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d122      	bne.n	8002574 <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 800252e:	4b14      	ldr	r3, [pc, #80]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a14      	ldr	r2, [pc, #80]	; (8002584 <HAL_UART_TxCpltCallback+0x6c>)
 8002534:	5cd3      	ldrb	r3, [r2, r3]
 8002536:	2b0d      	cmp	r3, #13
 8002538:	d10d      	bne.n	8002556 <HAL_UART_TxCpltCallback+0x3e>
 800253a:	4b11      	ldr	r3, [pc, #68]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	3b01      	subs	r3, #1
 8002540:	4a10      	ldr	r2, [pc, #64]	; (8002584 <HAL_UART_TxCpltCallback+0x6c>)
 8002542:	5cd3      	ldrb	r3, [r2, r3]
 8002544:	2b0a      	cmp	r3, #10
 8002546:	d006      	beq.n	8002556 <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8002548:	4b0d      	ldr	r3, [pc, #52]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 800254e:	4b0b      	ldr	r3, [pc, #44]	; (800257c <HAL_UART_TxCpltCallback+0x64>)
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]
 8002554:	e00f      	b.n	8002576 <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8002556:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	3301      	adds	r3, #1
 800255c:	4a08      	ldr	r2, [pc, #32]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	4b07      	ldr	r3, [pc, #28]	; (8002580 <HAL_UART_TxCpltCallback+0x68>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a07      	ldr	r2, [pc, #28]	; (8002584 <HAL_UART_TxCpltCallback+0x6c>)
 8002566:	4413      	add	r3, r2
 8002568:	2201      	movs	r2, #1
 800256a:	4619      	mov	r1, r3
 800256c:	4806      	ldr	r0, [pc, #24]	; (8002588 <HAL_UART_TxCpltCallback+0x70>)
 800256e:	f003 f885 	bl	800567c <HAL_UART_Transmit_IT>
 8002572:	e000      	b.n	8002576 <HAL_UART_TxCpltCallback+0x5e>
		return;
 8002574:	bf00      	nop
}
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	200109c0 	.word	0x200109c0
 8002580:	200109c4 	.word	0x200109c4
 8002584:	200107c0 	.word	0x200107c0
 8002588:	20010a14 	.word	0x20010a14

0800258c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800258c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002590:	480d      	ldr	r0, [pc, #52]	; (80025c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002592:	490e      	ldr	r1, [pc, #56]	; (80025cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002594:	4a0e      	ldr	r2, [pc, #56]	; (80025d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002598:	e002      	b.n	80025a0 <LoopCopyDataInit>

0800259a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800259c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259e:	3304      	adds	r3, #4

080025a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a4:	d3f9      	bcc.n	800259a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a6:	4a0b      	ldr	r2, [pc, #44]	; (80025d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025a8:	4c0b      	ldr	r4, [pc, #44]	; (80025d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025ac:	e001      	b.n	80025b2 <LoopFillZerobss>

080025ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b0:	3204      	adds	r2, #4

080025b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b4:	d3fb      	bcc.n	80025ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025b6:	f7ff fd95 	bl	80020e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ba:	f004 fbb7 	bl	8006d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025be:	f7ff fba5 	bl	8001d0c <main>
  bx  lr    
 80025c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025c4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80025c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025cc:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 80025d0:	0800c90c 	.word	0x0800c90c
  ldr r2, =_sbss
 80025d4:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 80025d8:	20010aac 	.word	0x20010aac

080025dc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025dc:	e7fe      	b.n	80025dc <CAN1_RX0_IRQHandler>

080025de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025e2:	2003      	movs	r0, #3
 80025e4:	f000 fe32 	bl	800324c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025e8:	2000      	movs	r0, #0
 80025ea:	f000 f805 	bl	80025f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025ee:	f7ff fc47 	bl	8001e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <HAL_InitTick+0x54>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_InitTick+0x58>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	4619      	mov	r1, r3
 800260a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800260e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002612:	fbb2 f3f3 	udiv	r3, r2, r3
 8002616:	4618      	mov	r0, r3
 8002618:	f000 fe4d 	bl	80032b6 <HAL_SYSTICK_Config>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e00e      	b.n	8002644 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b0f      	cmp	r3, #15
 800262a:	d80a      	bhi.n	8002642 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800262c:	2200      	movs	r2, #0
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	f04f 30ff 	mov.w	r0, #4294967295
 8002634:	f000 fe15 	bl	8003262 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002638:	4a06      	ldr	r2, [pc, #24]	; (8002654 <HAL_InitTick+0x5c>)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
 8002640:	e000      	b.n	8002644 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	2000005c 	.word	0x2000005c
 8002650:	20000064 	.word	0x20000064
 8002654:	20000060 	.word	0x20000060

08002658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_IncTick+0x20>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	461a      	mov	r2, r3
 8002662:	4b06      	ldr	r3, [pc, #24]	; (800267c <HAL_IncTick+0x24>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4413      	add	r3, r2
 8002668:	4a04      	ldr	r2, [pc, #16]	; (800267c <HAL_IncTick+0x24>)
 800266a:	6013      	str	r3, [r2, #0]
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000064 	.word	0x20000064
 800267c:	20010a98 	.word	0x20010a98

08002680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return uwTick;
 8002684:	4b03      	ldr	r3, [pc, #12]	; (8002694 <HAL_GetTick+0x14>)
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	20010a98 	.word	0x20010a98

08002698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026a0:	f7ff ffee 	bl	8002680 <HAL_GetTick>
 80026a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b0:	d005      	beq.n	80026be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026b2:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <HAL_Delay+0x44>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4413      	add	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026be:	bf00      	nop
 80026c0:	f7ff ffde 	bl	8002680 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d8f7      	bhi.n	80026c0 <HAL_Delay+0x28>
  {
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000064 	.word	0x20000064

080026e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e031      	b.n	800275a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d109      	bne.n	8002712 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe f9d4 	bl	8000aac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 0310 	and.w	r3, r3, #16
 800271a:	2b00      	cmp	r3, #0
 800271c:	d116      	bne.n	800274c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <HAL_ADC_Init+0x84>)
 8002724:	4013      	ands	r3, r2
 8002726:	f043 0202 	orr.w	r2, r3, #2
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 fbb8 	bl	8002ea4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	f043 0201 	orr.w	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	641a      	str	r2, [r3, #64]	; 0x40
 800274a:	e001      	b.n	8002750 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002758:	7bfb      	ldrb	r3, [r7, #15]
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	ffffeefd 	.word	0xffffeefd

08002768 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_ADC_Start_IT+0x1a>
 800277e:	2302      	movs	r3, #2
 8002780:	e0b5      	b.n	80028ee <HAL_ADC_Start_IT+0x186>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	d018      	beq.n	80027ca <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80027a8:	4b54      	ldr	r3, [pc, #336]	; (80028fc <HAL_ADC_Start_IT+0x194>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a54      	ldr	r2, [pc, #336]	; (8002900 <HAL_ADC_Start_IT+0x198>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0c9a      	lsrs	r2, r3, #18
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80027bc:	e002      	b.n	80027c4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f9      	bne.n	80027be <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d17d      	bne.n	80028d4 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027dc:	4b49      	ldr	r3, [pc, #292]	; (8002904 <HAL_ADC_Start_IT+0x19c>)
 80027de:	4013      	ands	r3, r2
 80027e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d007      	beq.n	8002806 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800280e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002812:	d106      	bne.n	8002822 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002818:	f023 0206 	bic.w	r2, r3, #6
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	645a      	str	r2, [r3, #68]	; 0x44
 8002820:	e002      	b.n	8002828 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002838:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6859      	ldr	r1, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b30      	ldr	r3, [pc, #192]	; (8002908 <HAL_ADC_Start_IT+0x1a0>)
 8002846:	430b      	orrs	r3, r1
 8002848:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800284a:	4b30      	ldr	r3, [pc, #192]	; (800290c <HAL_ADC_Start_IT+0x1a4>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 031f 	and.w	r3, r3, #31
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d143      	bne.n	80028ec <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	e03a      	b.n	80028ec <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a25      	ldr	r2, [pc, #148]	; (8002910 <HAL_ADC_Start_IT+0x1a8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d10e      	bne.n	800289e <HAL_ADC_Start_IT+0x136>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d107      	bne.n	800289e <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800289c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800289e:	4b1b      	ldr	r3, [pc, #108]	; (800290c <HAL_ADC_Start_IT+0x1a4>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d120      	bne.n	80028ec <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a19      	ldr	r2, [pc, #100]	; (8002914 <HAL_ADC_Start_IT+0x1ac>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d11b      	bne.n	80028ec <HAL_ADC_Start_IT+0x184>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d114      	bne.n	80028ec <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028d0:	609a      	str	r2, [r3, #8]
 80028d2:	e00b      	b.n	80028ec <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	f043 0210 	orr.w	r2, r3, #16
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e4:	f043 0201 	orr.w	r2, r3, #1
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	2000005c 	.word	0x2000005c
 8002900:	431bde83 	.word	0x431bde83
 8002904:	fffff8fe 	.word	0xfffff8fe
 8002908:	04000020 	.word	0x04000020
 800290c:	40012300 	.word	0x40012300
 8002910:	40012000 	.word	0x40012000
 8002914:	40012200 	.word	0x40012200

08002918 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <HAL_ADC_Stop_IT+0x16>
 800292a:	2302      	movs	r3, #2
 800292c:	e027      	b.n	800297e <HAL_ADC_Stop_IT+0x66>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 0201 	bic.w	r2, r2, #1
 8002944:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d10f      	bne.n	8002974 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6859      	ldr	r1, [r3, #4]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_ADC_Stop_IT+0x74>)
 8002960:	400b      	ands	r3, r1
 8002962:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002968:	4b09      	ldr	r3, [pc, #36]	; (8002990 <HAL_ADC_Stop_IT+0x78>)
 800296a:	4013      	ands	r3, r2
 800296c:	f043 0201 	orr.w	r2, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	fbffffdf 	.word	0xfbffffdf
 8002990:	ffffeefe 	.word	0xffffeefe

08002994 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	2300      	movs	r3, #0
 80029a2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f003 0320 	and.w	r3, r3, #32
 80029c2:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d049      	beq.n	8002a5e <HAL_ADC_IRQHandler+0xca>
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d046      	beq.n	8002a5e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	f003 0310 	and.w	r3, r3, #16
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d105      	bne.n	80029e8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d12b      	bne.n	8002a4e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d127      	bne.n	8002a4e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a04:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d006      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d119      	bne.n	8002a4e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0220 	bic.w	r2, r2, #32
 8002a28:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d105      	bne.n	8002a4e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f043 0201 	orr.w	r2, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7fe f8e6 	bl	8000c20 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0212 	mvn.w	r2, #18
 8002a5c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d057      	beq.n	8002b24 <HAL_ADC_IRQHandler+0x190>
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d054      	beq.n	8002b24 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d105      	bne.n	8002a92 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d139      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d12b      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d124      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d11d      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d119      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002aee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f043 0201 	orr.w	r2, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 fabf 	bl	8003098 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f06f 020c 	mvn.w	r2, #12
 8002b22:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b32:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d017      	beq.n	8002b6a <HAL_ADC_IRQHandler+0x1d6>
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d014      	beq.n	8002b6a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d10d      	bne.n	8002b6a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f837 	bl	8002bce <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0201 	mvn.w	r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f003 0320 	and.w	r3, r3, #32
 8002b70:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b78:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <HAL_ADC_IRQHandler+0x218>
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d012      	beq.n	8002bac <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	f043 0202 	orr.w	r2, r3, #2
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f06f 0220 	mvn.w	r2, #32
 8002b9a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f820 	bl	8002be2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f06f 0220 	mvn.w	r2, #32
 8002baa:	601a      	str	r2, [r3, #0]
  }
}
 8002bac:	bf00      	nop
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr

08002bce <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002bea:	bf00      	nop
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x1c>
 8002c10:	2302      	movs	r3, #2
 8002c12:	e136      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x28a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b09      	cmp	r3, #9
 8002c22:	d93a      	bls.n	8002c9a <HAL_ADC_ConfigChannel+0xa2>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c2c:	d035      	beq.n	8002c9a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68d9      	ldr	r1, [r3, #12]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	3b1e      	subs	r3, #30
 8002c44:	2207      	movs	r2, #7
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	400a      	ands	r2, r1
 8002c52:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a8d      	ldr	r2, [pc, #564]	; (8002e90 <HAL_ADC_ConfigChannel+0x298>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d10a      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68d9      	ldr	r1, [r3, #12]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	061a      	lsls	r2, r3, #24
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c72:	e035      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4618      	mov	r0, r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4403      	add	r3, r0
 8002c8c:	3b1e      	subs	r3, #30
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c98:	e022      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6919      	ldr	r1, [r3, #16]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	2207      	movs	r2, #7
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	400a      	ands	r2, r1
 8002cbc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6919      	ldr	r1, [r3, #16]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4403      	add	r3, r0
 8002cd6:	409a      	lsls	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b06      	cmp	r3, #6
 8002ce6:	d824      	bhi.n	8002d32 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3b05      	subs	r3, #5
 8002cfa:	221f      	movs	r2, #31
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43da      	mvns	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	400a      	ands	r2, r1
 8002d08:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	4618      	mov	r0, r3
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3b05      	subs	r3, #5
 8002d24:	fa00 f203 	lsl.w	r2, r0, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	635a      	str	r2, [r3, #52]	; 0x34
 8002d30:	e04c      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d824      	bhi.n	8002d84 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b23      	subs	r3, #35	; 0x23
 8002d4c:	221f      	movs	r2, #31
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43da      	mvns	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	400a      	ands	r2, r1
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	3b23      	subs	r3, #35	; 0x23
 8002d76:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	631a      	str	r2, [r3, #48]	; 0x30
 8002d82:	e023      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	3b41      	subs	r3, #65	; 0x41
 8002d96:	221f      	movs	r2, #31
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43da      	mvns	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	400a      	ands	r2, r1
 8002da4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	4618      	mov	r0, r3
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3b41      	subs	r3, #65	; 0x41
 8002dc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a30      	ldr	r2, [pc, #192]	; (8002e94 <HAL_ADC_ConfigChannel+0x29c>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d10a      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x1f4>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002dde:	d105      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002de0:	4b2d      	ldr	r3, [pc, #180]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4a2c      	ldr	r2, [pc, #176]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002de6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002dea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a28      	ldr	r2, [pc, #160]	; (8002e94 <HAL_ADC_ConfigChannel+0x29c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d10f      	bne.n	8002e16 <HAL_ADC_ConfigChannel+0x21e>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b12      	cmp	r3, #18
 8002dfc:	d10b      	bne.n	8002e16 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002dfe:	4b26      	ldr	r3, [pc, #152]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	4a25      	ldr	r2, [pc, #148]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e04:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e08:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e0a:	4b23      	ldr	r3, [pc, #140]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a22      	ldr	r2, [pc, #136]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e14:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1e      	ldr	r2, [pc, #120]	; (8002e94 <HAL_ADC_ConfigChannel+0x29c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d12b      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x280>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_ADC_ConfigChannel+0x298>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d003      	beq.n	8002e32 <HAL_ADC_ConfigChannel+0x23a>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2b11      	cmp	r3, #17
 8002e30:	d122      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002e32:	4b19      	ldr	r3, [pc, #100]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	4a18      	ldr	r2, [pc, #96]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e38:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002e3c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e3e:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	4a15      	ldr	r2, [pc, #84]	; (8002e98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e48:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a10      	ldr	r2, [pc, #64]	; (8002e90 <HAL_ADC_ConfigChannel+0x298>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d111      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e54:	4b11      	ldr	r3, [pc, #68]	; (8002e9c <HAL_ADC_ConfigChannel+0x2a4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a11      	ldr	r2, [pc, #68]	; (8002ea0 <HAL_ADC_ConfigChannel+0x2a8>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	0c9a      	lsrs	r2, r3, #18
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e6a:	e002      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f9      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	10000012 	.word	0x10000012
 8002e94:	40012000 	.word	0x40012000
 8002e98:	40012300 	.word	0x40012300
 8002e9c:	2000005c 	.word	0x2000005c
 8002ea0:	431bde83 	.word	0x431bde83

08002ea4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002eac:	4b78      	ldr	r3, [pc, #480]	; (8003090 <ADC_Init+0x1ec>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	4a77      	ldr	r2, [pc, #476]	; (8003090 <ADC_Init+0x1ec>)
 8002eb2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002eb6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002eb8:	4b75      	ldr	r3, [pc, #468]	; (8003090 <ADC_Init+0x1ec>)
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	4973      	ldr	r1, [pc, #460]	; (8003090 <ADC_Init+0x1ec>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ed4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	6859      	ldr	r1, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	021a      	lsls	r2, r3, #8
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ef8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6899      	ldr	r1, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68da      	ldr	r2, [r3, #12]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f32:	4a58      	ldr	r2, [pc, #352]	; (8003094 <ADC_Init+0x1f0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d022      	beq.n	8002f7e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6899      	ldr	r1, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6899      	ldr	r1, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	e00f      	b.n	8002f9e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0202 	bic.w	r2, r2, #2
 8002fac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6899      	ldr	r1, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	005a      	lsls	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d01b      	beq.n	8003004 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002fea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6859      	ldr	r1, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	035a      	lsls	r2, r3, #13
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	e007      	b.n	8003014 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003012:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003022:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	3b01      	subs	r3, #1
 8003030:	051a      	lsls	r2, r3, #20
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	430a      	orrs	r2, r1
 8003038:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003056:	025a      	lsls	r2, r3, #9
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800306e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6899      	ldr	r1, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	029a      	lsls	r2, r3, #10
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	430a      	orrs	r2, r1
 8003082:	609a      	str	r2, [r3, #8]
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	40012300 	.word	0x40012300
 8003094:	0f000001 	.word	0x0f000001

08003098 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030bc:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <__NVIC_SetPriorityGrouping+0x40>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030c8:	4013      	ands	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <__NVIC_SetPriorityGrouping+0x44>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030da:	4a04      	ldr	r2, [pc, #16]	; (80030ec <__NVIC_SetPriorityGrouping+0x40>)
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	60d3      	str	r3, [r2, #12]
}
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	e000ed00 	.word	0xe000ed00
 80030f0:	05fa0000 	.word	0x05fa0000

080030f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <__NVIC_GetPriorityGrouping+0x18>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	0a1b      	lsrs	r3, r3, #8
 80030fe:	f003 0307 	and.w	r3, r3, #7
}
 8003102:	4618      	mov	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	2b00      	cmp	r3, #0
 8003120:	db0b      	blt.n	800313a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	f003 021f 	and.w	r2, r3, #31
 8003128:	4907      	ldr	r1, [pc, #28]	; (8003148 <__NVIC_EnableIRQ+0x38>)
 800312a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	2001      	movs	r0, #1
 8003132:	fa00 f202 	lsl.w	r2, r0, r2
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	e000e100 	.word	0xe000e100

0800314c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	6039      	str	r1, [r7, #0]
 8003156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315c:	2b00      	cmp	r3, #0
 800315e:	db0a      	blt.n	8003176 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	b2da      	uxtb	r2, r3
 8003164:	490c      	ldr	r1, [pc, #48]	; (8003198 <__NVIC_SetPriority+0x4c>)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	0112      	lsls	r2, r2, #4
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	440b      	add	r3, r1
 8003170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003174:	e00a      	b.n	800318c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4908      	ldr	r1, [pc, #32]	; (800319c <__NVIC_SetPriority+0x50>)
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	3b04      	subs	r3, #4
 8003184:	0112      	lsls	r2, r2, #4
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	440b      	add	r3, r1
 800318a:	761a      	strb	r2, [r3, #24]
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr
 8003198:	e000e100 	.word	0xe000e100
 800319c:	e000ed00 	.word	0xe000ed00

080031a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b089      	sub	sp, #36	; 0x24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f1c3 0307 	rsb	r3, r3, #7
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	bf28      	it	cs
 80031be:	2304      	movcs	r3, #4
 80031c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	3304      	adds	r3, #4
 80031c6:	2b06      	cmp	r3, #6
 80031c8:	d902      	bls.n	80031d0 <NVIC_EncodePriority+0x30>
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	3b03      	subs	r3, #3
 80031ce:	e000      	b.n	80031d2 <NVIC_EncodePriority+0x32>
 80031d0:	2300      	movs	r3, #0
 80031d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d4:	f04f 32ff 	mov.w	r2, #4294967295
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43da      	mvns	r2, r3
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	401a      	ands	r2, r3
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031e8:	f04f 31ff 	mov.w	r1, #4294967295
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	fa01 f303 	lsl.w	r3, r1, r3
 80031f2:	43d9      	mvns	r1, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f8:	4313      	orrs	r3, r2
         );
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3724      	adds	r7, #36	; 0x24
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
	...

08003208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3b01      	subs	r3, #1
 8003214:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003218:	d301      	bcc.n	800321e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800321a:	2301      	movs	r3, #1
 800321c:	e00f      	b.n	800323e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800321e:	4a0a      	ldr	r2, [pc, #40]	; (8003248 <SysTick_Config+0x40>)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3b01      	subs	r3, #1
 8003224:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003226:	210f      	movs	r1, #15
 8003228:	f04f 30ff 	mov.w	r0, #4294967295
 800322c:	f7ff ff8e 	bl	800314c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003230:	4b05      	ldr	r3, [pc, #20]	; (8003248 <SysTick_Config+0x40>)
 8003232:	2200      	movs	r2, #0
 8003234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003236:	4b04      	ldr	r3, [pc, #16]	; (8003248 <SysTick_Config+0x40>)
 8003238:	2207      	movs	r2, #7
 800323a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	e000e010 	.word	0xe000e010

0800324c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7ff ff29 	bl	80030ac <__NVIC_SetPriorityGrouping>
}
 800325a:	bf00      	nop
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003262:	b580      	push	{r7, lr}
 8003264:	b086      	sub	sp, #24
 8003266:	af00      	add	r7, sp, #0
 8003268:	4603      	mov	r3, r0
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	607a      	str	r2, [r7, #4]
 800326e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003270:	2300      	movs	r3, #0
 8003272:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003274:	f7ff ff3e 	bl	80030f4 <__NVIC_GetPriorityGrouping>
 8003278:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	68b9      	ldr	r1, [r7, #8]
 800327e:	6978      	ldr	r0, [r7, #20]
 8003280:	f7ff ff8e 	bl	80031a0 <NVIC_EncodePriority>
 8003284:	4602      	mov	r2, r0
 8003286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800328a:	4611      	mov	r1, r2
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff ff5d 	bl	800314c <__NVIC_SetPriority>
}
 8003292:	bf00      	nop
 8003294:	3718      	adds	r7, #24
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	4603      	mov	r3, r0
 80032a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff ff31 	bl	8003110 <__NVIC_EnableIRQ>
}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff ffa2 	bl	8003208 <SysTick_Config>
 80032c4:	4603      	mov	r3, r0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032da:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032dc:	f7ff f9d0 	bl	8002680 <HAL_GetTick>
 80032e0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d008      	beq.n	8003300 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2280      	movs	r2, #128	; 0x80
 80032f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e052      	b.n	80033a6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0216 	bic.w	r2, r2, #22
 800330e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800331e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	2b00      	cmp	r3, #0
 8003326:	d103      	bne.n	8003330 <HAL_DMA_Abort+0x62>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332c:	2b00      	cmp	r3, #0
 800332e:	d007      	beq.n	8003340 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0208 	bic.w	r2, r2, #8
 800333e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0201 	bic.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003350:	e013      	b.n	800337a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003352:	f7ff f995 	bl	8002680 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b05      	cmp	r3, #5
 800335e:	d90c      	bls.n	800337a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2203      	movs	r2, #3
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e015      	b.n	80033a6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1e4      	bne.n	8003352 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338c:	223f      	movs	r2, #63	; 0x3f
 800338e:	409a      	lsls	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d004      	beq.n	80033cc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2280      	movs	r2, #128	; 0x80
 80033c6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e00c      	b.n	80033e6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2205      	movs	r2, #5
 80033d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	; 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80033fe:	2300      	movs	r3, #0
 8003400:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003406:	2300      	movs	r3, #0
 8003408:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	e175      	b.n	8003700 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003414:	2201      	movs	r2, #1
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4013      	ands	r3, r2
 8003426:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	429a      	cmp	r2, r3
 800342e:	f040 8164 	bne.w	80036fa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	2b01      	cmp	r3, #1
 800343c:	d005      	beq.n	800344a <HAL_GPIO_Init+0x56>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d130      	bne.n	80034ac <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	2203      	movs	r2, #3
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43db      	mvns	r3, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4013      	ands	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003480:	2201      	movs	r2, #1
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	091b      	lsrs	r3, r3, #4
 8003496:	f003 0201 	and.w	r2, r3, #1
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f003 0303 	and.w	r3, r3, #3
 80034b4:	2b03      	cmp	r3, #3
 80034b6:	d017      	beq.n	80034e8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	2203      	movs	r2, #3
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4313      	orrs	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d123      	bne.n	800353c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	08da      	lsrs	r2, r3, #3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3208      	adds	r2, #8
 80034fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	220f      	movs	r2, #15
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	691a      	ldr	r2, [r3, #16]
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4313      	orrs	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	08da      	lsrs	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3208      	adds	r2, #8
 8003536:	69b9      	ldr	r1, [r7, #24]
 8003538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	2203      	movs	r2, #3
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43db      	mvns	r3, r3
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4013      	ands	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 0203 	and.w	r2, r3, #3
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	4313      	orrs	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 80be 	beq.w	80036fa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357e:	4b66      	ldr	r3, [pc, #408]	; (8003718 <HAL_GPIO_Init+0x324>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	4a65      	ldr	r2, [pc, #404]	; (8003718 <HAL_GPIO_Init+0x324>)
 8003584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003588:	6453      	str	r3, [r2, #68]	; 0x44
 800358a:	4b63      	ldr	r3, [pc, #396]	; (8003718 <HAL_GPIO_Init+0x324>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003596:	4a61      	ldr	r2, [pc, #388]	; (800371c <HAL_GPIO_Init+0x328>)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a58      	ldr	r2, [pc, #352]	; (8003720 <HAL_GPIO_Init+0x32c>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d037      	beq.n	8003632 <HAL_GPIO_Init+0x23e>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a57      	ldr	r2, [pc, #348]	; (8003724 <HAL_GPIO_Init+0x330>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d031      	beq.n	800362e <HAL_GPIO_Init+0x23a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a56      	ldr	r2, [pc, #344]	; (8003728 <HAL_GPIO_Init+0x334>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d02b      	beq.n	800362a <HAL_GPIO_Init+0x236>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a55      	ldr	r2, [pc, #340]	; (800372c <HAL_GPIO_Init+0x338>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d025      	beq.n	8003626 <HAL_GPIO_Init+0x232>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a54      	ldr	r2, [pc, #336]	; (8003730 <HAL_GPIO_Init+0x33c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d01f      	beq.n	8003622 <HAL_GPIO_Init+0x22e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a53      	ldr	r2, [pc, #332]	; (8003734 <HAL_GPIO_Init+0x340>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d019      	beq.n	800361e <HAL_GPIO_Init+0x22a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a52      	ldr	r2, [pc, #328]	; (8003738 <HAL_GPIO_Init+0x344>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d013      	beq.n	800361a <HAL_GPIO_Init+0x226>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a51      	ldr	r2, [pc, #324]	; (800373c <HAL_GPIO_Init+0x348>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d00d      	beq.n	8003616 <HAL_GPIO_Init+0x222>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a50      	ldr	r2, [pc, #320]	; (8003740 <HAL_GPIO_Init+0x34c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d007      	beq.n	8003612 <HAL_GPIO_Init+0x21e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a4f      	ldr	r2, [pc, #316]	; (8003744 <HAL_GPIO_Init+0x350>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d101      	bne.n	800360e <HAL_GPIO_Init+0x21a>
 800360a:	2309      	movs	r3, #9
 800360c:	e012      	b.n	8003634 <HAL_GPIO_Init+0x240>
 800360e:	230a      	movs	r3, #10
 8003610:	e010      	b.n	8003634 <HAL_GPIO_Init+0x240>
 8003612:	2308      	movs	r3, #8
 8003614:	e00e      	b.n	8003634 <HAL_GPIO_Init+0x240>
 8003616:	2307      	movs	r3, #7
 8003618:	e00c      	b.n	8003634 <HAL_GPIO_Init+0x240>
 800361a:	2306      	movs	r3, #6
 800361c:	e00a      	b.n	8003634 <HAL_GPIO_Init+0x240>
 800361e:	2305      	movs	r3, #5
 8003620:	e008      	b.n	8003634 <HAL_GPIO_Init+0x240>
 8003622:	2304      	movs	r3, #4
 8003624:	e006      	b.n	8003634 <HAL_GPIO_Init+0x240>
 8003626:	2303      	movs	r3, #3
 8003628:	e004      	b.n	8003634 <HAL_GPIO_Init+0x240>
 800362a:	2302      	movs	r3, #2
 800362c:	e002      	b.n	8003634 <HAL_GPIO_Init+0x240>
 800362e:	2301      	movs	r3, #1
 8003630:	e000      	b.n	8003634 <HAL_GPIO_Init+0x240>
 8003632:	2300      	movs	r3, #0
 8003634:	69fa      	ldr	r2, [r7, #28]
 8003636:	f002 0203 	and.w	r2, r2, #3
 800363a:	0092      	lsls	r2, r2, #2
 800363c:	4093      	lsls	r3, r2
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4313      	orrs	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003644:	4935      	ldr	r1, [pc, #212]	; (800371c <HAL_GPIO_Init+0x328>)
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	089b      	lsrs	r3, r3, #2
 800364a:	3302      	adds	r3, #2
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003652:	4b3d      	ldr	r3, [pc, #244]	; (8003748 <HAL_GPIO_Init+0x354>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	43db      	mvns	r3, r3
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	4013      	ands	r3, r2
 8003660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	4313      	orrs	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003676:	4a34      	ldr	r2, [pc, #208]	; (8003748 <HAL_GPIO_Init+0x354>)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800367c:	4b32      	ldr	r3, [pc, #200]	; (8003748 <HAL_GPIO_Init+0x354>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	43db      	mvns	r3, r3
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4013      	ands	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036a0:	4a29      	ldr	r2, [pc, #164]	; (8003748 <HAL_GPIO_Init+0x354>)
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036a6:	4b28      	ldr	r3, [pc, #160]	; (8003748 <HAL_GPIO_Init+0x354>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	43db      	mvns	r3, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4013      	ands	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ca:	4a1f      	ldr	r2, [pc, #124]	; (8003748 <HAL_GPIO_Init+0x354>)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036d0:	4b1d      	ldr	r3, [pc, #116]	; (8003748 <HAL_GPIO_Init+0x354>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	43db      	mvns	r3, r3
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	4013      	ands	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036f4:	4a14      	ldr	r2, [pc, #80]	; (8003748 <HAL_GPIO_Init+0x354>)
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	3301      	adds	r3, #1
 80036fe:	61fb      	str	r3, [r7, #28]
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	2b0f      	cmp	r3, #15
 8003704:	f67f ae86 	bls.w	8003414 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003708:	bf00      	nop
 800370a:	bf00      	nop
 800370c:	3724      	adds	r7, #36	; 0x24
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	40023800 	.word	0x40023800
 800371c:	40013800 	.word	0x40013800
 8003720:	40020000 	.word	0x40020000
 8003724:	40020400 	.word	0x40020400
 8003728:	40020800 	.word	0x40020800
 800372c:	40020c00 	.word	0x40020c00
 8003730:	40021000 	.word	0x40021000
 8003734:	40021400 	.word	0x40021400
 8003738:	40021800 	.word	0x40021800
 800373c:	40021c00 	.word	0x40021c00
 8003740:	40022000 	.word	0x40022000
 8003744:	40022400 	.word	0x40022400
 8003748:	40013c00 	.word	0x40013c00

0800374c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	887b      	ldrh	r3, [r7, #2]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d002      	beq.n	800376a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
 8003768:	e001      	b.n	800376e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800376e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3714      	adds	r7, #20
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	460b      	mov	r3, r1
 8003786:	807b      	strh	r3, [r7, #2]
 8003788:	4613      	mov	r3, r2
 800378a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800378c:	787b      	ldrb	r3, [r7, #1]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003798:	e003      	b.n	80037a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800379a:	887b      	ldrh	r3, [r7, #2]
 800379c:	041a      	lsls	r2, r3, #16
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	619a      	str	r2, [r3, #24]
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037c0:	887a      	ldrh	r2, [r7, #2]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4013      	ands	r3, r2
 80037c6:	041a      	lsls	r2, r3, #16
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	43d9      	mvns	r1, r3
 80037cc:	887b      	ldrh	r3, [r7, #2]
 80037ce:	400b      	ands	r3, r1
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	619a      	str	r2, [r3, #24]
}
 80037d6:	bf00      	nop
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
	...

080037e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80037ea:	2300      	movs	r3, #0
 80037ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80037ee:	4b23      	ldr	r3, [pc, #140]	; (800387c <HAL_PWREx_EnableOverDrive+0x98>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	4a22      	ldr	r2, [pc, #136]	; (800387c <HAL_PWREx_EnableOverDrive+0x98>)
 80037f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f8:	6413      	str	r3, [r2, #64]	; 0x40
 80037fa:	4b20      	ldr	r3, [pc, #128]	; (800387c <HAL_PWREx_EnableOverDrive+0x98>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003802:	603b      	str	r3, [r7, #0]
 8003804:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003806:	4b1e      	ldr	r3, [pc, #120]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a1d      	ldr	r2, [pc, #116]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 800380c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003810:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003812:	f7fe ff35 	bl	8002680 <HAL_GetTick>
 8003816:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003818:	e009      	b.n	800382e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800381a:	f7fe ff31 	bl	8002680 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003828:	d901      	bls.n	800382e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e022      	b.n	8003874 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800382e:	4b14      	ldr	r3, [pc, #80]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800383a:	d1ee      	bne.n	800381a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800383c:	4b10      	ldr	r3, [pc, #64]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a0f      	ldr	r2, [pc, #60]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003842:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003846:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003848:	f7fe ff1a 	bl	8002680 <HAL_GetTick>
 800384c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800384e:	e009      	b.n	8003864 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003850:	f7fe ff16 	bl	8002680 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800385e:	d901      	bls.n	8003864 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e007      	b.n	8003874 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003864:	4b06      	ldr	r3, [pc, #24]	; (8003880 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003870:	d1ee      	bne.n	8003850 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40023800 	.word	0x40023800
 8003880:	40007000 	.word	0x40007000

08003884 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800388c:	2300      	movs	r3, #0
 800388e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e29b      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8087 	beq.w	80039b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a8:	4b96      	ldr	r3, [pc, #600]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d00c      	beq.n	80038ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038b4:	4b93      	ldr	r3, [pc, #588]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 030c 	and.w	r3, r3, #12
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d112      	bne.n	80038e6 <HAL_RCC_OscConfig+0x62>
 80038c0:	4b90      	ldr	r3, [pc, #576]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038cc:	d10b      	bne.n	80038e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ce:	4b8d      	ldr	r3, [pc, #564]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d06c      	beq.n	80039b4 <HAL_RCC_OscConfig+0x130>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d168      	bne.n	80039b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e275      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x7a>
 80038f0:	4b84      	ldr	r3, [pc, #528]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a83      	ldr	r2, [pc, #524]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fa:	6013      	str	r3, [r2, #0]
 80038fc:	e02e      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x9c>
 8003906:	4b7f      	ldr	r3, [pc, #508]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7e      	ldr	r2, [pc, #504]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 800390c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b7c      	ldr	r3, [pc, #496]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a7b      	ldr	r2, [pc, #492]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e01d      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0xc0>
 800392a:	4b76      	ldr	r3, [pc, #472]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a75      	ldr	r2, [pc, #468]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b73      	ldr	r3, [pc, #460]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a72      	ldr	r2, [pc, #456]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 8003944:	4b6f      	ldr	r3, [pc, #444]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6e      	ldr	r2, [pc, #440]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 800394a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b6c      	ldr	r3, [pc, #432]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a6b      	ldr	r2, [pc, #428]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d013      	beq.n	800398c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003964:	f7fe fe8c 	bl	8002680 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396c:	f7fe fe88 	bl	8002680 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b64      	cmp	r3, #100	; 0x64
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e229      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b61      	ldr	r3, [pc, #388]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0xe8>
 800398a:	e014      	b.n	80039b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398c:	f7fe fe78 	bl	8002680 <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003994:	f7fe fe74 	bl	8002680 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e215      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	4b57      	ldr	r3, [pc, #348]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x110>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d069      	beq.n	8003a96 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039c2:	4b50      	ldr	r3, [pc, #320]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ce:	4b4d      	ldr	r3, [pc, #308]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d11c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x190>
 80039da:	4b4a      	ldr	r3, [pc, #296]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d116      	bne.n	8003a14 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	4b47      	ldr	r3, [pc, #284]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_RCC_OscConfig+0x17a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e1e9      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fe:	4b41      	ldr	r3, [pc, #260]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	493d      	ldr	r1, [pc, #244]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a12:	e040      	b.n	8003a96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d023      	beq.n	8003a64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1c:	4b39      	ldr	r3, [pc, #228]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a38      	ldr	r2, [pc, #224]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7fe fe2a 	bl	8002680 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a30:	f7fe fe26 	bl	8002680 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e1c7      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a42:	4b30      	ldr	r3, [pc, #192]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4e:	4b2d      	ldr	r3, [pc, #180]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	4929      	ldr	r1, [pc, #164]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]
 8003a62:	e018      	b.n	8003a96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a64:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a26      	ldr	r2, [pc, #152]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a6a:	f023 0301 	bic.w	r3, r3, #1
 8003a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7fe fe06 	bl	8002680 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a78:	f7fe fe02 	bl	8002680 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e1a3      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8a:	4b1e      	ldr	r3, [pc, #120]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d038      	beq.n	8003b14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d019      	beq.n	8003ade <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aaa:	4b16      	ldr	r3, [pc, #88]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aae:	4a15      	ldr	r2, [pc, #84]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab6:	f7fe fde3 	bl	8002680 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003abe:	f7fe fddf 	bl	8002680 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e180      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCC_OscConfig+0x23a>
 8003adc:	e01a      	b.n	8003b14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ade:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ae2:	4a08      	ldr	r2, [pc, #32]	; (8003b04 <HAL_RCC_OscConfig+0x280>)
 8003ae4:	f023 0301 	bic.w	r3, r3, #1
 8003ae8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aea:	f7fe fdc9 	bl	8002680 <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af0:	e00a      	b.n	8003b08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af2:	f7fe fdc5 	bl	8002680 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d903      	bls.n	8003b08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e166      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
 8003b04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b08:	4b92      	ldr	r3, [pc, #584]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1ee      	bne.n	8003af2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80a4 	beq.w	8003c6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b22:	4b8c      	ldr	r3, [pc, #560]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10d      	bne.n	8003b4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2e:	4b89      	ldr	r3, [pc, #548]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	4a88      	ldr	r2, [pc, #544]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b38:	6413      	str	r3, [r2, #64]	; 0x40
 8003b3a:	4b86      	ldr	r3, [pc, #536]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b42:	60bb      	str	r3, [r7, #8]
 8003b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b46:	2301      	movs	r3, #1
 8003b48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b4a:	4b83      	ldr	r3, [pc, #524]	; (8003d58 <HAL_RCC_OscConfig+0x4d4>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d118      	bne.n	8003b88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003b56:	4b80      	ldr	r3, [pc, #512]	; (8003d58 <HAL_RCC_OscConfig+0x4d4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7f      	ldr	r2, [pc, #508]	; (8003d58 <HAL_RCC_OscConfig+0x4d4>)
 8003b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b62:	f7fe fd8d 	bl	8002680 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b6a:	f7fe fd89 	bl	8002680 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b64      	cmp	r3, #100	; 0x64
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e12a      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b7c:	4b76      	ldr	r3, [pc, #472]	; (8003d58 <HAL_RCC_OscConfig+0x4d4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0f0      	beq.n	8003b6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d106      	bne.n	8003b9e <HAL_RCC_OscConfig+0x31a>
 8003b90:	4b70      	ldr	r3, [pc, #448]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b94:	4a6f      	ldr	r2, [pc, #444]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003b96:	f043 0301 	orr.w	r3, r3, #1
 8003b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9c:	e02d      	b.n	8003bfa <HAL_RCC_OscConfig+0x376>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x33c>
 8003ba6:	4b6b      	ldr	r3, [pc, #428]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003baa:	4a6a      	ldr	r2, [pc, #424]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8003bb2:	4b68      	ldr	r3, [pc, #416]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb6:	4a67      	ldr	r2, [pc, #412]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bb8:	f023 0304 	bic.w	r3, r3, #4
 8003bbc:	6713      	str	r3, [r2, #112]	; 0x70
 8003bbe:	e01c      	b.n	8003bfa <HAL_RCC_OscConfig+0x376>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b05      	cmp	r3, #5
 8003bc6:	d10c      	bne.n	8003be2 <HAL_RCC_OscConfig+0x35e>
 8003bc8:	4b62      	ldr	r3, [pc, #392]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	4a61      	ldr	r2, [pc, #388]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bce:	f043 0304 	orr.w	r3, r3, #4
 8003bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8003bd4:	4b5f      	ldr	r3, [pc, #380]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd8:	4a5e      	ldr	r2, [pc, #376]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	6713      	str	r3, [r2, #112]	; 0x70
 8003be0:	e00b      	b.n	8003bfa <HAL_RCC_OscConfig+0x376>
 8003be2:	4b5c      	ldr	r3, [pc, #368]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be6:	4a5b      	ldr	r2, [pc, #364]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	6713      	str	r3, [r2, #112]	; 0x70
 8003bee:	4b59      	ldr	r3, [pc, #356]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf2:	4a58      	ldr	r2, [pc, #352]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003bf4:	f023 0304 	bic.w	r3, r3, #4
 8003bf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d015      	beq.n	8003c2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c02:	f7fe fd3d 	bl	8002680 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c08:	e00a      	b.n	8003c20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c0a:	f7fe fd39 	bl	8002680 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e0d8      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c20:	4b4c      	ldr	r3, [pc, #304]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0ee      	beq.n	8003c0a <HAL_RCC_OscConfig+0x386>
 8003c2c:	e014      	b.n	8003c58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2e:	f7fe fd27 	bl	8002680 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c34:	e00a      	b.n	8003c4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c36:	f7fe fd23 	bl	8002680 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d901      	bls.n	8003c4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e0c2      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c4c:	4b41      	ldr	r3, [pc, #260]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1ee      	bne.n	8003c36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c58:	7dfb      	ldrb	r3, [r7, #23]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d105      	bne.n	8003c6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5e:	4b3d      	ldr	r3, [pc, #244]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	4a3c      	ldr	r2, [pc, #240]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 80ae 	beq.w	8003dd0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c74:	4b37      	ldr	r3, [pc, #220]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f003 030c 	and.w	r3, r3, #12
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d06d      	beq.n	8003d5c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d14b      	bne.n	8003d20 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c88:	4b32      	ldr	r3, [pc, #200]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a31      	ldr	r2, [pc, #196]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003c8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7fe fcf4 	bl	8002680 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe fcf0 	bl	8002680 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e091      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cae:	4b29      	ldr	r3, [pc, #164]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc8:	019b      	lsls	r3, r3, #6
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd0:	085b      	lsrs	r3, r3, #1
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	041b      	lsls	r3, r3, #16
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cdc:	061b      	lsls	r3, r3, #24
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce4:	071b      	lsls	r3, r3, #28
 8003ce6:	491b      	ldr	r1, [pc, #108]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cec:	4b19      	ldr	r3, [pc, #100]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a18      	ldr	r2, [pc, #96]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003cf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf8:	f7fe fcc2 	bl	8002680 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d00:	f7fe fcbe 	bl	8002680 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e05f      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d12:	4b10      	ldr	r3, [pc, #64]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d0f0      	beq.n	8003d00 <HAL_RCC_OscConfig+0x47c>
 8003d1e:	e057      	b.n	8003dd0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d20:	4b0c      	ldr	r3, [pc, #48]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fca8 	bl	8002680 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fe fca4 	bl	8002680 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e045      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d46:	4b03      	ldr	r3, [pc, #12]	; (8003d54 <HAL_RCC_OscConfig+0x4d0>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4b0>
 8003d52:	e03d      	b.n	8003dd0 <HAL_RCC_OscConfig+0x54c>
 8003d54:	40023800 	.word	0x40023800
 8003d58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003d5c:	4b1f      	ldr	r3, [pc, #124]	; (8003ddc <HAL_RCC_OscConfig+0x558>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d030      	beq.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d129      	bne.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d122      	bne.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d119      	bne.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da2:	085b      	lsrs	r3, r3, #1
 8003da4:	3b01      	subs	r3, #1
 8003da6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d10f      	bne.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d107      	bne.n	8003dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3718      	adds	r7, #24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40023800 	.word	0x40023800

08003de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e0d0      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003df8:	4b6a      	ldr	r3, [pc, #424]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d910      	bls.n	8003e28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e06:	4b67      	ldr	r3, [pc, #412]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f023 020f 	bic.w	r2, r3, #15
 8003e0e:	4965      	ldr	r1, [pc, #404]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e16:	4b63      	ldr	r3, [pc, #396]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d001      	beq.n	8003e28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e0b8      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d020      	beq.n	8003e76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d005      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e40:	4b59      	ldr	r3, [pc, #356]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	4a58      	ldr	r2, [pc, #352]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0308 	and.w	r3, r3, #8
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e58:	4b53      	ldr	r3, [pc, #332]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	4a52      	ldr	r2, [pc, #328]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e64:	4b50      	ldr	r3, [pc, #320]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	494d      	ldr	r1, [pc, #308]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d040      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d107      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8a:	4b47      	ldr	r3, [pc, #284]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d115      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e07f      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d107      	bne.n	8003eb2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea2:	4b41      	ldr	r3, [pc, #260]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d109      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e073      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eb2:	4b3d      	ldr	r3, [pc, #244]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e06b      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ec2:	4b39      	ldr	r3, [pc, #228]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f023 0203 	bic.w	r2, r3, #3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	4936      	ldr	r1, [pc, #216]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed4:	f7fe fbd4 	bl	8002680 <HAL_GetTick>
 8003ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eda:	e00a      	b.n	8003ef2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003edc:	f7fe fbd0 	bl	8002680 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e053      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef2:	4b2d      	ldr	r3, [pc, #180]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 020c 	and.w	r2, r3, #12
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d1eb      	bne.n	8003edc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f04:	4b27      	ldr	r3, [pc, #156]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d210      	bcs.n	8003f34 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f12:	4b24      	ldr	r3, [pc, #144]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f023 020f 	bic.w	r2, r3, #15
 8003f1a:	4922      	ldr	r1, [pc, #136]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b20      	ldr	r3, [pc, #128]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e032      	b.n	8003f9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0304 	and.w	r3, r3, #4
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d008      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f40:	4b19      	ldr	r3, [pc, #100]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	4916      	ldr	r1, [pc, #88]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d009      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f5e:	4b12      	ldr	r3, [pc, #72]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	490e      	ldr	r1, [pc, #56]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f72:	f000 f821 	bl	8003fb8 <HAL_RCC_GetSysClockFreq>
 8003f76:	4602      	mov	r2, r0
 8003f78:	4b0b      	ldr	r3, [pc, #44]	; (8003fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	091b      	lsrs	r3, r3, #4
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	490a      	ldr	r1, [pc, #40]	; (8003fac <HAL_RCC_ClockConfig+0x1cc>)
 8003f84:	5ccb      	ldrb	r3, [r1, r3]
 8003f86:	fa22 f303 	lsr.w	r3, r2, r3
 8003f8a:	4a09      	ldr	r2, [pc, #36]	; (8003fb0 <HAL_RCC_ClockConfig+0x1d0>)
 8003f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f8e:	4b09      	ldr	r3, [pc, #36]	; (8003fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fe fb30 	bl	80025f8 <HAL_InitTick>

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40023c00 	.word	0x40023c00
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	0800c41c 	.word	0x0800c41c
 8003fb0:	2000005c 	.word	0x2000005c
 8003fb4:	20000060 	.word	0x20000060

08003fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fb8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fbc:	b084      	sub	sp, #16
 8003fbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	607b      	str	r3, [r7, #4]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	2300      	movs	r3, #0
 8003fca:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fd0:	4b67      	ldr	r3, [pc, #412]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f003 030c 	and.w	r3, r3, #12
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d00d      	beq.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	f200 80bd 	bhi.w	800415c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <HAL_RCC_GetSysClockFreq+0x34>
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d003      	beq.n	8003ff2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fea:	e0b7      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fec:	4b61      	ldr	r3, [pc, #388]	; (8004174 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003fee:	60bb      	str	r3, [r7, #8]
      break;
 8003ff0:	e0b7      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ff2:	4b61      	ldr	r3, [pc, #388]	; (8004178 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003ff4:	60bb      	str	r3, [r7, #8]
      break;
 8003ff6:	e0b4      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ff8:	4b5d      	ldr	r3, [pc, #372]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004000:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004002:	4b5b      	ldr	r3, [pc, #364]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d04d      	beq.n	80040aa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800400e:	4b58      	ldr	r3, [pc, #352]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	099b      	lsrs	r3, r3, #6
 8004014:	461a      	mov	r2, r3
 8004016:	f04f 0300 	mov.w	r3, #0
 800401a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800401e:	f04f 0100 	mov.w	r1, #0
 8004022:	ea02 0800 	and.w	r8, r2, r0
 8004026:	ea03 0901 	and.w	r9, r3, r1
 800402a:	4640      	mov	r0, r8
 800402c:	4649      	mov	r1, r9
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	014b      	lsls	r3, r1, #5
 8004038:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800403c:	0142      	lsls	r2, r0, #5
 800403e:	4610      	mov	r0, r2
 8004040:	4619      	mov	r1, r3
 8004042:	ebb0 0008 	subs.w	r0, r0, r8
 8004046:	eb61 0109 	sbc.w	r1, r1, r9
 800404a:	f04f 0200 	mov.w	r2, #0
 800404e:	f04f 0300 	mov.w	r3, #0
 8004052:	018b      	lsls	r3, r1, #6
 8004054:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004058:	0182      	lsls	r2, r0, #6
 800405a:	1a12      	subs	r2, r2, r0
 800405c:	eb63 0301 	sbc.w	r3, r3, r1
 8004060:	f04f 0000 	mov.w	r0, #0
 8004064:	f04f 0100 	mov.w	r1, #0
 8004068:	00d9      	lsls	r1, r3, #3
 800406a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800406e:	00d0      	lsls	r0, r2, #3
 8004070:	4602      	mov	r2, r0
 8004072:	460b      	mov	r3, r1
 8004074:	eb12 0208 	adds.w	r2, r2, r8
 8004078:	eb43 0309 	adc.w	r3, r3, r9
 800407c:	f04f 0000 	mov.w	r0, #0
 8004080:	f04f 0100 	mov.w	r1, #0
 8004084:	0259      	lsls	r1, r3, #9
 8004086:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800408a:	0250      	lsls	r0, r2, #9
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4610      	mov	r0, r2
 8004092:	4619      	mov	r1, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	461a      	mov	r2, r3
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	f7fc faf4 	bl	8000688 <__aeabi_uldivmod>
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4613      	mov	r3, r2
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	e04a      	b.n	8004140 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040aa:	4b31      	ldr	r3, [pc, #196]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	099b      	lsrs	r3, r3, #6
 80040b0:	461a      	mov	r2, r3
 80040b2:	f04f 0300 	mov.w	r3, #0
 80040b6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80040ba:	f04f 0100 	mov.w	r1, #0
 80040be:	ea02 0400 	and.w	r4, r2, r0
 80040c2:	ea03 0501 	and.w	r5, r3, r1
 80040c6:	4620      	mov	r0, r4
 80040c8:	4629      	mov	r1, r5
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	014b      	lsls	r3, r1, #5
 80040d4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80040d8:	0142      	lsls	r2, r0, #5
 80040da:	4610      	mov	r0, r2
 80040dc:	4619      	mov	r1, r3
 80040de:	1b00      	subs	r0, r0, r4
 80040e0:	eb61 0105 	sbc.w	r1, r1, r5
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	018b      	lsls	r3, r1, #6
 80040ee:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80040f2:	0182      	lsls	r2, r0, #6
 80040f4:	1a12      	subs	r2, r2, r0
 80040f6:	eb63 0301 	sbc.w	r3, r3, r1
 80040fa:	f04f 0000 	mov.w	r0, #0
 80040fe:	f04f 0100 	mov.w	r1, #0
 8004102:	00d9      	lsls	r1, r3, #3
 8004104:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004108:	00d0      	lsls	r0, r2, #3
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	1912      	adds	r2, r2, r4
 8004110:	eb45 0303 	adc.w	r3, r5, r3
 8004114:	f04f 0000 	mov.w	r0, #0
 8004118:	f04f 0100 	mov.w	r1, #0
 800411c:	0299      	lsls	r1, r3, #10
 800411e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004122:	0290      	lsls	r0, r2, #10
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4610      	mov	r0, r2
 800412a:	4619      	mov	r1, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	461a      	mov	r2, r3
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	f7fc faa8 	bl	8000688 <__aeabi_uldivmod>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4613      	mov	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004140:	4b0b      	ldr	r3, [pc, #44]	; (8004170 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	0c1b      	lsrs	r3, r3, #16
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	3301      	adds	r3, #1
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	60bb      	str	r3, [r7, #8]
      break;
 800415a:	e002      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800415c:	4b05      	ldr	r3, [pc, #20]	; (8004174 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800415e:	60bb      	str	r3, [r7, #8]
      break;
 8004160:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004162:	68bb      	ldr	r3, [r7, #8]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800
 8004174:	00f42400 	.word	0x00f42400
 8004178:	007a1200 	.word	0x007a1200

0800417c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004180:	4b03      	ldr	r3, [pc, #12]	; (8004190 <HAL_RCC_GetHCLKFreq+0x14>)
 8004182:	681b      	ldr	r3, [r3, #0]
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	2000005c 	.word	0x2000005c

08004194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004198:	f7ff fff0 	bl	800417c <HAL_RCC_GetHCLKFreq>
 800419c:	4602      	mov	r2, r0
 800419e:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	0a9b      	lsrs	r3, r3, #10
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	4903      	ldr	r1, [pc, #12]	; (80041b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041aa:	5ccb      	ldrb	r3, [r1, r3]
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40023800 	.word	0x40023800
 80041b8:	0800c42c 	.word	0x0800c42c

080041bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041c0:	f7ff ffdc 	bl	800417c <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b05      	ldr	r3, [pc, #20]	; (80041dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	0b5b      	lsrs	r3, r3, #13
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4903      	ldr	r1, [pc, #12]	; (80041e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40023800 	.word	0x40023800
 80041e0:	0800c42c 	.word	0x0800c42c

080041e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b088      	sub	sp, #32
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d012      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800420c:	4b69      	ldr	r3, [pc, #420]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	4a68      	ldr	r2, [pc, #416]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004212:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004216:	6093      	str	r3, [r2, #8]
 8004218:	4b66      	ldr	r3, [pc, #408]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004220:	4964      	ldr	r1, [pc, #400]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004222:	4313      	orrs	r3, r2
 8004224:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800422e:	2301      	movs	r3, #1
 8004230:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d017      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800423e:	4b5d      	ldr	r3, [pc, #372]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004244:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424c:	4959      	ldr	r1, [pc, #356]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004258:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800425c:	d101      	bne.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800425e:	2301      	movs	r3, #1
 8004260:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d017      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800427a:	4b4e      	ldr	r3, [pc, #312]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800427c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004280:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	494a      	ldr	r1, [pc, #296]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800428a:	4313      	orrs	r3, r2
 800428c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004298:	d101      	bne.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800429a:	2301      	movs	r3, #1
 800429c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80042a6:	2301      	movs	r3, #1
 80042a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80042b6:	2301      	movs	r3, #1
 80042b8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 808b 	beq.w	80043de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042c8:	4b3a      	ldr	r3, [pc, #232]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042cc:	4a39      	ldr	r2, [pc, #228]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d2:	6413      	str	r3, [r2, #64]	; 0x40
 80042d4:	4b37      	ldr	r3, [pc, #220]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042dc:	60bb      	str	r3, [r7, #8]
 80042de:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042e0:	4b35      	ldr	r3, [pc, #212]	; (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a34      	ldr	r2, [pc, #208]	; (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ec:	f7fe f9c8 	bl	8002680 <HAL_GetTick>
 80042f0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042f2:	e008      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f4:	f7fe f9c4 	bl	8002680 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b64      	cmp	r3, #100	; 0x64
 8004300:	d901      	bls.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e38f      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004306:	4b2c      	ldr	r3, [pc, #176]	; (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0f0      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004312:	4b28      	ldr	r3, [pc, #160]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800431a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d035      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	429a      	cmp	r2, r3
 800432e:	d02e      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004330:	4b20      	ldr	r3, [pc, #128]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004338:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800433a:	4b1e      	ldr	r3, [pc, #120]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800433c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800433e:	4a1d      	ldr	r2, [pc, #116]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004344:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004346:	4b1b      	ldr	r3, [pc, #108]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434a:	4a1a      	ldr	r2, [pc, #104]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004350:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004352:	4a18      	ldr	r2, [pc, #96]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004358:	4b16      	ldr	r3, [pc, #88]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800435a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b01      	cmp	r3, #1
 8004362:	d114      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004364:	f7fe f98c 	bl	8002680 <HAL_GetTick>
 8004368:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436a:	e00a      	b.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800436c:	f7fe f988 	bl	8002680 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f241 3288 	movw	r2, #5000	; 0x1388
 800437a:	4293      	cmp	r3, r2
 800437c:	d901      	bls.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e351      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004382:	4b0c      	ldr	r3, [pc, #48]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0ee      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004396:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800439a:	d111      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800439c:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043aa:	400b      	ands	r3, r1
 80043ac:	4901      	ldr	r1, [pc, #4]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	608b      	str	r3, [r1, #8]
 80043b2:	e00b      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80043b4:	40023800 	.word	0x40023800
 80043b8:	40007000 	.word	0x40007000
 80043bc:	0ffffcff 	.word	0x0ffffcff
 80043c0:	4bb3      	ldr	r3, [pc, #716]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	4ab2      	ldr	r2, [pc, #712]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043c6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043ca:	6093      	str	r3, [r2, #8]
 80043cc:	4bb0      	ldr	r3, [pc, #704]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d8:	49ad      	ldr	r1, [pc, #692]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0310 	and.w	r3, r3, #16
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d010      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043ea:	4ba9      	ldr	r3, [pc, #676]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043f0:	4aa7      	ldr	r2, [pc, #668]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80043fa:	4ba5      	ldr	r3, [pc, #660]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043fc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004404:	49a2      	ldr	r1, [pc, #648]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004418:	4b9d      	ldr	r3, [pc, #628]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800441e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004426:	499a      	ldr	r1, [pc, #616]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800443a:	4b95      	ldr	r3, [pc, #596]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800443c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004440:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004448:	4991      	ldr	r1, [pc, #580]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800445c:	4b8c      	ldr	r3, [pc, #560]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800445e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004462:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800446a:	4989      	ldr	r1, [pc, #548]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800447e:	4b84      	ldr	r3, [pc, #528]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004484:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448c:	4980      	ldr	r1, [pc, #512]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044a0:	4b7b      	ldr	r3, [pc, #492]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a6:	f023 0203 	bic.w	r2, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	4978      	ldr	r1, [pc, #480]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00a      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044c2:	4b73      	ldr	r3, [pc, #460]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c8:	f023 020c 	bic.w	r2, r3, #12
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044d0:	496f      	ldr	r1, [pc, #444]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00a      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044e4:	4b6a      	ldr	r3, [pc, #424]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f2:	4967      	ldr	r1, [pc, #412]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00a      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004506:	4b62      	ldr	r3, [pc, #392]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800450c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004514:	495e      	ldr	r1, [pc, #376]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00a      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004528:	4b59      	ldr	r3, [pc, #356]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004536:	4956      	ldr	r1, [pc, #344]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004538:	4313      	orrs	r3, r2
 800453a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00a      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800454a:	4b51      	ldr	r3, [pc, #324]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800454c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004550:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004558:	494d      	ldr	r1, [pc, #308]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800455a:	4313      	orrs	r3, r2
 800455c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00a      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800456c:	4b48      	ldr	r3, [pc, #288]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800456e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004572:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	4945      	ldr	r1, [pc, #276]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800457c:	4313      	orrs	r3, r2
 800457e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00a      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800458e:	4b40      	ldr	r3, [pc, #256]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004594:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800459c:	493c      	ldr	r1, [pc, #240]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00a      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045b0:	4b37      	ldr	r3, [pc, #220]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045be:	4934      	ldr	r1, [pc, #208]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d011      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80045d2:	4b2f      	ldr	r3, [pc, #188]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045e0:	492b      	ldr	r1, [pc, #172]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045f0:	d101      	bne.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80045f2:	2301      	movs	r3, #1
 80045f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004602:	2301      	movs	r3, #1
 8004604:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004612:	4b1f      	ldr	r3, [pc, #124]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004618:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004620:	491b      	ldr	r1, [pc, #108]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004622:	4313      	orrs	r3, r2
 8004624:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00b      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004634:	4b16      	ldr	r3, [pc, #88]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800463a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004644:	4912      	ldr	r1, [pc, #72]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00b      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004658:	4b0d      	ldr	r3, [pc, #52]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004668:	4909      	ldr	r1, [pc, #36]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800466a:	4313      	orrs	r3, r2
 800466c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00f      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800467c:	4b04      	ldr	r3, [pc, #16]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800467e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004682:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468c:	e002      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	4986      	ldr	r1, [pc, #536]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00b      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80046a8:	4b81      	ldr	r3, [pc, #516]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046ae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046b8:	497d      	ldr	r1, [pc, #500]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d006      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 80d6 	beq.w	8004880 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80046d4:	4b76      	ldr	r3, [pc, #472]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a75      	ldr	r2, [pc, #468]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80046de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e0:	f7fd ffce 	bl	8002680 <HAL_GetTick>
 80046e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046e8:	f7fd ffca 	bl	8002680 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b64      	cmp	r3, #100	; 0x64
 80046f4:	d901      	bls.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e195      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046fa:	4b6d      	ldr	r3, [pc, #436]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d021      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004716:	2b00      	cmp	r3, #0
 8004718:	d11d      	bne.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800471a:	4b65      	ldr	r3, [pc, #404]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800471c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004720:	0c1b      	lsrs	r3, r3, #16
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004728:	4b61      	ldr	r3, [pc, #388]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800472a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800472e:	0e1b      	lsrs	r3, r3, #24
 8004730:	f003 030f 	and.w	r3, r3, #15
 8004734:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	019a      	lsls	r2, r3, #6
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	041b      	lsls	r3, r3, #16
 8004740:	431a      	orrs	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	061b      	lsls	r3, r3, #24
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	071b      	lsls	r3, r3, #28
 800474e:	4958      	ldr	r1, [pc, #352]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004750:	4313      	orrs	r3, r2
 8004752:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d004      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004766:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800476a:	d00a      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004774:	2b00      	cmp	r3, #0
 8004776:	d02e      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004780:	d129      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004782:	4b4b      	ldr	r3, [pc, #300]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004788:	0c1b      	lsrs	r3, r3, #16
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004790:	4b47      	ldr	r3, [pc, #284]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004792:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004796:	0f1b      	lsrs	r3, r3, #28
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	019a      	lsls	r2, r3, #6
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	041b      	lsls	r3, r3, #16
 80047a8:	431a      	orrs	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	061b      	lsls	r3, r3, #24
 80047b0:	431a      	orrs	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	071b      	lsls	r3, r3, #28
 80047b6:	493e      	ldr	r1, [pc, #248]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80047be:	4b3c      	ldr	r3, [pc, #240]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047c4:	f023 021f 	bic.w	r2, r3, #31
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047cc:	3b01      	subs	r3, #1
 80047ce:	4938      	ldr	r1, [pc, #224]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01d      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047e2:	4b33      	ldr	r3, [pc, #204]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047e8:	0e1b      	lsrs	r3, r3, #24
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047f0:	4b2f      	ldr	r3, [pc, #188]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047f6:	0f1b      	lsrs	r3, r3, #28
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	019a      	lsls	r2, r3, #6
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	041b      	lsls	r3, r3, #16
 800480a:	431a      	orrs	r2, r3
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	061b      	lsls	r3, r3, #24
 8004810:	431a      	orrs	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	071b      	lsls	r3, r3, #28
 8004816:	4926      	ldr	r1, [pc, #152]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004818:	4313      	orrs	r3, r2
 800481a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d011      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	019a      	lsls	r2, r3, #6
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	041b      	lsls	r3, r3, #16
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	061b      	lsls	r3, r3, #24
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	071b      	lsls	r3, r3, #28
 8004846:	491a      	ldr	r1, [pc, #104]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800484e:	4b18      	ldr	r3, [pc, #96]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a17      	ldr	r2, [pc, #92]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004854:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800485a:	f7fd ff11 	bl	8002680 <HAL_GetTick>
 800485e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004862:	f7fd ff0d 	bl	8002680 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b64      	cmp	r3, #100	; 0x64
 800486e:	d901      	bls.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e0d8      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004874:	4b0e      	ldr	r3, [pc, #56]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	2b01      	cmp	r3, #1
 8004884:	f040 80ce 	bne.w	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004888:	4b09      	ldr	r3, [pc, #36]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a08      	ldr	r2, [pc, #32]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800488e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004892:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004894:	f7fd fef4 	bl	8002680 <HAL_GetTick>
 8004898:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800489a:	e00b      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800489c:	f7fd fef0 	bl	8002680 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b64      	cmp	r3, #100	; 0x64
 80048a8:	d904      	bls.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e0bb      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80048ae:	bf00      	nop
 80048b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048b4:	4b5e      	ldr	r3, [pc, #376]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048c0:	d0ec      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d02e      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d12a      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80048ea:	4b51      	ldr	r3, [pc, #324]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f0:	0c1b      	lsrs	r3, r3, #16
 80048f2:	f003 0303 	and.w	r3, r3, #3
 80048f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80048f8:	4b4d      	ldr	r3, [pc, #308]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fe:	0f1b      	lsrs	r3, r3, #28
 8004900:	f003 0307 	and.w	r3, r3, #7
 8004904:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	019a      	lsls	r2, r3, #6
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	041b      	lsls	r3, r3, #16
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	061b      	lsls	r3, r3, #24
 8004918:	431a      	orrs	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	071b      	lsls	r3, r3, #28
 800491e:	4944      	ldr	r1, [pc, #272]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004926:	4b42      	ldr	r3, [pc, #264]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004928:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800492c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004934:	3b01      	subs	r3, #1
 8004936:	021b      	lsls	r3, r3, #8
 8004938:	493d      	ldr	r1, [pc, #244]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d022      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004950:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004954:	d11d      	bne.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004956:	4b36      	ldr	r3, [pc, #216]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800495c:	0e1b      	lsrs	r3, r3, #24
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004964:	4b32      	ldr	r3, [pc, #200]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496a:	0f1b      	lsrs	r3, r3, #28
 800496c:	f003 0307 	and.w	r3, r3, #7
 8004970:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	019a      	lsls	r2, r3, #6
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	041b      	lsls	r3, r3, #16
 800497e:	431a      	orrs	r2, r3
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	061b      	lsls	r3, r3, #24
 8004984:	431a      	orrs	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	071b      	lsls	r3, r3, #28
 800498a:	4929      	ldr	r1, [pc, #164]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	2b00      	cmp	r3, #0
 800499c:	d028      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800499e:	4b24      	ldr	r3, [pc, #144]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a4:	0e1b      	lsrs	r3, r3, #24
 80049a6:	f003 030f 	and.w	r3, r3, #15
 80049aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049ac:	4b20      	ldr	r3, [pc, #128]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b2:	0c1b      	lsrs	r3, r3, #16
 80049b4:	f003 0303 	and.w	r3, r3, #3
 80049b8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	019a      	lsls	r2, r3, #6
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	041b      	lsls	r3, r3, #16
 80049c4:	431a      	orrs	r2, r3
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	061b      	lsls	r3, r3, #24
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	071b      	lsls	r3, r3, #28
 80049d2:	4917      	ldr	r1, [pc, #92]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80049da:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e8:	4911      	ldr	r1, [pc, #68]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049f0:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a0e      	ldr	r2, [pc, #56]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049fc:	f7fd fe40 	bl	8002680 <HAL_GetTick>
 8004a00:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a04:	f7fd fe3c 	bl	8002680 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b64      	cmp	r3, #100	; 0x64
 8004a10:	d901      	bls.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e007      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a16:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a22:	d1ef      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3720      	adds	r7, #32
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40023800 	.word	0x40023800

08004a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e049      	b.n	8004ada <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d106      	bne.n	8004a60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7fd fbc0 	bl	80021e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2202      	movs	r2, #2
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3304      	adds	r3, #4
 8004a70:	4619      	mov	r1, r3
 8004a72:	4610      	mov	r0, r2
 8004a74:	f000 fb3a 	bl	80050ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
	...

08004ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d001      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e054      	b.n	8004ba6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a26      	ldr	r2, [pc, #152]	; (8004bb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d022      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b26:	d01d      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a22      	ldr	r2, [pc, #136]	; (8004bb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d018      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a21      	ldr	r2, [pc, #132]	; (8004bbc <HAL_TIM_Base_Start_IT+0xd8>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d013      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a1f      	ldr	r2, [pc, #124]	; (8004bc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a1e      	ldr	r2, [pc, #120]	; (8004bc4 <HAL_TIM_Base_Start_IT+0xe0>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a1c      	ldr	r2, [pc, #112]	; (8004bc8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x80>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a1b      	ldr	r2, [pc, #108]	; (8004bcc <HAL_TIM_Base_Start_IT+0xe8>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d115      	bne.n	8004b90 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689a      	ldr	r2, [r3, #8]
 8004b6a:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <HAL_TIM_Base_Start_IT+0xec>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d015      	beq.n	8004ba2 <HAL_TIM_Base_Start_IT+0xbe>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b7c:	d011      	beq.n	8004ba2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0201 	orr.w	r2, r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b8e:	e008      	b.n	8004ba2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0201 	orr.w	r2, r2, #1
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	e000      	b.n	8004ba4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40010000 	.word	0x40010000
 8004bb8:	40000400 	.word	0x40000400
 8004bbc:	40000800 	.word	0x40000800
 8004bc0:	40000c00 	.word	0x40000c00
 8004bc4:	40010400 	.word	0x40010400
 8004bc8:	40014000 	.word	0x40014000
 8004bcc:	40001800 	.word	0x40001800
 8004bd0:	00010007 	.word	0x00010007

08004bd4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 0201 	bic.w	r2, r2, #1
 8004bea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a1a      	ldr	r2, [r3, #32]
 8004bf2:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10f      	bne.n	8004c1c <HAL_TIM_Base_Stop_IT+0x48>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6a1a      	ldr	r2, [r3, #32]
 8004c02:	f240 4344 	movw	r3, #1092	; 0x444
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d107      	bne.n	8004c1c <HAL_TIM_Base_Stop_IT+0x48>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b082      	sub	sp, #8
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d122      	bne.n	8004c8e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d11b      	bne.n	8004c8e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f06f 0202 	mvn.w	r2, #2
 8004c5e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d003      	beq.n	8004c7c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fa1b 	bl	80050b0 <HAL_TIM_IC_CaptureCallback>
 8004c7a:	e005      	b.n	8004c88 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 fa0d 	bl	800509c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fa1e 	bl	80050c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d122      	bne.n	8004ce2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d11b      	bne.n	8004ce2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f06f 0204 	mvn.w	r2, #4
 8004cb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f9f1 	bl	80050b0 <HAL_TIM_IC_CaptureCallback>
 8004cce:	e005      	b.n	8004cdc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f9e3 	bl	800509c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f9f4 	bl	80050c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f003 0308 	and.w	r3, r3, #8
 8004cec:	2b08      	cmp	r3, #8
 8004cee:	d122      	bne.n	8004d36 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f003 0308 	and.w	r3, r3, #8
 8004cfa:	2b08      	cmp	r3, #8
 8004cfc:	d11b      	bne.n	8004d36 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f06f 0208 	mvn.w	r2, #8
 8004d06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2204      	movs	r2, #4
 8004d0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	f003 0303 	and.w	r3, r3, #3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f9c7 	bl	80050b0 <HAL_TIM_IC_CaptureCallback>
 8004d22:	e005      	b.n	8004d30 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f9b9 	bl	800509c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f9ca 	bl	80050c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	2b10      	cmp	r3, #16
 8004d42:	d122      	bne.n	8004d8a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b10      	cmp	r3, #16
 8004d50:	d11b      	bne.n	8004d8a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f06f 0210 	mvn.w	r2, #16
 8004d5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2208      	movs	r2, #8
 8004d60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d003      	beq.n	8004d78 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 f99d 	bl	80050b0 <HAL_TIM_IC_CaptureCallback>
 8004d76:	e005      	b.n	8004d84 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f98f 	bl	800509c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f9a0 	bl	80050c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d10e      	bne.n	8004db6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d107      	bne.n	8004db6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f06f 0201 	mvn.w	r2, #1
 8004dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 f969 	bl	8005088 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc0:	2b80      	cmp	r3, #128	; 0x80
 8004dc2:	d10e      	bne.n	8004de2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dce:	2b80      	cmp	r3, #128	; 0x80
 8004dd0:	d107      	bne.n	8004de2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fbeb 	bl	80055b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df0:	d10e      	bne.n	8004e10 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dfc:	2b80      	cmp	r3, #128	; 0x80
 8004dfe:	d107      	bne.n	8004e10 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fbde 	bl	80055cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e1a:	2b40      	cmp	r3, #64	; 0x40
 8004e1c:	d10e      	bne.n	8004e3c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e28:	2b40      	cmp	r3, #64	; 0x40
 8004e2a:	d107      	bne.n	8004e3c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f94e 	bl	80050d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b20      	cmp	r3, #32
 8004e48:	d10e      	bne.n	8004e68 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f003 0320 	and.w	r3, r3, #32
 8004e54:	2b20      	cmp	r3, #32
 8004e56:	d107      	bne.n	8004e68 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f06f 0220 	mvn.w	r2, #32
 8004e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 fb9e 	bl	80055a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e68:	bf00      	nop
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d101      	bne.n	8004e8c <HAL_TIM_ConfigClockSource+0x1c>
 8004e88:	2302      	movs	r3, #2
 8004e8a:	e0b4      	b.n	8004ff6 <HAL_TIM_ConfigClockSource+0x186>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	4b56      	ldr	r3, [pc, #344]	; (8005000 <HAL_TIM_ConfigClockSource+0x190>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec4:	d03e      	beq.n	8004f44 <HAL_TIM_ConfigClockSource+0xd4>
 8004ec6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eca:	f200 8087 	bhi.w	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed2:	f000 8086 	beq.w	8004fe2 <HAL_TIM_ConfigClockSource+0x172>
 8004ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eda:	d87f      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004edc:	2b70      	cmp	r3, #112	; 0x70
 8004ede:	d01a      	beq.n	8004f16 <HAL_TIM_ConfigClockSource+0xa6>
 8004ee0:	2b70      	cmp	r3, #112	; 0x70
 8004ee2:	d87b      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004ee4:	2b60      	cmp	r3, #96	; 0x60
 8004ee6:	d050      	beq.n	8004f8a <HAL_TIM_ConfigClockSource+0x11a>
 8004ee8:	2b60      	cmp	r3, #96	; 0x60
 8004eea:	d877      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	2b50      	cmp	r3, #80	; 0x50
 8004eee:	d03c      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0xfa>
 8004ef0:	2b50      	cmp	r3, #80	; 0x50
 8004ef2:	d873      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004ef4:	2b40      	cmp	r3, #64	; 0x40
 8004ef6:	d058      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x13a>
 8004ef8:	2b40      	cmp	r3, #64	; 0x40
 8004efa:	d86f      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004efc:	2b30      	cmp	r3, #48	; 0x30
 8004efe:	d064      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0x15a>
 8004f00:	2b30      	cmp	r3, #48	; 0x30
 8004f02:	d86b      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d060      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0x15a>
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d867      	bhi.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d05c      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0x15a>
 8004f10:	2b10      	cmp	r3, #16
 8004f12:	d05a      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0x15a>
 8004f14:	e062      	b.n	8004fdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6818      	ldr	r0, [r3, #0]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	6899      	ldr	r1, [r3, #8]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	f000 fa8f 	bl	8005448 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	609a      	str	r2, [r3, #8]
      break;
 8004f42:	e04f      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6818      	ldr	r0, [r3, #0]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	6899      	ldr	r1, [r3, #8]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f000 fa78 	bl	8005448 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689a      	ldr	r2, [r3, #8]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f66:	609a      	str	r2, [r3, #8]
      break;
 8004f68:	e03c      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6818      	ldr	r0, [r3, #0]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	6859      	ldr	r1, [r3, #4]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	461a      	mov	r2, r3
 8004f78:	f000 f9ec 	bl	8005354 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2150      	movs	r1, #80	; 0x50
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fa45 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 8004f88:	e02c      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6859      	ldr	r1, [r3, #4]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	461a      	mov	r2, r3
 8004f98:	f000 fa0b 	bl	80053b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2160      	movs	r1, #96	; 0x60
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fa35 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 8004fa8:	e01c      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	6859      	ldr	r1, [r3, #4]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	f000 f9cc 	bl	8005354 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2140      	movs	r1, #64	; 0x40
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 fa25 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 8004fc8:	e00c      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	f000 fa1c 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 8004fda:	e003      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	73fb      	strb	r3, [r7, #15]
      break;
 8004fe0:	e000      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fe2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	fffeff88 	.word	0xfffeff88

08005004 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_TIM_SlaveConfigSynchro+0x18>
 8005018:	2302      	movs	r3, #2
 800501a:	e031      	b.n	8005080 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800502c:	6839      	ldr	r1, [r7, #0]
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f8fc 	bl	800522c <TIM_SlaveTimer_SetConfig>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e018      	b.n	8005080 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800505c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800506c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a40      	ldr	r2, [pc, #256]	; (8005200 <TIM_Base_SetConfig+0x114>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d013      	beq.n	800512c <TIM_Base_SetConfig+0x40>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800510a:	d00f      	beq.n	800512c <TIM_Base_SetConfig+0x40>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a3d      	ldr	r2, [pc, #244]	; (8005204 <TIM_Base_SetConfig+0x118>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00b      	beq.n	800512c <TIM_Base_SetConfig+0x40>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a3c      	ldr	r2, [pc, #240]	; (8005208 <TIM_Base_SetConfig+0x11c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d007      	beq.n	800512c <TIM_Base_SetConfig+0x40>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a3b      	ldr	r2, [pc, #236]	; (800520c <TIM_Base_SetConfig+0x120>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_Base_SetConfig+0x40>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a3a      	ldr	r2, [pc, #232]	; (8005210 <TIM_Base_SetConfig+0x124>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d108      	bne.n	800513e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a2f      	ldr	r2, [pc, #188]	; (8005200 <TIM_Base_SetConfig+0x114>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d02b      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800514c:	d027      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a2c      	ldr	r2, [pc, #176]	; (8005204 <TIM_Base_SetConfig+0x118>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d023      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a2b      	ldr	r2, [pc, #172]	; (8005208 <TIM_Base_SetConfig+0x11c>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d01f      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a2a      	ldr	r2, [pc, #168]	; (800520c <TIM_Base_SetConfig+0x120>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d01b      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a29      	ldr	r2, [pc, #164]	; (8005210 <TIM_Base_SetConfig+0x124>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d017      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a28      	ldr	r2, [pc, #160]	; (8005214 <TIM_Base_SetConfig+0x128>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d013      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a27      	ldr	r2, [pc, #156]	; (8005218 <TIM_Base_SetConfig+0x12c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d00f      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a26      	ldr	r2, [pc, #152]	; (800521c <TIM_Base_SetConfig+0x130>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00b      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a25      	ldr	r2, [pc, #148]	; (8005220 <TIM_Base_SetConfig+0x134>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d007      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a24      	ldr	r2, [pc, #144]	; (8005224 <TIM_Base_SetConfig+0x138>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d003      	beq.n	800519e <TIM_Base_SetConfig+0xb2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a23      	ldr	r2, [pc, #140]	; (8005228 <TIM_Base_SetConfig+0x13c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d108      	bne.n	80051b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a0a      	ldr	r2, [pc, #40]	; (8005200 <TIM_Base_SetConfig+0x114>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d003      	beq.n	80051e4 <TIM_Base_SetConfig+0xf8>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a0c      	ldr	r2, [pc, #48]	; (8005210 <TIM_Base_SetConfig+0x124>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d103      	bne.n	80051ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	615a      	str	r2, [r3, #20]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40010000 	.word	0x40010000
 8005204:	40000400 	.word	0x40000400
 8005208:	40000800 	.word	0x40000800
 800520c:	40000c00 	.word	0x40000c00
 8005210:	40010400 	.word	0x40010400
 8005214:	40014000 	.word	0x40014000
 8005218:	40014400 	.word	0x40014400
 800521c:	40014800 	.word	0x40014800
 8005220:	40001800 	.word	0x40001800
 8005224:	40001c00 	.word	0x40001c00
 8005228:	40002000 	.word	0x40002000

0800522c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005248:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	4313      	orrs	r3, r2
 8005252:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4b3e      	ldr	r3, [pc, #248]	; (8005350 <TIM_SlaveTimer_SetConfig+0x124>)
 8005258:	4013      	ands	r3, r2
 800525a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	693a      	ldr	r2, [r7, #16]
 8005262:	4313      	orrs	r3, r2
 8005264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b70      	cmp	r3, #112	; 0x70
 8005274:	d01a      	beq.n	80052ac <TIM_SlaveTimer_SetConfig+0x80>
 8005276:	2b70      	cmp	r3, #112	; 0x70
 8005278:	d860      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 800527a:	2b60      	cmp	r3, #96	; 0x60
 800527c:	d054      	beq.n	8005328 <TIM_SlaveTimer_SetConfig+0xfc>
 800527e:	2b60      	cmp	r3, #96	; 0x60
 8005280:	d85c      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 8005282:	2b50      	cmp	r3, #80	; 0x50
 8005284:	d046      	beq.n	8005314 <TIM_SlaveTimer_SetConfig+0xe8>
 8005286:	2b50      	cmp	r3, #80	; 0x50
 8005288:	d858      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 800528a:	2b40      	cmp	r3, #64	; 0x40
 800528c:	d019      	beq.n	80052c2 <TIM_SlaveTimer_SetConfig+0x96>
 800528e:	2b40      	cmp	r3, #64	; 0x40
 8005290:	d854      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 8005292:	2b30      	cmp	r3, #48	; 0x30
 8005294:	d055      	beq.n	8005342 <TIM_SlaveTimer_SetConfig+0x116>
 8005296:	2b30      	cmp	r3, #48	; 0x30
 8005298:	d850      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 800529a:	2b20      	cmp	r3, #32
 800529c:	d051      	beq.n	8005342 <TIM_SlaveTimer_SetConfig+0x116>
 800529e:	2b20      	cmp	r3, #32
 80052a0:	d84c      	bhi.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d04d      	beq.n	8005342 <TIM_SlaveTimer_SetConfig+0x116>
 80052a6:	2b10      	cmp	r3, #16
 80052a8:	d04b      	beq.n	8005342 <TIM_SlaveTimer_SetConfig+0x116>
 80052aa:	e047      	b.n	800533c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6818      	ldr	r0, [r3, #0]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	68d9      	ldr	r1, [r3, #12]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	f000 f8c4 	bl	8005448 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80052c0:	e040      	b.n	8005344 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2b05      	cmp	r3, #5
 80052c8:	d101      	bne.n	80052ce <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e03b      	b.n	8005346 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	6a1a      	ldr	r2, [r3, #32]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0201 	bic.w	r2, r2, #1
 80052e4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052f4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	011b      	lsls	r3, r3, #4
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	621a      	str	r2, [r3, #32]
      break;
 8005312:	e017      	b.n	8005344 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6818      	ldr	r0, [r3, #0]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	6899      	ldr	r1, [r3, #8]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	461a      	mov	r2, r3
 8005322:	f000 f817 	bl	8005354 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005326:	e00d      	b.n	8005344 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	6899      	ldr	r1, [r3, #8]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	461a      	mov	r2, r3
 8005336:	f000 f83c 	bl	80053b2 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800533a:	e003      	b.n	8005344 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	75fb      	strb	r3, [r7, #23]
      break;
 8005340:	e000      	b.n	8005344 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005342:	bf00      	nop
  }

  return status;
 8005344:	7dfb      	ldrb	r3, [r7, #23]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	fffefff8 	.word	0xfffefff8

08005354 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	f023 0201 	bic.w	r2, r3, #1
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800537e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f023 030a 	bic.w	r3, r3, #10
 8005390:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4313      	orrs	r3, r2
 8005398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	621a      	str	r2, [r3, #32]
}
 80053a6:	bf00      	nop
 80053a8:	371c      	adds	r7, #28
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b087      	sub	sp, #28
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	60f8      	str	r0, [r7, #12]
 80053ba:	60b9      	str	r1, [r7, #8]
 80053bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	f023 0210 	bic.w	r2, r3, #16
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	031b      	lsls	r3, r3, #12
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005412:	b480      	push	{r7}
 8005414:	b085      	sub	sp, #20
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
 800541a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005428:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4313      	orrs	r3, r2
 8005430:	f043 0307 	orr.w	r3, r3, #7
 8005434:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	609a      	str	r2, [r3, #8]
}
 800543c:	bf00      	nop
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005462:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	021a      	lsls	r2, r3, #8
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	431a      	orrs	r2, r3
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4313      	orrs	r3, r2
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	609a      	str	r2, [r3, #8]
}
 800547c:	bf00      	nop
 800547e:	371c      	adds	r7, #28
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d101      	bne.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800549c:	2302      	movs	r3, #2
 800549e:	e06d      	b.n	800557c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a30      	ldr	r2, [pc, #192]	; (8005588 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d004      	beq.n	80054d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a2f      	ldr	r2, [pc, #188]	; (800558c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d108      	bne.n	80054e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a20      	ldr	r2, [pc, #128]	; (8005588 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d022      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005512:	d01d      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a1d      	ldr	r2, [pc, #116]	; (8005590 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d018      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a1c      	ldr	r2, [pc, #112]	; (8005594 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d013      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a1a      	ldr	r2, [pc, #104]	; (8005598 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00e      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a15      	ldr	r2, [pc, #84]	; (800558c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d009      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a16      	ldr	r2, [pc, #88]	; (800559c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d004      	beq.n	8005550 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a15      	ldr	r2, [pc, #84]	; (80055a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d10c      	bne.n	800556a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005556:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	4313      	orrs	r3, r2
 8005560:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3714      	adds	r7, #20
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	40010000 	.word	0x40010000
 800558c:	40010400 	.word	0x40010400
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800
 8005598:	40000c00 	.word	0x40000c00
 800559c:	40014000 	.word	0x40014000
 80055a0:	40001800 	.word	0x40001800

080055a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e040      	b.n	8005674 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d106      	bne.n	8005608 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7fc fe5a 	bl	80022bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2224      	movs	r2, #36	; 0x24
 800560c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0201 	bic.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fbe8 	bl	8005df4 <UART_SetConfig>
 8005624:	4603      	mov	r3, r0
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e022      	b.n	8005674 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005632:	2b00      	cmp	r3, #0
 8005634:	d002      	beq.n	800563c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 fe3e 	bl	80062b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800564a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689a      	ldr	r2, [r3, #8]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800565a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f042 0201 	orr.w	r2, r2, #1
 800566a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 fec5 	bl	80063fc <UART_CheckIdleState>
 8005672:	4603      	mov	r3, r0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800567c:	b480      	push	{r7}
 800567e:	b08b      	sub	sp, #44	; 0x2c
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	4613      	mov	r3, r2
 8005688:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800568e:	2b20      	cmp	r3, #32
 8005690:	d156      	bne.n	8005740 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <HAL_UART_Transmit_IT+0x22>
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e04f      	b.n	8005742 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_UART_Transmit_IT+0x34>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e048      	b.n	8005742 <HAL_UART_Transmit_IT+0xc6>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	88fa      	ldrh	r2, [r7, #6]
 80056ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2221      	movs	r2, #33	; 0x21
 80056e0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ea:	d107      	bne.n	80056fc <HAL_UART_Transmit_IT+0x80>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d103      	bne.n	80056fc <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4a16      	ldr	r2, [pc, #88]	; (8005750 <HAL_UART_Transmit_IT+0xd4>)
 80056f8:	669a      	str	r2, [r3, #104]	; 0x68
 80056fa:	e002      	b.n	8005702 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4a15      	ldr	r2, [pc, #84]	; (8005754 <HAL_UART_Transmit_IT+0xd8>)
 8005700:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	613b      	str	r3, [r7, #16]
   return(result);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800571e:	627b      	str	r3, [r7, #36]	; 0x24
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	461a      	mov	r2, r3
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	623b      	str	r3, [r7, #32]
 800572a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	69f9      	ldr	r1, [r7, #28]
 800572e:	6a3a      	ldr	r2, [r7, #32]
 8005730:	e841 2300 	strex	r3, r2, [r1]
 8005734:	61bb      	str	r3, [r7, #24]
   return(result);
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e6      	bne.n	800570a <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	e000      	b.n	8005742 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8005740:	2302      	movs	r3, #2
  }
}
 8005742:	4618      	mov	r0, r3
 8005744:	372c      	adds	r7, #44	; 0x2c
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	08006955 	.word	0x08006955
 8005754:	0800689f 	.word	0x0800689f

08005758 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08a      	sub	sp, #40	; 0x28
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	4613      	mov	r3, r2
 8005764:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800576a:	2b20      	cmp	r3, #32
 800576c:	d13d      	bne.n	80057ea <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d002      	beq.n	800577a <HAL_UART_Receive_IT+0x22>
 8005774:	88fb      	ldrh	r3, [r7, #6]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e036      	b.n	80057ec <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005784:	2b01      	cmp	r3, #1
 8005786:	d101      	bne.n	800578c <HAL_UART_Receive_IT+0x34>
 8005788:	2302      	movs	r3, #2
 800578a:	e02f      	b.n	80057ec <HAL_UART_Receive_IT+0x94>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d018      	beq.n	80057da <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	613b      	str	r3, [r7, #16]
   return(result);
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	623b      	str	r3, [r7, #32]
 80057c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	69f9      	ldr	r1, [r7, #28]
 80057cc:	6a3a      	ldr	r2, [r7, #32]
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e6      	bne.n	80057a8 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	461a      	mov	r2, r3
 80057de:	68b9      	ldr	r1, [r7, #8]
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 ff19 	bl	8006618 <UART_Start_Receive_IT>
 80057e6:	4603      	mov	r3, r0
 80057e8:	e000      	b.n	80057ec <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057ea:	2302      	movs	r3, #2
  }
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3728      	adds	r7, #40	; 0x28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b0ba      	sub	sp, #232	; 0xe8
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800581a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800581e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005822:	4013      	ands	r3, r2
 8005824:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005828:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800582c:	2b00      	cmp	r3, #0
 800582e:	d115      	bne.n	800585c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005834:	f003 0320 	and.w	r3, r3, #32
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00f      	beq.n	800585c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800583c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005840:	f003 0320 	and.w	r3, r3, #32
 8005844:	2b00      	cmp	r3, #0
 8005846:	d009      	beq.n	800585c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 82a4 	beq.w	8005d9a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	4798      	blx	r3
      }
      return;
 800585a:	e29e      	b.n	8005d9a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800585c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 8117 	beq.w	8005a94 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d106      	bne.n	8005880 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005872:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005876:	4b85      	ldr	r3, [pc, #532]	; (8005a8c <HAL_UART_IRQHandler+0x298>)
 8005878:	4013      	ands	r3, r2
 800587a:	2b00      	cmp	r3, #0
 800587c:	f000 810a 	beq.w	8005a94 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	d011      	beq.n	80058b0 <HAL_UART_IRQHandler+0xbc>
 800588c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00b      	beq.n	80058b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2201      	movs	r2, #1
 800589e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058a6:	f043 0201 	orr.w	r2, r3, #1
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d011      	beq.n	80058e0 <HAL_UART_IRQHandler+0xec>
 80058bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00b      	beq.n	80058e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2202      	movs	r2, #2
 80058ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058d6:	f043 0204 	orr.w	r2, r3, #4
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d011      	beq.n	8005910 <HAL_UART_IRQHandler+0x11c>
 80058ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00b      	beq.n	8005910 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2204      	movs	r2, #4
 80058fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005906:	f043 0202 	orr.w	r2, r3, #2
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d017      	beq.n	800594c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800591c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b00      	cmp	r3, #0
 8005926:	d105      	bne.n	8005934 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800592c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00b      	beq.n	800594c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2208      	movs	r2, #8
 800593a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005942:	f043 0208 	orr.w	r2, r3, #8
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800594c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005954:	2b00      	cmp	r3, #0
 8005956:	d012      	beq.n	800597e <HAL_UART_IRQHandler+0x18a>
 8005958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800595c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00c      	beq.n	800597e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800596c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005974:	f043 0220 	orr.w	r2, r3, #32
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 820a 	beq.w	8005d9e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800598a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00d      	beq.n	80059b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800599a:	f003 0320 	and.w	r3, r3, #32
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d007      	beq.n	80059b2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c6:	2b40      	cmp	r3, #64	; 0x40
 80059c8:	d005      	beq.n	80059d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80059ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80059ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d04f      	beq.n	8005a76 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 fee8 	bl	80067ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e6:	2b40      	cmp	r3, #64	; 0x40
 80059e8:	d141      	bne.n	8005a6e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	3308      	adds	r3, #8
 80059f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005a00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3308      	adds	r3, #8
 8005a12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005a16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005a1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005a22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1d9      	bne.n	80059ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d013      	beq.n	8005a66 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a42:	4a13      	ldr	r2, [pc, #76]	; (8005a90 <HAL_UART_IRQHandler+0x29c>)
 8005a44:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7fd fcaf 	bl	80033ae <HAL_DMA_Abort_IT>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d017      	beq.n	8005a86 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005a60:	4610      	mov	r0, r2
 8005a62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a64:	e00f      	b.n	8005a86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f9a4 	bl	8005db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a6c:	e00b      	b.n	8005a86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f9a0 	bl	8005db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a74:	e007      	b.n	8005a86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 f99c 	bl	8005db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005a84:	e18b      	b.n	8005d9e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a86:	bf00      	nop
    return;
 8005a88:	e189      	b.n	8005d9e <HAL_UART_IRQHandler+0x5aa>
 8005a8a:	bf00      	nop
 8005a8c:	04000120 	.word	0x04000120
 8005a90:	08006873 	.word	0x08006873

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	f040 8144 	bne.w	8005d26 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa2:	f003 0310 	and.w	r3, r3, #16
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 813d 	beq.w	8005d26 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ab0:	f003 0310 	and.w	r3, r3, #16
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 8136 	beq.w	8005d26 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2210      	movs	r2, #16
 8005ac0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005acc:	2b40      	cmp	r3, #64	; 0x40
 8005ace:	f040 80b2 	bne.w	8005c36 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ade:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 815d 	beq.w	8005da2 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005af2:	429a      	cmp	r2, r3
 8005af4:	f080 8155 	bcs.w	8005da2 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005afe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b0c:	f000 8085 	beq.w	8005c1a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b1c:	e853 3f00 	ldrex	r3, [r3]
 8005b20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005b24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005b28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	461a      	mov	r2, r3
 8005b36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005b3e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005b46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005b52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1da      	bne.n	8005b10 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3308      	adds	r3, #8
 8005b60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b64:	e853 3f00 	ldrex	r3, [r3]
 8005b68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005b6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b6c:	f023 0301 	bic.w	r3, r3, #1
 8005b70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3308      	adds	r3, #8
 8005b7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005b7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005b82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005b86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005b8a:	e841 2300 	strex	r3, r2, [r1]
 8005b8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005b90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1e1      	bne.n	8005b5a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3308      	adds	r3, #8
 8005b9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ba0:	e853 3f00 	ldrex	r3, [r3]
 8005ba4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ba6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005bba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005bbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005bc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005bc2:	e841 2300 	strex	r3, r2, [r1]
 8005bc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1e3      	bne.n	8005b96 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bea:	f023 0310 	bic.w	r3, r3, #16
 8005bee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005bfc:	65bb      	str	r3, [r7, #88]	; 0x58
 8005bfe:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005c02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e4      	bne.n	8005bda <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fd fb5a 	bl	80032ce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f8ca 	bl	8005dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c34:	e0b5      	b.n	8005da2 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 80a7 	beq.w	8005da6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8005c58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80a2 	beq.w	8005da6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6a:	e853 3f00 	ldrex	r3, [r3]
 8005c6e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005c84:	647b      	str	r3, [r7, #68]	; 0x44
 8005c86:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005c8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c8c:	e841 2300 	strex	r3, r2, [r1]
 8005c90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e4      	bne.n	8005c62 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	623b      	str	r3, [r7, #32]
   return(result);
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	f023 0301 	bic.w	r3, r3, #1
 8005cae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3308      	adds	r3, #8
 8005cb8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005cbc:	633a      	str	r2, [r7, #48]	; 0x30
 8005cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e3      	bne.n	8005c98 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	e853 3f00 	ldrex	r3, [r3]
 8005cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0310 	bic.w	r3, r3, #16
 8005cf6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005d04:	61fb      	str	r3, [r7, #28]
 8005d06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	69b9      	ldr	r1, [r7, #24]
 8005d0a:	69fa      	ldr	r2, [r7, #28]
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	617b      	str	r3, [r7, #20]
   return(result);
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e4      	bne.n	8005ce2 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f852 	bl	8005dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d24:	e03f      	b.n	8005da6 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00e      	beq.n	8005d50 <HAL_UART_IRQHandler+0x55c>
 8005d32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d008      	beq.n	8005d50 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005d46:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f849 	bl	8005de0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d4e:	e02d      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00e      	beq.n	8005d7a <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d008      	beq.n	8005d7a <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01c      	beq.n	8005daa <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	4798      	blx	r3
    }
    return;
 8005d78:	e017      	b.n	8005daa <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d012      	beq.n	8005dac <HAL_UART_IRQHandler+0x5b8>
 8005d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00c      	beq.n	8005dac <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fe3e 	bl	8006a14 <UART_EndTransmit_IT>
    return;
 8005d98:	e008      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
      return;
 8005d9a:	bf00      	nop
 8005d9c:	e006      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
    return;
 8005d9e:	bf00      	nop
 8005da0:	e004      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
      return;
 8005da2:	bf00      	nop
 8005da4:	e002      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
      return;
 8005da6:	bf00      	nop
 8005da8:	e000      	b.n	8005dac <HAL_UART_IRQHandler+0x5b8>
    return;
 8005daa:	bf00      	nop
  }

}
 8005dac:	37e8      	adds	r7, #232	; 0xe8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop

08005db4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4ba7      	ldr	r3, [pc, #668]	; (80060bc <UART_SetConfig+0x2c8>)
 8005e20:	4013      	ands	r3, r2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6812      	ldr	r2, [r2, #0]
 8005e26:	6979      	ldr	r1, [r7, #20]
 8005e28:	430b      	orrs	r3, r1
 8005e2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68da      	ldr	r2, [r3, #12]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	697a      	ldr	r2, [r7, #20]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a95      	ldr	r2, [pc, #596]	; (80060c0 <UART_SetConfig+0x2cc>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d120      	bne.n	8005eb2 <UART_SetConfig+0xbe>
 8005e70:	4b94      	ldr	r3, [pc, #592]	; (80060c4 <UART_SetConfig+0x2d0>)
 8005e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	2b03      	cmp	r3, #3
 8005e7c:	d816      	bhi.n	8005eac <UART_SetConfig+0xb8>
 8005e7e:	a201      	add	r2, pc, #4	; (adr r2, 8005e84 <UART_SetConfig+0x90>)
 8005e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e84:	08005e95 	.word	0x08005e95
 8005e88:	08005ea1 	.word	0x08005ea1
 8005e8c:	08005e9b 	.word	0x08005e9b
 8005e90:	08005ea7 	.word	0x08005ea7
 8005e94:	2301      	movs	r3, #1
 8005e96:	77fb      	strb	r3, [r7, #31]
 8005e98:	e14f      	b.n	800613a <UART_SetConfig+0x346>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	77fb      	strb	r3, [r7, #31]
 8005e9e:	e14c      	b.n	800613a <UART_SetConfig+0x346>
 8005ea0:	2304      	movs	r3, #4
 8005ea2:	77fb      	strb	r3, [r7, #31]
 8005ea4:	e149      	b.n	800613a <UART_SetConfig+0x346>
 8005ea6:	2308      	movs	r3, #8
 8005ea8:	77fb      	strb	r3, [r7, #31]
 8005eaa:	e146      	b.n	800613a <UART_SetConfig+0x346>
 8005eac:	2310      	movs	r3, #16
 8005eae:	77fb      	strb	r3, [r7, #31]
 8005eb0:	e143      	b.n	800613a <UART_SetConfig+0x346>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a84      	ldr	r2, [pc, #528]	; (80060c8 <UART_SetConfig+0x2d4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d132      	bne.n	8005f22 <UART_SetConfig+0x12e>
 8005ebc:	4b81      	ldr	r3, [pc, #516]	; (80060c4 <UART_SetConfig+0x2d0>)
 8005ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec2:	f003 030c 	and.w	r3, r3, #12
 8005ec6:	2b0c      	cmp	r3, #12
 8005ec8:	d828      	bhi.n	8005f1c <UART_SetConfig+0x128>
 8005eca:	a201      	add	r2, pc, #4	; (adr r2, 8005ed0 <UART_SetConfig+0xdc>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005f05 	.word	0x08005f05
 8005ed4:	08005f1d 	.word	0x08005f1d
 8005ed8:	08005f1d 	.word	0x08005f1d
 8005edc:	08005f1d 	.word	0x08005f1d
 8005ee0:	08005f11 	.word	0x08005f11
 8005ee4:	08005f1d 	.word	0x08005f1d
 8005ee8:	08005f1d 	.word	0x08005f1d
 8005eec:	08005f1d 	.word	0x08005f1d
 8005ef0:	08005f0b 	.word	0x08005f0b
 8005ef4:	08005f1d 	.word	0x08005f1d
 8005ef8:	08005f1d 	.word	0x08005f1d
 8005efc:	08005f1d 	.word	0x08005f1d
 8005f00:	08005f17 	.word	0x08005f17
 8005f04:	2300      	movs	r3, #0
 8005f06:	77fb      	strb	r3, [r7, #31]
 8005f08:	e117      	b.n	800613a <UART_SetConfig+0x346>
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	77fb      	strb	r3, [r7, #31]
 8005f0e:	e114      	b.n	800613a <UART_SetConfig+0x346>
 8005f10:	2304      	movs	r3, #4
 8005f12:	77fb      	strb	r3, [r7, #31]
 8005f14:	e111      	b.n	800613a <UART_SetConfig+0x346>
 8005f16:	2308      	movs	r3, #8
 8005f18:	77fb      	strb	r3, [r7, #31]
 8005f1a:	e10e      	b.n	800613a <UART_SetConfig+0x346>
 8005f1c:	2310      	movs	r3, #16
 8005f1e:	77fb      	strb	r3, [r7, #31]
 8005f20:	e10b      	b.n	800613a <UART_SetConfig+0x346>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a69      	ldr	r2, [pc, #420]	; (80060cc <UART_SetConfig+0x2d8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d120      	bne.n	8005f6e <UART_SetConfig+0x17a>
 8005f2c:	4b65      	ldr	r3, [pc, #404]	; (80060c4 <UART_SetConfig+0x2d0>)
 8005f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f36:	2b30      	cmp	r3, #48	; 0x30
 8005f38:	d013      	beq.n	8005f62 <UART_SetConfig+0x16e>
 8005f3a:	2b30      	cmp	r3, #48	; 0x30
 8005f3c:	d814      	bhi.n	8005f68 <UART_SetConfig+0x174>
 8005f3e:	2b20      	cmp	r3, #32
 8005f40:	d009      	beq.n	8005f56 <UART_SetConfig+0x162>
 8005f42:	2b20      	cmp	r3, #32
 8005f44:	d810      	bhi.n	8005f68 <UART_SetConfig+0x174>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <UART_SetConfig+0x15c>
 8005f4a:	2b10      	cmp	r3, #16
 8005f4c:	d006      	beq.n	8005f5c <UART_SetConfig+0x168>
 8005f4e:	e00b      	b.n	8005f68 <UART_SetConfig+0x174>
 8005f50:	2300      	movs	r3, #0
 8005f52:	77fb      	strb	r3, [r7, #31]
 8005f54:	e0f1      	b.n	800613a <UART_SetConfig+0x346>
 8005f56:	2302      	movs	r3, #2
 8005f58:	77fb      	strb	r3, [r7, #31]
 8005f5a:	e0ee      	b.n	800613a <UART_SetConfig+0x346>
 8005f5c:	2304      	movs	r3, #4
 8005f5e:	77fb      	strb	r3, [r7, #31]
 8005f60:	e0eb      	b.n	800613a <UART_SetConfig+0x346>
 8005f62:	2308      	movs	r3, #8
 8005f64:	77fb      	strb	r3, [r7, #31]
 8005f66:	e0e8      	b.n	800613a <UART_SetConfig+0x346>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	77fb      	strb	r3, [r7, #31]
 8005f6c:	e0e5      	b.n	800613a <UART_SetConfig+0x346>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a57      	ldr	r2, [pc, #348]	; (80060d0 <UART_SetConfig+0x2dc>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d120      	bne.n	8005fba <UART_SetConfig+0x1c6>
 8005f78:	4b52      	ldr	r3, [pc, #328]	; (80060c4 <UART_SetConfig+0x2d0>)
 8005f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f82:	2bc0      	cmp	r3, #192	; 0xc0
 8005f84:	d013      	beq.n	8005fae <UART_SetConfig+0x1ba>
 8005f86:	2bc0      	cmp	r3, #192	; 0xc0
 8005f88:	d814      	bhi.n	8005fb4 <UART_SetConfig+0x1c0>
 8005f8a:	2b80      	cmp	r3, #128	; 0x80
 8005f8c:	d009      	beq.n	8005fa2 <UART_SetConfig+0x1ae>
 8005f8e:	2b80      	cmp	r3, #128	; 0x80
 8005f90:	d810      	bhi.n	8005fb4 <UART_SetConfig+0x1c0>
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <UART_SetConfig+0x1a8>
 8005f96:	2b40      	cmp	r3, #64	; 0x40
 8005f98:	d006      	beq.n	8005fa8 <UART_SetConfig+0x1b4>
 8005f9a:	e00b      	b.n	8005fb4 <UART_SetConfig+0x1c0>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	77fb      	strb	r3, [r7, #31]
 8005fa0:	e0cb      	b.n	800613a <UART_SetConfig+0x346>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	77fb      	strb	r3, [r7, #31]
 8005fa6:	e0c8      	b.n	800613a <UART_SetConfig+0x346>
 8005fa8:	2304      	movs	r3, #4
 8005faa:	77fb      	strb	r3, [r7, #31]
 8005fac:	e0c5      	b.n	800613a <UART_SetConfig+0x346>
 8005fae:	2308      	movs	r3, #8
 8005fb0:	77fb      	strb	r3, [r7, #31]
 8005fb2:	e0c2      	b.n	800613a <UART_SetConfig+0x346>
 8005fb4:	2310      	movs	r3, #16
 8005fb6:	77fb      	strb	r3, [r7, #31]
 8005fb8:	e0bf      	b.n	800613a <UART_SetConfig+0x346>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a45      	ldr	r2, [pc, #276]	; (80060d4 <UART_SetConfig+0x2e0>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d125      	bne.n	8006010 <UART_SetConfig+0x21c>
 8005fc4:	4b3f      	ldr	r3, [pc, #252]	; (80060c4 <UART_SetConfig+0x2d0>)
 8005fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd2:	d017      	beq.n	8006004 <UART_SetConfig+0x210>
 8005fd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd8:	d817      	bhi.n	800600a <UART_SetConfig+0x216>
 8005fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fde:	d00b      	beq.n	8005ff8 <UART_SetConfig+0x204>
 8005fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe4:	d811      	bhi.n	800600a <UART_SetConfig+0x216>
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <UART_SetConfig+0x1fe>
 8005fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fee:	d006      	beq.n	8005ffe <UART_SetConfig+0x20a>
 8005ff0:	e00b      	b.n	800600a <UART_SetConfig+0x216>
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	77fb      	strb	r3, [r7, #31]
 8005ff6:	e0a0      	b.n	800613a <UART_SetConfig+0x346>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	77fb      	strb	r3, [r7, #31]
 8005ffc:	e09d      	b.n	800613a <UART_SetConfig+0x346>
 8005ffe:	2304      	movs	r3, #4
 8006000:	77fb      	strb	r3, [r7, #31]
 8006002:	e09a      	b.n	800613a <UART_SetConfig+0x346>
 8006004:	2308      	movs	r3, #8
 8006006:	77fb      	strb	r3, [r7, #31]
 8006008:	e097      	b.n	800613a <UART_SetConfig+0x346>
 800600a:	2310      	movs	r3, #16
 800600c:	77fb      	strb	r3, [r7, #31]
 800600e:	e094      	b.n	800613a <UART_SetConfig+0x346>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a30      	ldr	r2, [pc, #192]	; (80060d8 <UART_SetConfig+0x2e4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d125      	bne.n	8006066 <UART_SetConfig+0x272>
 800601a:	4b2a      	ldr	r3, [pc, #168]	; (80060c4 <UART_SetConfig+0x2d0>)
 800601c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006020:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006024:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006028:	d017      	beq.n	800605a <UART_SetConfig+0x266>
 800602a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800602e:	d817      	bhi.n	8006060 <UART_SetConfig+0x26c>
 8006030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006034:	d00b      	beq.n	800604e <UART_SetConfig+0x25a>
 8006036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800603a:	d811      	bhi.n	8006060 <UART_SetConfig+0x26c>
 800603c:	2b00      	cmp	r3, #0
 800603e:	d003      	beq.n	8006048 <UART_SetConfig+0x254>
 8006040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006044:	d006      	beq.n	8006054 <UART_SetConfig+0x260>
 8006046:	e00b      	b.n	8006060 <UART_SetConfig+0x26c>
 8006048:	2301      	movs	r3, #1
 800604a:	77fb      	strb	r3, [r7, #31]
 800604c:	e075      	b.n	800613a <UART_SetConfig+0x346>
 800604e:	2302      	movs	r3, #2
 8006050:	77fb      	strb	r3, [r7, #31]
 8006052:	e072      	b.n	800613a <UART_SetConfig+0x346>
 8006054:	2304      	movs	r3, #4
 8006056:	77fb      	strb	r3, [r7, #31]
 8006058:	e06f      	b.n	800613a <UART_SetConfig+0x346>
 800605a:	2308      	movs	r3, #8
 800605c:	77fb      	strb	r3, [r7, #31]
 800605e:	e06c      	b.n	800613a <UART_SetConfig+0x346>
 8006060:	2310      	movs	r3, #16
 8006062:	77fb      	strb	r3, [r7, #31]
 8006064:	e069      	b.n	800613a <UART_SetConfig+0x346>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a1c      	ldr	r2, [pc, #112]	; (80060dc <UART_SetConfig+0x2e8>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d137      	bne.n	80060e0 <UART_SetConfig+0x2ec>
 8006070:	4b14      	ldr	r3, [pc, #80]	; (80060c4 <UART_SetConfig+0x2d0>)
 8006072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006076:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800607a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800607e:	d017      	beq.n	80060b0 <UART_SetConfig+0x2bc>
 8006080:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006084:	d817      	bhi.n	80060b6 <UART_SetConfig+0x2c2>
 8006086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800608a:	d00b      	beq.n	80060a4 <UART_SetConfig+0x2b0>
 800608c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006090:	d811      	bhi.n	80060b6 <UART_SetConfig+0x2c2>
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <UART_SetConfig+0x2aa>
 8006096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800609a:	d006      	beq.n	80060aa <UART_SetConfig+0x2b6>
 800609c:	e00b      	b.n	80060b6 <UART_SetConfig+0x2c2>
 800609e:	2300      	movs	r3, #0
 80060a0:	77fb      	strb	r3, [r7, #31]
 80060a2:	e04a      	b.n	800613a <UART_SetConfig+0x346>
 80060a4:	2302      	movs	r3, #2
 80060a6:	77fb      	strb	r3, [r7, #31]
 80060a8:	e047      	b.n	800613a <UART_SetConfig+0x346>
 80060aa:	2304      	movs	r3, #4
 80060ac:	77fb      	strb	r3, [r7, #31]
 80060ae:	e044      	b.n	800613a <UART_SetConfig+0x346>
 80060b0:	2308      	movs	r3, #8
 80060b2:	77fb      	strb	r3, [r7, #31]
 80060b4:	e041      	b.n	800613a <UART_SetConfig+0x346>
 80060b6:	2310      	movs	r3, #16
 80060b8:	77fb      	strb	r3, [r7, #31]
 80060ba:	e03e      	b.n	800613a <UART_SetConfig+0x346>
 80060bc:	efff69f3 	.word	0xefff69f3
 80060c0:	40011000 	.word	0x40011000
 80060c4:	40023800 	.word	0x40023800
 80060c8:	40004400 	.word	0x40004400
 80060cc:	40004800 	.word	0x40004800
 80060d0:	40004c00 	.word	0x40004c00
 80060d4:	40005000 	.word	0x40005000
 80060d8:	40011400 	.word	0x40011400
 80060dc:	40007800 	.word	0x40007800
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a71      	ldr	r2, [pc, #452]	; (80062ac <UART_SetConfig+0x4b8>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d125      	bne.n	8006136 <UART_SetConfig+0x342>
 80060ea:	4b71      	ldr	r3, [pc, #452]	; (80062b0 <UART_SetConfig+0x4bc>)
 80060ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80060f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060f8:	d017      	beq.n	800612a <UART_SetConfig+0x336>
 80060fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060fe:	d817      	bhi.n	8006130 <UART_SetConfig+0x33c>
 8006100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006104:	d00b      	beq.n	800611e <UART_SetConfig+0x32a>
 8006106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800610a:	d811      	bhi.n	8006130 <UART_SetConfig+0x33c>
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <UART_SetConfig+0x324>
 8006110:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006114:	d006      	beq.n	8006124 <UART_SetConfig+0x330>
 8006116:	e00b      	b.n	8006130 <UART_SetConfig+0x33c>
 8006118:	2300      	movs	r3, #0
 800611a:	77fb      	strb	r3, [r7, #31]
 800611c:	e00d      	b.n	800613a <UART_SetConfig+0x346>
 800611e:	2302      	movs	r3, #2
 8006120:	77fb      	strb	r3, [r7, #31]
 8006122:	e00a      	b.n	800613a <UART_SetConfig+0x346>
 8006124:	2304      	movs	r3, #4
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	e007      	b.n	800613a <UART_SetConfig+0x346>
 800612a:	2308      	movs	r3, #8
 800612c:	77fb      	strb	r3, [r7, #31]
 800612e:	e004      	b.n	800613a <UART_SetConfig+0x346>
 8006130:	2310      	movs	r3, #16
 8006132:	77fb      	strb	r3, [r7, #31]
 8006134:	e001      	b.n	800613a <UART_SetConfig+0x346>
 8006136:	2310      	movs	r3, #16
 8006138:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006142:	d15a      	bne.n	80061fa <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006144:	7ffb      	ldrb	r3, [r7, #31]
 8006146:	2b08      	cmp	r3, #8
 8006148:	d827      	bhi.n	800619a <UART_SetConfig+0x3a6>
 800614a:	a201      	add	r2, pc, #4	; (adr r2, 8006150 <UART_SetConfig+0x35c>)
 800614c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006150:	08006175 	.word	0x08006175
 8006154:	0800617d 	.word	0x0800617d
 8006158:	08006185 	.word	0x08006185
 800615c:	0800619b 	.word	0x0800619b
 8006160:	0800618b 	.word	0x0800618b
 8006164:	0800619b 	.word	0x0800619b
 8006168:	0800619b 	.word	0x0800619b
 800616c:	0800619b 	.word	0x0800619b
 8006170:	08006193 	.word	0x08006193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006174:	f7fe f80e 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8006178:	61b8      	str	r0, [r7, #24]
        break;
 800617a:	e013      	b.n	80061a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800617c:	f7fe f81e 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 8006180:	61b8      	str	r0, [r7, #24]
        break;
 8006182:	e00f      	b.n	80061a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006184:	4b4b      	ldr	r3, [pc, #300]	; (80062b4 <UART_SetConfig+0x4c0>)
 8006186:	61bb      	str	r3, [r7, #24]
        break;
 8006188:	e00c      	b.n	80061a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800618a:	f7fd ff15 	bl	8003fb8 <HAL_RCC_GetSysClockFreq>
 800618e:	61b8      	str	r0, [r7, #24]
        break;
 8006190:	e008      	b.n	80061a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006196:	61bb      	str	r3, [r7, #24]
        break;
 8006198:	e004      	b.n	80061a4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800619a:	2300      	movs	r3, #0
 800619c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	77bb      	strb	r3, [r7, #30]
        break;
 80061a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d074      	beq.n	8006294 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	005a      	lsls	r2, r3, #1
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	085b      	lsrs	r3, r3, #1
 80061b4:	441a      	add	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80061be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	2b0f      	cmp	r3, #15
 80061c4:	d916      	bls.n	80061f4 <UART_SetConfig+0x400>
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061cc:	d212      	bcs.n	80061f4 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	f023 030f 	bic.w	r3, r3, #15
 80061d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	085b      	lsrs	r3, r3, #1
 80061dc:	b29b      	uxth	r3, r3
 80061de:	f003 0307 	and.w	r3, r3, #7
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	89fb      	ldrh	r3, [r7, #14]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	89fa      	ldrh	r2, [r7, #14]
 80061f0:	60da      	str	r2, [r3, #12]
 80061f2:	e04f      	b.n	8006294 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	77bb      	strb	r3, [r7, #30]
 80061f8:	e04c      	b.n	8006294 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061fa:	7ffb      	ldrb	r3, [r7, #31]
 80061fc:	2b08      	cmp	r3, #8
 80061fe:	d828      	bhi.n	8006252 <UART_SetConfig+0x45e>
 8006200:	a201      	add	r2, pc, #4	; (adr r2, 8006208 <UART_SetConfig+0x414>)
 8006202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006206:	bf00      	nop
 8006208:	0800622d 	.word	0x0800622d
 800620c:	08006235 	.word	0x08006235
 8006210:	0800623d 	.word	0x0800623d
 8006214:	08006253 	.word	0x08006253
 8006218:	08006243 	.word	0x08006243
 800621c:	08006253 	.word	0x08006253
 8006220:	08006253 	.word	0x08006253
 8006224:	08006253 	.word	0x08006253
 8006228:	0800624b 	.word	0x0800624b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800622c:	f7fd ffb2 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8006230:	61b8      	str	r0, [r7, #24]
        break;
 8006232:	e013      	b.n	800625c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006234:	f7fd ffc2 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 8006238:	61b8      	str	r0, [r7, #24]
        break;
 800623a:	e00f      	b.n	800625c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800623c:	4b1d      	ldr	r3, [pc, #116]	; (80062b4 <UART_SetConfig+0x4c0>)
 800623e:	61bb      	str	r3, [r7, #24]
        break;
 8006240:	e00c      	b.n	800625c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006242:	f7fd feb9 	bl	8003fb8 <HAL_RCC_GetSysClockFreq>
 8006246:	61b8      	str	r0, [r7, #24]
        break;
 8006248:	e008      	b.n	800625c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800624a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800624e:	61bb      	str	r3, [r7, #24]
        break;
 8006250:	e004      	b.n	800625c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	77bb      	strb	r3, [r7, #30]
        break;
 800625a:	bf00      	nop
    }

    if (pclk != 0U)
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d018      	beq.n	8006294 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	085a      	lsrs	r2, r3, #1
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	441a      	add	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	fbb2 f3f3 	udiv	r3, r2, r3
 8006274:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	2b0f      	cmp	r3, #15
 800627a:	d909      	bls.n	8006290 <UART_SetConfig+0x49c>
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006282:	d205      	bcs.n	8006290 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	b29a      	uxth	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	60da      	str	r2, [r3, #12]
 800628e:	e001      	b.n	8006294 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80062a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3720      	adds	r7, #32
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40007c00 	.word	0x40007c00
 80062b0:	40023800 	.word	0x40023800
 80062b4:	00f42400 	.word	0x00f42400

080062b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	430a      	orrs	r2, r1
 8006302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00a      	beq.n	8006326 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	430a      	orrs	r2, r1
 8006324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632a:	f003 0308 	and.w	r3, r3, #8
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00a      	beq.n	800636a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636e:	f003 0320 	and.w	r3, r3, #32
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00a      	beq.n	800638c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d01a      	beq.n	80063ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063b6:	d10a      	bne.n	80063ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00a      	beq.n	80063f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	605a      	str	r2, [r3, #4]
  }
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af02      	add	r7, sp, #8
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800640c:	f7fc f938 	bl	8002680 <HAL_GetTick>
 8006410:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	2b08      	cmp	r3, #8
 800641e:	d10e      	bne.n	800643e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006420:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f82d 	bl	800648e <UART_WaitOnFlagUntilTimeout>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d001      	beq.n	800643e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e023      	b.n	8006486 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	2b04      	cmp	r3, #4
 800644a:	d10e      	bne.n	800646a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800644c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f817 	bl	800648e <UART_WaitOnFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e00d      	b.n	8006486 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2220      	movs	r2, #32
 800646e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2220      	movs	r2, #32
 8006474:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b09c      	sub	sp, #112	; 0x70
 8006492:	af00      	add	r7, sp, #0
 8006494:	60f8      	str	r0, [r7, #12]
 8006496:	60b9      	str	r1, [r7, #8]
 8006498:	603b      	str	r3, [r7, #0]
 800649a:	4613      	mov	r3, r2
 800649c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800649e:	e0a5      	b.n	80065ec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a6:	f000 80a1 	beq.w	80065ec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064aa:	f7fc f8e9 	bl	8002680 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d302      	bcc.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80064ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d13e      	bne.n	800653e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064c8:	e853 3f00 	ldrex	r3, [r3]
 80064cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064d4:	667b      	str	r3, [r7, #100]	; 0x64
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064e0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80064e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80064ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1e6      	bne.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	3308      	adds	r3, #8
 80064f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064fc:	e853 3f00 	ldrex	r3, [r3]
 8006500:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006504:	f023 0301 	bic.w	r3, r3, #1
 8006508:	663b      	str	r3, [r7, #96]	; 0x60
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3308      	adds	r3, #8
 8006510:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006512:	64ba      	str	r2, [r7, #72]	; 0x48
 8006514:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006518:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800651a:	e841 2300 	strex	r3, r2, [r1]
 800651e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006520:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1e5      	bne.n	80064f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2220      	movs	r2, #32
 800652a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2220      	movs	r2, #32
 8006530:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e067      	b.n	800660e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d04f      	beq.n	80065ec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006556:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800655a:	d147      	bne.n	80065ec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006564:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656e:	e853 3f00 	ldrex	r3, [r3]
 8006572:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800657a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	461a      	mov	r2, r3
 8006582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006584:	637b      	str	r3, [r7, #52]	; 0x34
 8006586:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006588:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800658a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800658c:	e841 2300 	strex	r3, r2, [r1]
 8006590:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1e6      	bne.n	8006566 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3308      	adds	r3, #8
 800659e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	e853 3f00 	ldrex	r3, [r3]
 80065a6:	613b      	str	r3, [r7, #16]
   return(result);
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3308      	adds	r3, #8
 80065b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065b8:	623a      	str	r2, [r7, #32]
 80065ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065bc:	69f9      	ldr	r1, [r7, #28]
 80065be:	6a3a      	ldr	r2, [r7, #32]
 80065c0:	e841 2300 	strex	r3, r2, [r1]
 80065c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e5      	bne.n	8006598 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2220      	movs	r2, #32
 80065d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2220      	movs	r2, #32
 80065dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e010      	b.n	800660e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69da      	ldr	r2, [r3, #28]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	4013      	ands	r3, r2
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	bf0c      	ite	eq
 80065fc:	2301      	moveq	r3, #1
 80065fe:	2300      	movne	r3, #0
 8006600:	b2db      	uxtb	r3, r3
 8006602:	461a      	mov	r2, r3
 8006604:	79fb      	ldrb	r3, [r7, #7]
 8006606:	429a      	cmp	r2, r3
 8006608:	f43f af4a 	beq.w	80064a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3770      	adds	r7, #112	; 0x70
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006618:	b480      	push	{r7}
 800661a:	b097      	sub	sp, #92	; 0x5c
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	88fa      	ldrh	r2, [r7, #6]
 8006630:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	88fa      	ldrh	r2, [r7, #6]
 8006638:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800664a:	d10e      	bne.n	800666a <UART_Start_Receive_IT+0x52>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d105      	bne.n	8006660 <UART_Start_Receive_IT+0x48>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f240 12ff 	movw	r2, #511	; 0x1ff
 800665a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800665e:	e02d      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	22ff      	movs	r2, #255	; 0xff
 8006664:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006668:	e028      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10d      	bne.n	800668e <UART_Start_Receive_IT+0x76>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d104      	bne.n	8006684 <UART_Start_Receive_IT+0x6c>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	22ff      	movs	r2, #255	; 0xff
 800667e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006682:	e01b      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	227f      	movs	r2, #127	; 0x7f
 8006688:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800668c:	e016      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006696:	d10d      	bne.n	80066b4 <UART_Start_Receive_IT+0x9c>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <UART_Start_Receive_IT+0x92>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	227f      	movs	r2, #127	; 0x7f
 80066a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80066a8:	e008      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	223f      	movs	r2, #63	; 0x3f
 80066ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80066b2:	e003      	b.n	80066bc <UART_Start_Receive_IT+0xa4>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2222      	movs	r2, #34	; 0x22
 80066c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3308      	adds	r3, #8
 80066d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d4:	e853 3f00 	ldrex	r3, [r3]
 80066d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066dc:	f043 0301 	orr.w	r3, r3, #1
 80066e0:	657b      	str	r3, [r7, #84]	; 0x54
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3308      	adds	r3, #8
 80066e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80066ea:	64ba      	str	r2, [r7, #72]	; 0x48
 80066ec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80066f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80066f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e5      	bne.n	80066ca <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006706:	d107      	bne.n	8006718 <UART_Start_Receive_IT+0x100>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	691b      	ldr	r3, [r3, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d103      	bne.n	8006718 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	4a24      	ldr	r2, [pc, #144]	; (80067a4 <UART_Start_Receive_IT+0x18c>)
 8006714:	665a      	str	r2, [r3, #100]	; 0x64
 8006716:	e002      	b.n	800671e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	4a23      	ldr	r2, [pc, #140]	; (80067a8 <UART_Start_Receive_IT+0x190>)
 800671c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d019      	beq.n	8006762 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006736:	e853 3f00 	ldrex	r3, [r3]
 800673a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006742:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	461a      	mov	r2, r3
 800674a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800674c:	637b      	str	r3, [r7, #52]	; 0x34
 800674e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006754:	e841 2300 	strex	r3, r2, [r1]
 8006758:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800675a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1e6      	bne.n	800672e <UART_Start_Receive_IT+0x116>
 8006760:	e018      	b.n	8006794 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	613b      	str	r3, [r7, #16]
   return(result);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f043 0320 	orr.w	r3, r3, #32
 8006776:	653b      	str	r3, [r7, #80]	; 0x50
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	461a      	mov	r2, r3
 800677e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006780:	623b      	str	r3, [r7, #32]
 8006782:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006784:	69f9      	ldr	r1, [r7, #28]
 8006786:	6a3a      	ldr	r2, [r7, #32]
 8006788:	e841 2300 	strex	r3, r2, [r1]
 800678c:	61bb      	str	r3, [r7, #24]
   return(result);
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1e6      	bne.n	8006762 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	375c      	adds	r7, #92	; 0x5c
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	08006bc5 	.word	0x08006bc5
 80067a8:	08006a69 	.word	0x08006a69

080067ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b095      	sub	sp, #84	; 0x54
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067bc:	e853 3f00 	ldrex	r3, [r3]
 80067c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	461a      	mov	r2, r3
 80067d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d2:	643b      	str	r3, [r7, #64]	; 0x40
 80067d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80067d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067da:	e841 2300 	strex	r3, r2, [r1]
 80067de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1e6      	bne.n	80067b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3308      	adds	r3, #8
 80067ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	e853 3f00 	ldrex	r3, [r3]
 80067f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	f023 0301 	bic.w	r3, r3, #1
 80067fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3308      	adds	r3, #8
 8006804:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006806:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006808:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800680c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800680e:	e841 2300 	strex	r3, r2, [r1]
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1e5      	bne.n	80067e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800681e:	2b01      	cmp	r3, #1
 8006820:	d118      	bne.n	8006854 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	e853 3f00 	ldrex	r3, [r3]
 800682e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f023 0310 	bic.w	r3, r3, #16
 8006836:	647b      	str	r3, [r7, #68]	; 0x44
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006840:	61bb      	str	r3, [r7, #24]
 8006842:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006844:	6979      	ldr	r1, [r7, #20]
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	e841 2300 	strex	r3, r2, [r1]
 800684c:	613b      	str	r3, [r7, #16]
   return(result);
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1e6      	bne.n	8006822 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2220      	movs	r2, #32
 8006858:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006866:	bf00      	nop
 8006868:	3754      	adds	r7, #84	; 0x54
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr

08006872 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b084      	sub	sp, #16
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f7ff fa8f 	bl	8005db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006896:	bf00      	nop
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}

0800689e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800689e:	b480      	push	{r7}
 80068a0:	b08f      	sub	sp, #60	; 0x3c
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068aa:	2b21      	cmp	r3, #33	; 0x21
 80068ac:	d14c      	bne.n	8006948 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d132      	bne.n	8006920 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068ce:	637b      	str	r3, [r7, #52]	; 0x34
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068da:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e6      	bne.n	80068ba <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	e853 3f00 	ldrex	r3, [r3]
 80068f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006900:	633b      	str	r3, [r7, #48]	; 0x30
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	61bb      	str	r3, [r7, #24]
 800690c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690e:	6979      	ldr	r1, [r7, #20]
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	e841 2300 	strex	r3, r2, [r1]
 8006916:	613b      	str	r3, [r7, #16]
   return(result);
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1e6      	bne.n	80068ec <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800691e:	e013      	b.n	8006948 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006924:	781a      	ldrb	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800693c:	b29b      	uxth	r3, r3
 800693e:	3b01      	subs	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006948:	bf00      	nop
 800694a:	373c      	adds	r7, #60	; 0x3c
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006954:	b480      	push	{r7}
 8006956:	b091      	sub	sp, #68	; 0x44
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006960:	2b21      	cmp	r3, #33	; 0x21
 8006962:	d151      	bne.n	8006a08 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800696a:	b29b      	uxth	r3, r3
 800696c:	2b00      	cmp	r3, #0
 800696e:	d132      	bne.n	80069d6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	623b      	str	r3, [r7, #32]
   return(result);
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006984:	63bb      	str	r3, [r7, #56]	; 0x38
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698e:	633b      	str	r3, [r7, #48]	; 0x30
 8006990:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006996:	e841 2300 	strex	r3, r2, [r1]
 800699a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800699c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1e6      	bne.n	8006970 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	e853 3f00 	ldrex	r3, [r3]
 80069ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069b6:	637b      	str	r3, [r7, #52]	; 0x34
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	461a      	mov	r2, r3
 80069be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069c0:	61fb      	str	r3, [r7, #28]
 80069c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c4:	69b9      	ldr	r1, [r7, #24]
 80069c6:	69fa      	ldr	r2, [r7, #28]
 80069c8:	e841 2300 	strex	r3, r2, [r1]
 80069cc:	617b      	str	r3, [r7, #20]
   return(result);
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1e6      	bne.n	80069a2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80069d4:	e018      	b.n	8006a08 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069da:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80069dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069ea:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f0:	1c9a      	adds	r2, r3, #2
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006a08:	bf00      	nop
 8006a0a:	3744      	adds	r7, #68	; 0x44
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b088      	sub	sp, #32
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a30:	61fb      	str	r3, [r7, #28]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	461a      	mov	r2, r3
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	61bb      	str	r3, [r7, #24]
 8006a3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6979      	ldr	r1, [r7, #20]
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	613b      	str	r3, [r7, #16]
   return(result);
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e6      	bne.n	8006a1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2220      	movs	r2, #32
 8006a52:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fb fd5c 	bl	8002518 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a60:	bf00      	nop
 8006a62:	3720      	adds	r7, #32
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b096      	sub	sp, #88	; 0x58
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006a76:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a7e:	2b22      	cmp	r3, #34	; 0x22
 8006a80:	f040 8094 	bne.w	8006bac <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a8e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006a92:	b2d9      	uxtb	r1, r3
 8006a94:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9e:	400a      	ands	r2, r1
 8006aa0:	b2d2      	uxtb	r2, r2
 8006aa2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d177      	bne.n	8006bbc <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006adc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ae0:	653b      	str	r3, [r7, #80]	; 0x50
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aea:	647b      	str	r3, [r7, #68]	; 0x44
 8006aec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006af0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006af2:	e841 2300 	strex	r3, r2, [r1]
 8006af6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1e6      	bne.n	8006acc <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3308      	adds	r3, #8
 8006b04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	f023 0301 	bic.w	r3, r3, #1
 8006b14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b1e:	633a      	str	r2, [r7, #48]	; 0x30
 8006b20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b26:	e841 2300 	strex	r3, r2, [r1]
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1e5      	bne.n	8006afe <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d12e      	bne.n	8006ba4 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	e853 3f00 	ldrex	r3, [r3]
 8006b58:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f023 0310 	bic.w	r3, r3, #16
 8006b60:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b6a:	61fb      	str	r3, [r7, #28]
 8006b6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6e:	69b9      	ldr	r1, [r7, #24]
 8006b70:	69fa      	ldr	r2, [r7, #28]
 8006b72:	e841 2300 	strex	r3, r2, [r1]
 8006b76:	617b      	str	r3, [r7, #20]
   return(result);
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1e6      	bne.n	8006b4c <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b10      	cmp	r3, #16
 8006b8a:	d103      	bne.n	8006b94 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2210      	movs	r2, #16
 8006b92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7ff f913 	bl	8005dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ba2:	e00b      	b.n	8006bbc <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f7fb fc5b 	bl	8002460 <HAL_UART_RxCpltCallback>
}
 8006baa:	e007      	b.n	8006bbc <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699a      	ldr	r2, [r3, #24]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f042 0208 	orr.w	r2, r2, #8
 8006bba:	619a      	str	r2, [r3, #24]
}
 8006bbc:	bf00      	nop
 8006bbe:	3758      	adds	r7, #88	; 0x58
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b096      	sub	sp, #88	; 0x58
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006bd2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bda:	2b22      	cmp	r3, #34	; 0x22
 8006bdc:	f040 8094 	bne.w	8006d08 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bee:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006bf0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006bf4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bfe:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c04:	1c9a      	adds	r2, r3, #2
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	3b01      	subs	r3, #1
 8006c14:	b29a      	uxth	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d177      	bne.n	8006d18 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c30:	e853 3f00 	ldrex	r3, [r3]
 8006c34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	461a      	mov	r2, r3
 8006c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c46:	643b      	str	r3, [r7, #64]	; 0x40
 8006c48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c4e:	e841 2300 	strex	r3, r2, [r1]
 8006c52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d1e6      	bne.n	8006c28 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3308      	adds	r3, #8
 8006c60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	e853 3f00 	ldrex	r3, [r3]
 8006c68:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	f023 0301 	bic.w	r3, r3, #1
 8006c70:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	3308      	adds	r3, #8
 8006c78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c82:	e841 2300 	strex	r3, r2, [r1]
 8006c86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1e5      	bne.n	8006c5a <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2220      	movs	r2, #32
 8006c92:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d12e      	bne.n	8006d00 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f023 0310 	bic.w	r3, r3, #16
 8006cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cc6:	61bb      	str	r3, [r7, #24]
 8006cc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cca:	6979      	ldr	r1, [r7, #20]
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	e841 2300 	strex	r3, r2, [r1]
 8006cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1e6      	bne.n	8006ca8 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	f003 0310 	and.w	r3, r3, #16
 8006ce4:	2b10      	cmp	r3, #16
 8006ce6:	d103      	bne.n	8006cf0 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2210      	movs	r2, #16
 8006cee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f7ff f865 	bl	8005dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006cfe:	e00b      	b.n	8006d18 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7fb fbad 	bl	8002460 <HAL_UART_RxCpltCallback>
}
 8006d06:	e007      	b.n	8006d18 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699a      	ldr	r2, [r3, #24]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0208 	orr.w	r2, r2, #8
 8006d16:	619a      	str	r2, [r3, #24]
}
 8006d18:	bf00      	nop
 8006d1a:	3758      	adds	r7, #88	; 0x58
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <__errno>:
 8006d20:	4b01      	ldr	r3, [pc, #4]	; (8006d28 <__errno+0x8>)
 8006d22:	6818      	ldr	r0, [r3, #0]
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	20000068 	.word	0x20000068

08006d2c <__libc_init_array>:
 8006d2c:	b570      	push	{r4, r5, r6, lr}
 8006d2e:	4d0d      	ldr	r5, [pc, #52]	; (8006d64 <__libc_init_array+0x38>)
 8006d30:	4c0d      	ldr	r4, [pc, #52]	; (8006d68 <__libc_init_array+0x3c>)
 8006d32:	1b64      	subs	r4, r4, r5
 8006d34:	10a4      	asrs	r4, r4, #2
 8006d36:	2600      	movs	r6, #0
 8006d38:	42a6      	cmp	r6, r4
 8006d3a:	d109      	bne.n	8006d50 <__libc_init_array+0x24>
 8006d3c:	4d0b      	ldr	r5, [pc, #44]	; (8006d6c <__libc_init_array+0x40>)
 8006d3e:	4c0c      	ldr	r4, [pc, #48]	; (8006d70 <__libc_init_array+0x44>)
 8006d40:	f004 ffc4 	bl	800bccc <_init>
 8006d44:	1b64      	subs	r4, r4, r5
 8006d46:	10a4      	asrs	r4, r4, #2
 8006d48:	2600      	movs	r6, #0
 8006d4a:	42a6      	cmp	r6, r4
 8006d4c:	d105      	bne.n	8006d5a <__libc_init_array+0x2e>
 8006d4e:	bd70      	pop	{r4, r5, r6, pc}
 8006d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d54:	4798      	blx	r3
 8006d56:	3601      	adds	r6, #1
 8006d58:	e7ee      	b.n	8006d38 <__libc_init_array+0xc>
 8006d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d5e:	4798      	blx	r3
 8006d60:	3601      	adds	r6, #1
 8006d62:	e7f2      	b.n	8006d4a <__libc_init_array+0x1e>
 8006d64:	0800c904 	.word	0x0800c904
 8006d68:	0800c904 	.word	0x0800c904
 8006d6c:	0800c904 	.word	0x0800c904
 8006d70:	0800c908 	.word	0x0800c908

08006d74 <memset>:
 8006d74:	4402      	add	r2, r0
 8006d76:	4603      	mov	r3, r0
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d100      	bne.n	8006d7e <memset+0xa>
 8006d7c:	4770      	bx	lr
 8006d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d82:	e7f9      	b.n	8006d78 <memset+0x4>

08006d84 <__cvt>:
 8006d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d86:	ed2d 8b02 	vpush	{d8}
 8006d8a:	eeb0 8b40 	vmov.f64	d8, d0
 8006d8e:	b085      	sub	sp, #20
 8006d90:	4617      	mov	r7, r2
 8006d92:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006d94:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006d96:	ee18 2a90 	vmov	r2, s17
 8006d9a:	f025 0520 	bic.w	r5, r5, #32
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	bfb6      	itet	lt
 8006da2:	222d      	movlt	r2, #45	; 0x2d
 8006da4:	2200      	movge	r2, #0
 8006da6:	eeb1 8b40 	vneglt.f64	d8, d0
 8006daa:	2d46      	cmp	r5, #70	; 0x46
 8006dac:	460c      	mov	r4, r1
 8006dae:	701a      	strb	r2, [r3, #0]
 8006db0:	d004      	beq.n	8006dbc <__cvt+0x38>
 8006db2:	2d45      	cmp	r5, #69	; 0x45
 8006db4:	d100      	bne.n	8006db8 <__cvt+0x34>
 8006db6:	3401      	adds	r4, #1
 8006db8:	2102      	movs	r1, #2
 8006dba:	e000      	b.n	8006dbe <__cvt+0x3a>
 8006dbc:	2103      	movs	r1, #3
 8006dbe:	ab03      	add	r3, sp, #12
 8006dc0:	9301      	str	r3, [sp, #4]
 8006dc2:	ab02      	add	r3, sp, #8
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	4622      	mov	r2, r4
 8006dc8:	4633      	mov	r3, r6
 8006dca:	eeb0 0b48 	vmov.f64	d0, d8
 8006dce:	f001 fe07 	bl	80089e0 <_dtoa_r>
 8006dd2:	2d47      	cmp	r5, #71	; 0x47
 8006dd4:	d109      	bne.n	8006dea <__cvt+0x66>
 8006dd6:	07fb      	lsls	r3, r7, #31
 8006dd8:	d407      	bmi.n	8006dea <__cvt+0x66>
 8006dda:	9b03      	ldr	r3, [sp, #12]
 8006ddc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006dde:	1a1b      	subs	r3, r3, r0
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	b005      	add	sp, #20
 8006de4:	ecbd 8b02 	vpop	{d8}
 8006de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dea:	2d46      	cmp	r5, #70	; 0x46
 8006dec:	eb00 0204 	add.w	r2, r0, r4
 8006df0:	d10c      	bne.n	8006e0c <__cvt+0x88>
 8006df2:	7803      	ldrb	r3, [r0, #0]
 8006df4:	2b30      	cmp	r3, #48	; 0x30
 8006df6:	d107      	bne.n	8006e08 <__cvt+0x84>
 8006df8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e00:	bf1c      	itt	ne
 8006e02:	f1c4 0401 	rsbne	r4, r4, #1
 8006e06:	6034      	strne	r4, [r6, #0]
 8006e08:	6833      	ldr	r3, [r6, #0]
 8006e0a:	441a      	add	r2, r3
 8006e0c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e14:	bf08      	it	eq
 8006e16:	9203      	streq	r2, [sp, #12]
 8006e18:	2130      	movs	r1, #48	; 0x30
 8006e1a:	9b03      	ldr	r3, [sp, #12]
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d2dc      	bcs.n	8006dda <__cvt+0x56>
 8006e20:	1c5c      	adds	r4, r3, #1
 8006e22:	9403      	str	r4, [sp, #12]
 8006e24:	7019      	strb	r1, [r3, #0]
 8006e26:	e7f8      	b.n	8006e1a <__cvt+0x96>

08006e28 <__exponent>:
 8006e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2900      	cmp	r1, #0
 8006e2e:	bfb8      	it	lt
 8006e30:	4249      	neglt	r1, r1
 8006e32:	f803 2b02 	strb.w	r2, [r3], #2
 8006e36:	bfb4      	ite	lt
 8006e38:	222d      	movlt	r2, #45	; 0x2d
 8006e3a:	222b      	movge	r2, #43	; 0x2b
 8006e3c:	2909      	cmp	r1, #9
 8006e3e:	7042      	strb	r2, [r0, #1]
 8006e40:	dd2a      	ble.n	8006e98 <__exponent+0x70>
 8006e42:	f10d 0407 	add.w	r4, sp, #7
 8006e46:	46a4      	mov	ip, r4
 8006e48:	270a      	movs	r7, #10
 8006e4a:	46a6      	mov	lr, r4
 8006e4c:	460a      	mov	r2, r1
 8006e4e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e52:	fb07 1516 	mls	r5, r7, r6, r1
 8006e56:	3530      	adds	r5, #48	; 0x30
 8006e58:	2a63      	cmp	r2, #99	; 0x63
 8006e5a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006e5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006e62:	4631      	mov	r1, r6
 8006e64:	dcf1      	bgt.n	8006e4a <__exponent+0x22>
 8006e66:	3130      	adds	r1, #48	; 0x30
 8006e68:	f1ae 0502 	sub.w	r5, lr, #2
 8006e6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006e70:	1c44      	adds	r4, r0, #1
 8006e72:	4629      	mov	r1, r5
 8006e74:	4561      	cmp	r1, ip
 8006e76:	d30a      	bcc.n	8006e8e <__exponent+0x66>
 8006e78:	f10d 0209 	add.w	r2, sp, #9
 8006e7c:	eba2 020e 	sub.w	r2, r2, lr
 8006e80:	4565      	cmp	r5, ip
 8006e82:	bf88      	it	hi
 8006e84:	2200      	movhi	r2, #0
 8006e86:	4413      	add	r3, r2
 8006e88:	1a18      	subs	r0, r3, r0
 8006e8a:	b003      	add	sp, #12
 8006e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e92:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006e96:	e7ed      	b.n	8006e74 <__exponent+0x4c>
 8006e98:	2330      	movs	r3, #48	; 0x30
 8006e9a:	3130      	adds	r1, #48	; 0x30
 8006e9c:	7083      	strb	r3, [r0, #2]
 8006e9e:	70c1      	strb	r1, [r0, #3]
 8006ea0:	1d03      	adds	r3, r0, #4
 8006ea2:	e7f1      	b.n	8006e88 <__exponent+0x60>
 8006ea4:	0000      	movs	r0, r0
	...

08006ea8 <_printf_float>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	b08b      	sub	sp, #44	; 0x2c
 8006eae:	460c      	mov	r4, r1
 8006eb0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006eb4:	4616      	mov	r6, r2
 8006eb6:	461f      	mov	r7, r3
 8006eb8:	4605      	mov	r5, r0
 8006eba:	f002 fe83 	bl	8009bc4 <_localeconv_r>
 8006ebe:	f8d0 b000 	ldr.w	fp, [r0]
 8006ec2:	4658      	mov	r0, fp
 8006ec4:	f7f9 f9c6 	bl	8000254 <strlen>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9308      	str	r3, [sp, #32]
 8006ecc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ed0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006ed4:	6822      	ldr	r2, [r4, #0]
 8006ed6:	3307      	adds	r3, #7
 8006ed8:	f023 0307 	bic.w	r3, r3, #7
 8006edc:	f103 0108 	add.w	r1, r3, #8
 8006ee0:	f8c8 1000 	str.w	r1, [r8]
 8006ee4:	4682      	mov	sl, r0
 8006ee6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006eea:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006eee:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007150 <_printf_float+0x2a8>
 8006ef2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006ef6:	eeb0 6bc0 	vabs.f64	d6, d0
 8006efa:	eeb4 6b47 	vcmp.f64	d6, d7
 8006efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f02:	dd24      	ble.n	8006f4e <_printf_float+0xa6>
 8006f04:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f0c:	d502      	bpl.n	8006f14 <_printf_float+0x6c>
 8006f0e:	232d      	movs	r3, #45	; 0x2d
 8006f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f14:	4b90      	ldr	r3, [pc, #576]	; (8007158 <_printf_float+0x2b0>)
 8006f16:	4891      	ldr	r0, [pc, #580]	; (800715c <_printf_float+0x2b4>)
 8006f18:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006f1c:	bf94      	ite	ls
 8006f1e:	4698      	movls	r8, r3
 8006f20:	4680      	movhi	r8, r0
 8006f22:	2303      	movs	r3, #3
 8006f24:	6123      	str	r3, [r4, #16]
 8006f26:	f022 0204 	bic.w	r2, r2, #4
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	6022      	str	r2, [r4, #0]
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	9700      	str	r7, [sp, #0]
 8006f32:	4633      	mov	r3, r6
 8006f34:	aa09      	add	r2, sp, #36	; 0x24
 8006f36:	4621      	mov	r1, r4
 8006f38:	4628      	mov	r0, r5
 8006f3a:	f000 f9d3 	bl	80072e4 <_printf_common>
 8006f3e:	3001      	adds	r0, #1
 8006f40:	f040 808a 	bne.w	8007058 <_printf_float+0x1b0>
 8006f44:	f04f 30ff 	mov.w	r0, #4294967295
 8006f48:	b00b      	add	sp, #44	; 0x2c
 8006f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f4e:	eeb4 0b40 	vcmp.f64	d0, d0
 8006f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f56:	d709      	bvc.n	8006f6c <_printf_float+0xc4>
 8006f58:	ee10 3a90 	vmov	r3, s1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	bfbc      	itt	lt
 8006f60:	232d      	movlt	r3, #45	; 0x2d
 8006f62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f66:	487e      	ldr	r0, [pc, #504]	; (8007160 <_printf_float+0x2b8>)
 8006f68:	4b7e      	ldr	r3, [pc, #504]	; (8007164 <_printf_float+0x2bc>)
 8006f6a:	e7d5      	b.n	8006f18 <_printf_float+0x70>
 8006f6c:	6863      	ldr	r3, [r4, #4]
 8006f6e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006f72:	9104      	str	r1, [sp, #16]
 8006f74:	1c59      	adds	r1, r3, #1
 8006f76:	d13c      	bne.n	8006ff2 <_printf_float+0x14a>
 8006f78:	2306      	movs	r3, #6
 8006f7a:	6063      	str	r3, [r4, #4]
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9303      	str	r3, [sp, #12]
 8006f80:	ab08      	add	r3, sp, #32
 8006f82:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006f86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f8a:	ab07      	add	r3, sp, #28
 8006f8c:	6861      	ldr	r1, [r4, #4]
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	6022      	str	r2, [r4, #0]
 8006f92:	f10d 031b 	add.w	r3, sp, #27
 8006f96:	4628      	mov	r0, r5
 8006f98:	f7ff fef4 	bl	8006d84 <__cvt>
 8006f9c:	9b04      	ldr	r3, [sp, #16]
 8006f9e:	9907      	ldr	r1, [sp, #28]
 8006fa0:	2b47      	cmp	r3, #71	; 0x47
 8006fa2:	4680      	mov	r8, r0
 8006fa4:	d108      	bne.n	8006fb8 <_printf_float+0x110>
 8006fa6:	1cc8      	adds	r0, r1, #3
 8006fa8:	db02      	blt.n	8006fb0 <_printf_float+0x108>
 8006faa:	6863      	ldr	r3, [r4, #4]
 8006fac:	4299      	cmp	r1, r3
 8006fae:	dd41      	ble.n	8007034 <_printf_float+0x18c>
 8006fb0:	f1a9 0902 	sub.w	r9, r9, #2
 8006fb4:	fa5f f989 	uxtb.w	r9, r9
 8006fb8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006fbc:	d820      	bhi.n	8007000 <_printf_float+0x158>
 8006fbe:	3901      	subs	r1, #1
 8006fc0:	464a      	mov	r2, r9
 8006fc2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006fc6:	9107      	str	r1, [sp, #28]
 8006fc8:	f7ff ff2e 	bl	8006e28 <__exponent>
 8006fcc:	9a08      	ldr	r2, [sp, #32]
 8006fce:	9004      	str	r0, [sp, #16]
 8006fd0:	1813      	adds	r3, r2, r0
 8006fd2:	2a01      	cmp	r2, #1
 8006fd4:	6123      	str	r3, [r4, #16]
 8006fd6:	dc02      	bgt.n	8006fde <_printf_float+0x136>
 8006fd8:	6822      	ldr	r2, [r4, #0]
 8006fda:	07d2      	lsls	r2, r2, #31
 8006fdc:	d501      	bpl.n	8006fe2 <_printf_float+0x13a>
 8006fde:	3301      	adds	r3, #1
 8006fe0:	6123      	str	r3, [r4, #16]
 8006fe2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d0a2      	beq.n	8006f30 <_printf_float+0x88>
 8006fea:	232d      	movs	r3, #45	; 0x2d
 8006fec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ff0:	e79e      	b.n	8006f30 <_printf_float+0x88>
 8006ff2:	9904      	ldr	r1, [sp, #16]
 8006ff4:	2947      	cmp	r1, #71	; 0x47
 8006ff6:	d1c1      	bne.n	8006f7c <_printf_float+0xd4>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1bf      	bne.n	8006f7c <_printf_float+0xd4>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e7bc      	b.n	8006f7a <_printf_float+0xd2>
 8007000:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007004:	d118      	bne.n	8007038 <_printf_float+0x190>
 8007006:	2900      	cmp	r1, #0
 8007008:	6863      	ldr	r3, [r4, #4]
 800700a:	dd0b      	ble.n	8007024 <_printf_float+0x17c>
 800700c:	6121      	str	r1, [r4, #16]
 800700e:	b913      	cbnz	r3, 8007016 <_printf_float+0x16e>
 8007010:	6822      	ldr	r2, [r4, #0]
 8007012:	07d0      	lsls	r0, r2, #31
 8007014:	d502      	bpl.n	800701c <_printf_float+0x174>
 8007016:	3301      	adds	r3, #1
 8007018:	440b      	add	r3, r1
 800701a:	6123      	str	r3, [r4, #16]
 800701c:	2300      	movs	r3, #0
 800701e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007020:	9304      	str	r3, [sp, #16]
 8007022:	e7de      	b.n	8006fe2 <_printf_float+0x13a>
 8007024:	b913      	cbnz	r3, 800702c <_printf_float+0x184>
 8007026:	6822      	ldr	r2, [r4, #0]
 8007028:	07d2      	lsls	r2, r2, #31
 800702a:	d501      	bpl.n	8007030 <_printf_float+0x188>
 800702c:	3302      	adds	r3, #2
 800702e:	e7f4      	b.n	800701a <_printf_float+0x172>
 8007030:	2301      	movs	r3, #1
 8007032:	e7f2      	b.n	800701a <_printf_float+0x172>
 8007034:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007038:	9b08      	ldr	r3, [sp, #32]
 800703a:	4299      	cmp	r1, r3
 800703c:	db05      	blt.n	800704a <_printf_float+0x1a2>
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	6121      	str	r1, [r4, #16]
 8007042:	07d8      	lsls	r0, r3, #31
 8007044:	d5ea      	bpl.n	800701c <_printf_float+0x174>
 8007046:	1c4b      	adds	r3, r1, #1
 8007048:	e7e7      	b.n	800701a <_printf_float+0x172>
 800704a:	2900      	cmp	r1, #0
 800704c:	bfd4      	ite	le
 800704e:	f1c1 0202 	rsble	r2, r1, #2
 8007052:	2201      	movgt	r2, #1
 8007054:	4413      	add	r3, r2
 8007056:	e7e0      	b.n	800701a <_printf_float+0x172>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	055a      	lsls	r2, r3, #21
 800705c:	d407      	bmi.n	800706e <_printf_float+0x1c6>
 800705e:	6923      	ldr	r3, [r4, #16]
 8007060:	4642      	mov	r2, r8
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	d12a      	bne.n	80070c2 <_printf_float+0x21a>
 800706c:	e76a      	b.n	8006f44 <_printf_float+0x9c>
 800706e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007072:	f240 80e2 	bls.w	800723a <_printf_float+0x392>
 8007076:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800707a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800707e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007082:	d133      	bne.n	80070ec <_printf_float+0x244>
 8007084:	4a38      	ldr	r2, [pc, #224]	; (8007168 <_printf_float+0x2c0>)
 8007086:	2301      	movs	r3, #1
 8007088:	4631      	mov	r1, r6
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	f43f af58 	beq.w	8006f44 <_printf_float+0x9c>
 8007094:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007098:	429a      	cmp	r2, r3
 800709a:	db02      	blt.n	80070a2 <_printf_float+0x1fa>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	07d8      	lsls	r0, r3, #31
 80070a0:	d50f      	bpl.n	80070c2 <_printf_float+0x21a>
 80070a2:	4653      	mov	r3, sl
 80070a4:	465a      	mov	r2, fp
 80070a6:	4631      	mov	r1, r6
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b8      	blx	r7
 80070ac:	3001      	adds	r0, #1
 80070ae:	f43f af49 	beq.w	8006f44 <_printf_float+0x9c>
 80070b2:	f04f 0800 	mov.w	r8, #0
 80070b6:	f104 091a 	add.w	r9, r4, #26
 80070ba:	9b08      	ldr	r3, [sp, #32]
 80070bc:	3b01      	subs	r3, #1
 80070be:	4543      	cmp	r3, r8
 80070c0:	dc09      	bgt.n	80070d6 <_printf_float+0x22e>
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	079b      	lsls	r3, r3, #30
 80070c6:	f100 8108 	bmi.w	80072da <_printf_float+0x432>
 80070ca:	68e0      	ldr	r0, [r4, #12]
 80070cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ce:	4298      	cmp	r0, r3
 80070d0:	bfb8      	it	lt
 80070d2:	4618      	movlt	r0, r3
 80070d4:	e738      	b.n	8006f48 <_printf_float+0xa0>
 80070d6:	2301      	movs	r3, #1
 80070d8:	464a      	mov	r2, r9
 80070da:	4631      	mov	r1, r6
 80070dc:	4628      	mov	r0, r5
 80070de:	47b8      	blx	r7
 80070e0:	3001      	adds	r0, #1
 80070e2:	f43f af2f 	beq.w	8006f44 <_printf_float+0x9c>
 80070e6:	f108 0801 	add.w	r8, r8, #1
 80070ea:	e7e6      	b.n	80070ba <_printf_float+0x212>
 80070ec:	9b07      	ldr	r3, [sp, #28]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	dc3c      	bgt.n	800716c <_printf_float+0x2c4>
 80070f2:	4a1d      	ldr	r2, [pc, #116]	; (8007168 <_printf_float+0x2c0>)
 80070f4:	2301      	movs	r3, #1
 80070f6:	4631      	mov	r1, r6
 80070f8:	4628      	mov	r0, r5
 80070fa:	47b8      	blx	r7
 80070fc:	3001      	adds	r0, #1
 80070fe:	f43f af21 	beq.w	8006f44 <_printf_float+0x9c>
 8007102:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007106:	4313      	orrs	r3, r2
 8007108:	d102      	bne.n	8007110 <_printf_float+0x268>
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	07d9      	lsls	r1, r3, #31
 800710e:	d5d8      	bpl.n	80070c2 <_printf_float+0x21a>
 8007110:	4653      	mov	r3, sl
 8007112:	465a      	mov	r2, fp
 8007114:	4631      	mov	r1, r6
 8007116:	4628      	mov	r0, r5
 8007118:	47b8      	blx	r7
 800711a:	3001      	adds	r0, #1
 800711c:	f43f af12 	beq.w	8006f44 <_printf_float+0x9c>
 8007120:	f04f 0900 	mov.w	r9, #0
 8007124:	f104 0a1a 	add.w	sl, r4, #26
 8007128:	9b07      	ldr	r3, [sp, #28]
 800712a:	425b      	negs	r3, r3
 800712c:	454b      	cmp	r3, r9
 800712e:	dc01      	bgt.n	8007134 <_printf_float+0x28c>
 8007130:	9b08      	ldr	r3, [sp, #32]
 8007132:	e795      	b.n	8007060 <_printf_float+0x1b8>
 8007134:	2301      	movs	r3, #1
 8007136:	4652      	mov	r2, sl
 8007138:	4631      	mov	r1, r6
 800713a:	4628      	mov	r0, r5
 800713c:	47b8      	blx	r7
 800713e:	3001      	adds	r0, #1
 8007140:	f43f af00 	beq.w	8006f44 <_printf_float+0x9c>
 8007144:	f109 0901 	add.w	r9, r9, #1
 8007148:	e7ee      	b.n	8007128 <_printf_float+0x280>
 800714a:	bf00      	nop
 800714c:	f3af 8000 	nop.w
 8007150:	ffffffff 	.word	0xffffffff
 8007154:	7fefffff 	.word	0x7fefffff
 8007158:	0800c438 	.word	0x0800c438
 800715c:	0800c43c 	.word	0x0800c43c
 8007160:	0800c444 	.word	0x0800c444
 8007164:	0800c440 	.word	0x0800c440
 8007168:	0800c849 	.word	0x0800c849
 800716c:	9a08      	ldr	r2, [sp, #32]
 800716e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007170:	429a      	cmp	r2, r3
 8007172:	bfa8      	it	ge
 8007174:	461a      	movge	r2, r3
 8007176:	2a00      	cmp	r2, #0
 8007178:	4691      	mov	r9, r2
 800717a:	dc38      	bgt.n	80071ee <_printf_float+0x346>
 800717c:	2300      	movs	r3, #0
 800717e:	9305      	str	r3, [sp, #20]
 8007180:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007184:	f104 021a 	add.w	r2, r4, #26
 8007188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800718a:	9905      	ldr	r1, [sp, #20]
 800718c:	9304      	str	r3, [sp, #16]
 800718e:	eba3 0309 	sub.w	r3, r3, r9
 8007192:	428b      	cmp	r3, r1
 8007194:	dc33      	bgt.n	80071fe <_printf_float+0x356>
 8007196:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800719a:	429a      	cmp	r2, r3
 800719c:	db3c      	blt.n	8007218 <_printf_float+0x370>
 800719e:	6823      	ldr	r3, [r4, #0]
 80071a0:	07da      	lsls	r2, r3, #31
 80071a2:	d439      	bmi.n	8007218 <_printf_float+0x370>
 80071a4:	9a08      	ldr	r2, [sp, #32]
 80071a6:	9b04      	ldr	r3, [sp, #16]
 80071a8:	9907      	ldr	r1, [sp, #28]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	eba2 0901 	sub.w	r9, r2, r1
 80071b0:	4599      	cmp	r9, r3
 80071b2:	bfa8      	it	ge
 80071b4:	4699      	movge	r9, r3
 80071b6:	f1b9 0f00 	cmp.w	r9, #0
 80071ba:	dc35      	bgt.n	8007228 <_printf_float+0x380>
 80071bc:	f04f 0800 	mov.w	r8, #0
 80071c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071c4:	f104 0a1a 	add.w	sl, r4, #26
 80071c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80071cc:	1a9b      	subs	r3, r3, r2
 80071ce:	eba3 0309 	sub.w	r3, r3, r9
 80071d2:	4543      	cmp	r3, r8
 80071d4:	f77f af75 	ble.w	80070c2 <_printf_float+0x21a>
 80071d8:	2301      	movs	r3, #1
 80071da:	4652      	mov	r2, sl
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	f43f aeae 	beq.w	8006f44 <_printf_float+0x9c>
 80071e8:	f108 0801 	add.w	r8, r8, #1
 80071ec:	e7ec      	b.n	80071c8 <_printf_float+0x320>
 80071ee:	4613      	mov	r3, r2
 80071f0:	4631      	mov	r1, r6
 80071f2:	4642      	mov	r2, r8
 80071f4:	4628      	mov	r0, r5
 80071f6:	47b8      	blx	r7
 80071f8:	3001      	adds	r0, #1
 80071fa:	d1bf      	bne.n	800717c <_printf_float+0x2d4>
 80071fc:	e6a2      	b.n	8006f44 <_printf_float+0x9c>
 80071fe:	2301      	movs	r3, #1
 8007200:	4631      	mov	r1, r6
 8007202:	4628      	mov	r0, r5
 8007204:	9204      	str	r2, [sp, #16]
 8007206:	47b8      	blx	r7
 8007208:	3001      	adds	r0, #1
 800720a:	f43f ae9b 	beq.w	8006f44 <_printf_float+0x9c>
 800720e:	9b05      	ldr	r3, [sp, #20]
 8007210:	9a04      	ldr	r2, [sp, #16]
 8007212:	3301      	adds	r3, #1
 8007214:	9305      	str	r3, [sp, #20]
 8007216:	e7b7      	b.n	8007188 <_printf_float+0x2e0>
 8007218:	4653      	mov	r3, sl
 800721a:	465a      	mov	r2, fp
 800721c:	4631      	mov	r1, r6
 800721e:	4628      	mov	r0, r5
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	d1be      	bne.n	80071a4 <_printf_float+0x2fc>
 8007226:	e68d      	b.n	8006f44 <_printf_float+0x9c>
 8007228:	9a04      	ldr	r2, [sp, #16]
 800722a:	464b      	mov	r3, r9
 800722c:	4442      	add	r2, r8
 800722e:	4631      	mov	r1, r6
 8007230:	4628      	mov	r0, r5
 8007232:	47b8      	blx	r7
 8007234:	3001      	adds	r0, #1
 8007236:	d1c1      	bne.n	80071bc <_printf_float+0x314>
 8007238:	e684      	b.n	8006f44 <_printf_float+0x9c>
 800723a:	9a08      	ldr	r2, [sp, #32]
 800723c:	2a01      	cmp	r2, #1
 800723e:	dc01      	bgt.n	8007244 <_printf_float+0x39c>
 8007240:	07db      	lsls	r3, r3, #31
 8007242:	d537      	bpl.n	80072b4 <_printf_float+0x40c>
 8007244:	2301      	movs	r3, #1
 8007246:	4642      	mov	r2, r8
 8007248:	4631      	mov	r1, r6
 800724a:	4628      	mov	r0, r5
 800724c:	47b8      	blx	r7
 800724e:	3001      	adds	r0, #1
 8007250:	f43f ae78 	beq.w	8006f44 <_printf_float+0x9c>
 8007254:	4653      	mov	r3, sl
 8007256:	465a      	mov	r2, fp
 8007258:	4631      	mov	r1, r6
 800725a:	4628      	mov	r0, r5
 800725c:	47b8      	blx	r7
 800725e:	3001      	adds	r0, #1
 8007260:	f43f ae70 	beq.w	8006f44 <_printf_float+0x9c>
 8007264:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007268:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800726c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007270:	d01b      	beq.n	80072aa <_printf_float+0x402>
 8007272:	9b08      	ldr	r3, [sp, #32]
 8007274:	f108 0201 	add.w	r2, r8, #1
 8007278:	3b01      	subs	r3, #1
 800727a:	4631      	mov	r1, r6
 800727c:	4628      	mov	r0, r5
 800727e:	47b8      	blx	r7
 8007280:	3001      	adds	r0, #1
 8007282:	d10e      	bne.n	80072a2 <_printf_float+0x3fa>
 8007284:	e65e      	b.n	8006f44 <_printf_float+0x9c>
 8007286:	2301      	movs	r3, #1
 8007288:	464a      	mov	r2, r9
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f ae57 	beq.w	8006f44 <_printf_float+0x9c>
 8007296:	f108 0801 	add.w	r8, r8, #1
 800729a:	9b08      	ldr	r3, [sp, #32]
 800729c:	3b01      	subs	r3, #1
 800729e:	4543      	cmp	r3, r8
 80072a0:	dcf1      	bgt.n	8007286 <_printf_float+0x3de>
 80072a2:	9b04      	ldr	r3, [sp, #16]
 80072a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072a8:	e6db      	b.n	8007062 <_printf_float+0x1ba>
 80072aa:	f04f 0800 	mov.w	r8, #0
 80072ae:	f104 091a 	add.w	r9, r4, #26
 80072b2:	e7f2      	b.n	800729a <_printf_float+0x3f2>
 80072b4:	2301      	movs	r3, #1
 80072b6:	4642      	mov	r2, r8
 80072b8:	e7df      	b.n	800727a <_printf_float+0x3d2>
 80072ba:	2301      	movs	r3, #1
 80072bc:	464a      	mov	r2, r9
 80072be:	4631      	mov	r1, r6
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	f43f ae3d 	beq.w	8006f44 <_printf_float+0x9c>
 80072ca:	f108 0801 	add.w	r8, r8, #1
 80072ce:	68e3      	ldr	r3, [r4, #12]
 80072d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072d2:	1a5b      	subs	r3, r3, r1
 80072d4:	4543      	cmp	r3, r8
 80072d6:	dcf0      	bgt.n	80072ba <_printf_float+0x412>
 80072d8:	e6f7      	b.n	80070ca <_printf_float+0x222>
 80072da:	f04f 0800 	mov.w	r8, #0
 80072de:	f104 0919 	add.w	r9, r4, #25
 80072e2:	e7f4      	b.n	80072ce <_printf_float+0x426>

080072e4 <_printf_common>:
 80072e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	4616      	mov	r6, r2
 80072ea:	4699      	mov	r9, r3
 80072ec:	688a      	ldr	r2, [r1, #8]
 80072ee:	690b      	ldr	r3, [r1, #16]
 80072f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072f4:	4293      	cmp	r3, r2
 80072f6:	bfb8      	it	lt
 80072f8:	4613      	movlt	r3, r2
 80072fa:	6033      	str	r3, [r6, #0]
 80072fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007300:	4607      	mov	r7, r0
 8007302:	460c      	mov	r4, r1
 8007304:	b10a      	cbz	r2, 800730a <_printf_common+0x26>
 8007306:	3301      	adds	r3, #1
 8007308:	6033      	str	r3, [r6, #0]
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	0699      	lsls	r1, r3, #26
 800730e:	bf42      	ittt	mi
 8007310:	6833      	ldrmi	r3, [r6, #0]
 8007312:	3302      	addmi	r3, #2
 8007314:	6033      	strmi	r3, [r6, #0]
 8007316:	6825      	ldr	r5, [r4, #0]
 8007318:	f015 0506 	ands.w	r5, r5, #6
 800731c:	d106      	bne.n	800732c <_printf_common+0x48>
 800731e:	f104 0a19 	add.w	sl, r4, #25
 8007322:	68e3      	ldr	r3, [r4, #12]
 8007324:	6832      	ldr	r2, [r6, #0]
 8007326:	1a9b      	subs	r3, r3, r2
 8007328:	42ab      	cmp	r3, r5
 800732a:	dc26      	bgt.n	800737a <_printf_common+0x96>
 800732c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007330:	1e13      	subs	r3, r2, #0
 8007332:	6822      	ldr	r2, [r4, #0]
 8007334:	bf18      	it	ne
 8007336:	2301      	movne	r3, #1
 8007338:	0692      	lsls	r2, r2, #26
 800733a:	d42b      	bmi.n	8007394 <_printf_common+0xb0>
 800733c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007340:	4649      	mov	r1, r9
 8007342:	4638      	mov	r0, r7
 8007344:	47c0      	blx	r8
 8007346:	3001      	adds	r0, #1
 8007348:	d01e      	beq.n	8007388 <_printf_common+0xa4>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	68e5      	ldr	r5, [r4, #12]
 800734e:	6832      	ldr	r2, [r6, #0]
 8007350:	f003 0306 	and.w	r3, r3, #6
 8007354:	2b04      	cmp	r3, #4
 8007356:	bf08      	it	eq
 8007358:	1aad      	subeq	r5, r5, r2
 800735a:	68a3      	ldr	r3, [r4, #8]
 800735c:	6922      	ldr	r2, [r4, #16]
 800735e:	bf0c      	ite	eq
 8007360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007364:	2500      	movne	r5, #0
 8007366:	4293      	cmp	r3, r2
 8007368:	bfc4      	itt	gt
 800736a:	1a9b      	subgt	r3, r3, r2
 800736c:	18ed      	addgt	r5, r5, r3
 800736e:	2600      	movs	r6, #0
 8007370:	341a      	adds	r4, #26
 8007372:	42b5      	cmp	r5, r6
 8007374:	d11a      	bne.n	80073ac <_printf_common+0xc8>
 8007376:	2000      	movs	r0, #0
 8007378:	e008      	b.n	800738c <_printf_common+0xa8>
 800737a:	2301      	movs	r3, #1
 800737c:	4652      	mov	r2, sl
 800737e:	4649      	mov	r1, r9
 8007380:	4638      	mov	r0, r7
 8007382:	47c0      	blx	r8
 8007384:	3001      	adds	r0, #1
 8007386:	d103      	bne.n	8007390 <_printf_common+0xac>
 8007388:	f04f 30ff 	mov.w	r0, #4294967295
 800738c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007390:	3501      	adds	r5, #1
 8007392:	e7c6      	b.n	8007322 <_printf_common+0x3e>
 8007394:	18e1      	adds	r1, r4, r3
 8007396:	1c5a      	adds	r2, r3, #1
 8007398:	2030      	movs	r0, #48	; 0x30
 800739a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800739e:	4422      	add	r2, r4
 80073a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073a8:	3302      	adds	r3, #2
 80073aa:	e7c7      	b.n	800733c <_printf_common+0x58>
 80073ac:	2301      	movs	r3, #1
 80073ae:	4622      	mov	r2, r4
 80073b0:	4649      	mov	r1, r9
 80073b2:	4638      	mov	r0, r7
 80073b4:	47c0      	blx	r8
 80073b6:	3001      	adds	r0, #1
 80073b8:	d0e6      	beq.n	8007388 <_printf_common+0xa4>
 80073ba:	3601      	adds	r6, #1
 80073bc:	e7d9      	b.n	8007372 <_printf_common+0x8e>
	...

080073c0 <_printf_i>:
 80073c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c4:	460c      	mov	r4, r1
 80073c6:	4691      	mov	r9, r2
 80073c8:	7e27      	ldrb	r7, [r4, #24]
 80073ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80073cc:	2f78      	cmp	r7, #120	; 0x78
 80073ce:	4680      	mov	r8, r0
 80073d0:	469a      	mov	sl, r3
 80073d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073d6:	d807      	bhi.n	80073e8 <_printf_i+0x28>
 80073d8:	2f62      	cmp	r7, #98	; 0x62
 80073da:	d80a      	bhi.n	80073f2 <_printf_i+0x32>
 80073dc:	2f00      	cmp	r7, #0
 80073de:	f000 80d8 	beq.w	8007592 <_printf_i+0x1d2>
 80073e2:	2f58      	cmp	r7, #88	; 0x58
 80073e4:	f000 80a3 	beq.w	800752e <_printf_i+0x16e>
 80073e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80073ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073f0:	e03a      	b.n	8007468 <_printf_i+0xa8>
 80073f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073f6:	2b15      	cmp	r3, #21
 80073f8:	d8f6      	bhi.n	80073e8 <_printf_i+0x28>
 80073fa:	a001      	add	r0, pc, #4	; (adr r0, 8007400 <_printf_i+0x40>)
 80073fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007400:	08007459 	.word	0x08007459
 8007404:	0800746d 	.word	0x0800746d
 8007408:	080073e9 	.word	0x080073e9
 800740c:	080073e9 	.word	0x080073e9
 8007410:	080073e9 	.word	0x080073e9
 8007414:	080073e9 	.word	0x080073e9
 8007418:	0800746d 	.word	0x0800746d
 800741c:	080073e9 	.word	0x080073e9
 8007420:	080073e9 	.word	0x080073e9
 8007424:	080073e9 	.word	0x080073e9
 8007428:	080073e9 	.word	0x080073e9
 800742c:	08007579 	.word	0x08007579
 8007430:	0800749d 	.word	0x0800749d
 8007434:	0800755b 	.word	0x0800755b
 8007438:	080073e9 	.word	0x080073e9
 800743c:	080073e9 	.word	0x080073e9
 8007440:	0800759b 	.word	0x0800759b
 8007444:	080073e9 	.word	0x080073e9
 8007448:	0800749d 	.word	0x0800749d
 800744c:	080073e9 	.word	0x080073e9
 8007450:	080073e9 	.word	0x080073e9
 8007454:	08007563 	.word	0x08007563
 8007458:	680b      	ldr	r3, [r1, #0]
 800745a:	1d1a      	adds	r2, r3, #4
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	600a      	str	r2, [r1, #0]
 8007460:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007468:	2301      	movs	r3, #1
 800746a:	e0a3      	b.n	80075b4 <_printf_i+0x1f4>
 800746c:	6825      	ldr	r5, [r4, #0]
 800746e:	6808      	ldr	r0, [r1, #0]
 8007470:	062e      	lsls	r6, r5, #24
 8007472:	f100 0304 	add.w	r3, r0, #4
 8007476:	d50a      	bpl.n	800748e <_printf_i+0xce>
 8007478:	6805      	ldr	r5, [r0, #0]
 800747a:	600b      	str	r3, [r1, #0]
 800747c:	2d00      	cmp	r5, #0
 800747e:	da03      	bge.n	8007488 <_printf_i+0xc8>
 8007480:	232d      	movs	r3, #45	; 0x2d
 8007482:	426d      	negs	r5, r5
 8007484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007488:	485e      	ldr	r0, [pc, #376]	; (8007604 <_printf_i+0x244>)
 800748a:	230a      	movs	r3, #10
 800748c:	e019      	b.n	80074c2 <_printf_i+0x102>
 800748e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007492:	6805      	ldr	r5, [r0, #0]
 8007494:	600b      	str	r3, [r1, #0]
 8007496:	bf18      	it	ne
 8007498:	b22d      	sxthne	r5, r5
 800749a:	e7ef      	b.n	800747c <_printf_i+0xbc>
 800749c:	680b      	ldr	r3, [r1, #0]
 800749e:	6825      	ldr	r5, [r4, #0]
 80074a0:	1d18      	adds	r0, r3, #4
 80074a2:	6008      	str	r0, [r1, #0]
 80074a4:	0628      	lsls	r0, r5, #24
 80074a6:	d501      	bpl.n	80074ac <_printf_i+0xec>
 80074a8:	681d      	ldr	r5, [r3, #0]
 80074aa:	e002      	b.n	80074b2 <_printf_i+0xf2>
 80074ac:	0669      	lsls	r1, r5, #25
 80074ae:	d5fb      	bpl.n	80074a8 <_printf_i+0xe8>
 80074b0:	881d      	ldrh	r5, [r3, #0]
 80074b2:	4854      	ldr	r0, [pc, #336]	; (8007604 <_printf_i+0x244>)
 80074b4:	2f6f      	cmp	r7, #111	; 0x6f
 80074b6:	bf0c      	ite	eq
 80074b8:	2308      	moveq	r3, #8
 80074ba:	230a      	movne	r3, #10
 80074bc:	2100      	movs	r1, #0
 80074be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074c2:	6866      	ldr	r6, [r4, #4]
 80074c4:	60a6      	str	r6, [r4, #8]
 80074c6:	2e00      	cmp	r6, #0
 80074c8:	bfa2      	ittt	ge
 80074ca:	6821      	ldrge	r1, [r4, #0]
 80074cc:	f021 0104 	bicge.w	r1, r1, #4
 80074d0:	6021      	strge	r1, [r4, #0]
 80074d2:	b90d      	cbnz	r5, 80074d8 <_printf_i+0x118>
 80074d4:	2e00      	cmp	r6, #0
 80074d6:	d04d      	beq.n	8007574 <_printf_i+0x1b4>
 80074d8:	4616      	mov	r6, r2
 80074da:	fbb5 f1f3 	udiv	r1, r5, r3
 80074de:	fb03 5711 	mls	r7, r3, r1, r5
 80074e2:	5dc7      	ldrb	r7, [r0, r7]
 80074e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074e8:	462f      	mov	r7, r5
 80074ea:	42bb      	cmp	r3, r7
 80074ec:	460d      	mov	r5, r1
 80074ee:	d9f4      	bls.n	80074da <_printf_i+0x11a>
 80074f0:	2b08      	cmp	r3, #8
 80074f2:	d10b      	bne.n	800750c <_printf_i+0x14c>
 80074f4:	6823      	ldr	r3, [r4, #0]
 80074f6:	07df      	lsls	r7, r3, #31
 80074f8:	d508      	bpl.n	800750c <_printf_i+0x14c>
 80074fa:	6923      	ldr	r3, [r4, #16]
 80074fc:	6861      	ldr	r1, [r4, #4]
 80074fe:	4299      	cmp	r1, r3
 8007500:	bfde      	ittt	le
 8007502:	2330      	movle	r3, #48	; 0x30
 8007504:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007508:	f106 36ff 	addle.w	r6, r6, #4294967295
 800750c:	1b92      	subs	r2, r2, r6
 800750e:	6122      	str	r2, [r4, #16]
 8007510:	f8cd a000 	str.w	sl, [sp]
 8007514:	464b      	mov	r3, r9
 8007516:	aa03      	add	r2, sp, #12
 8007518:	4621      	mov	r1, r4
 800751a:	4640      	mov	r0, r8
 800751c:	f7ff fee2 	bl	80072e4 <_printf_common>
 8007520:	3001      	adds	r0, #1
 8007522:	d14c      	bne.n	80075be <_printf_i+0x1fe>
 8007524:	f04f 30ff 	mov.w	r0, #4294967295
 8007528:	b004      	add	sp, #16
 800752a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800752e:	4835      	ldr	r0, [pc, #212]	; (8007604 <_printf_i+0x244>)
 8007530:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	680e      	ldr	r6, [r1, #0]
 8007538:	061f      	lsls	r7, r3, #24
 800753a:	f856 5b04 	ldr.w	r5, [r6], #4
 800753e:	600e      	str	r6, [r1, #0]
 8007540:	d514      	bpl.n	800756c <_printf_i+0x1ac>
 8007542:	07d9      	lsls	r1, r3, #31
 8007544:	bf44      	itt	mi
 8007546:	f043 0320 	orrmi.w	r3, r3, #32
 800754a:	6023      	strmi	r3, [r4, #0]
 800754c:	b91d      	cbnz	r5, 8007556 <_printf_i+0x196>
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	f023 0320 	bic.w	r3, r3, #32
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	2310      	movs	r3, #16
 8007558:	e7b0      	b.n	80074bc <_printf_i+0xfc>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	f043 0320 	orr.w	r3, r3, #32
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	2378      	movs	r3, #120	; 0x78
 8007564:	4828      	ldr	r0, [pc, #160]	; (8007608 <_printf_i+0x248>)
 8007566:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800756a:	e7e3      	b.n	8007534 <_printf_i+0x174>
 800756c:	065e      	lsls	r6, r3, #25
 800756e:	bf48      	it	mi
 8007570:	b2ad      	uxthmi	r5, r5
 8007572:	e7e6      	b.n	8007542 <_printf_i+0x182>
 8007574:	4616      	mov	r6, r2
 8007576:	e7bb      	b.n	80074f0 <_printf_i+0x130>
 8007578:	680b      	ldr	r3, [r1, #0]
 800757a:	6826      	ldr	r6, [r4, #0]
 800757c:	6960      	ldr	r0, [r4, #20]
 800757e:	1d1d      	adds	r5, r3, #4
 8007580:	600d      	str	r5, [r1, #0]
 8007582:	0635      	lsls	r5, r6, #24
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	d501      	bpl.n	800758c <_printf_i+0x1cc>
 8007588:	6018      	str	r0, [r3, #0]
 800758a:	e002      	b.n	8007592 <_printf_i+0x1d2>
 800758c:	0671      	lsls	r1, r6, #25
 800758e:	d5fb      	bpl.n	8007588 <_printf_i+0x1c8>
 8007590:	8018      	strh	r0, [r3, #0]
 8007592:	2300      	movs	r3, #0
 8007594:	6123      	str	r3, [r4, #16]
 8007596:	4616      	mov	r6, r2
 8007598:	e7ba      	b.n	8007510 <_printf_i+0x150>
 800759a:	680b      	ldr	r3, [r1, #0]
 800759c:	1d1a      	adds	r2, r3, #4
 800759e:	600a      	str	r2, [r1, #0]
 80075a0:	681e      	ldr	r6, [r3, #0]
 80075a2:	6862      	ldr	r2, [r4, #4]
 80075a4:	2100      	movs	r1, #0
 80075a6:	4630      	mov	r0, r6
 80075a8:	f7f8 fe62 	bl	8000270 <memchr>
 80075ac:	b108      	cbz	r0, 80075b2 <_printf_i+0x1f2>
 80075ae:	1b80      	subs	r0, r0, r6
 80075b0:	6060      	str	r0, [r4, #4]
 80075b2:	6863      	ldr	r3, [r4, #4]
 80075b4:	6123      	str	r3, [r4, #16]
 80075b6:	2300      	movs	r3, #0
 80075b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075bc:	e7a8      	b.n	8007510 <_printf_i+0x150>
 80075be:	6923      	ldr	r3, [r4, #16]
 80075c0:	4632      	mov	r2, r6
 80075c2:	4649      	mov	r1, r9
 80075c4:	4640      	mov	r0, r8
 80075c6:	47d0      	blx	sl
 80075c8:	3001      	adds	r0, #1
 80075ca:	d0ab      	beq.n	8007524 <_printf_i+0x164>
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	079b      	lsls	r3, r3, #30
 80075d0:	d413      	bmi.n	80075fa <_printf_i+0x23a>
 80075d2:	68e0      	ldr	r0, [r4, #12]
 80075d4:	9b03      	ldr	r3, [sp, #12]
 80075d6:	4298      	cmp	r0, r3
 80075d8:	bfb8      	it	lt
 80075da:	4618      	movlt	r0, r3
 80075dc:	e7a4      	b.n	8007528 <_printf_i+0x168>
 80075de:	2301      	movs	r3, #1
 80075e0:	4632      	mov	r2, r6
 80075e2:	4649      	mov	r1, r9
 80075e4:	4640      	mov	r0, r8
 80075e6:	47d0      	blx	sl
 80075e8:	3001      	adds	r0, #1
 80075ea:	d09b      	beq.n	8007524 <_printf_i+0x164>
 80075ec:	3501      	adds	r5, #1
 80075ee:	68e3      	ldr	r3, [r4, #12]
 80075f0:	9903      	ldr	r1, [sp, #12]
 80075f2:	1a5b      	subs	r3, r3, r1
 80075f4:	42ab      	cmp	r3, r5
 80075f6:	dcf2      	bgt.n	80075de <_printf_i+0x21e>
 80075f8:	e7eb      	b.n	80075d2 <_printf_i+0x212>
 80075fa:	2500      	movs	r5, #0
 80075fc:	f104 0619 	add.w	r6, r4, #25
 8007600:	e7f5      	b.n	80075ee <_printf_i+0x22e>
 8007602:	bf00      	nop
 8007604:	0800c448 	.word	0x0800c448
 8007608:	0800c459 	.word	0x0800c459

0800760c <_scanf_float>:
 800760c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007610:	b087      	sub	sp, #28
 8007612:	4617      	mov	r7, r2
 8007614:	9303      	str	r3, [sp, #12]
 8007616:	688b      	ldr	r3, [r1, #8]
 8007618:	1e5a      	subs	r2, r3, #1
 800761a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800761e:	bf83      	ittte	hi
 8007620:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007624:	195b      	addhi	r3, r3, r5
 8007626:	9302      	strhi	r3, [sp, #8]
 8007628:	2300      	movls	r3, #0
 800762a:	bf86      	itte	hi
 800762c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007630:	608b      	strhi	r3, [r1, #8]
 8007632:	9302      	strls	r3, [sp, #8]
 8007634:	680b      	ldr	r3, [r1, #0]
 8007636:	468b      	mov	fp, r1
 8007638:	2500      	movs	r5, #0
 800763a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800763e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007642:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007646:	4680      	mov	r8, r0
 8007648:	460c      	mov	r4, r1
 800764a:	465e      	mov	r6, fp
 800764c:	46aa      	mov	sl, r5
 800764e:	46a9      	mov	r9, r5
 8007650:	9501      	str	r5, [sp, #4]
 8007652:	68a2      	ldr	r2, [r4, #8]
 8007654:	b152      	cbz	r2, 800766c <_scanf_float+0x60>
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	2b4e      	cmp	r3, #78	; 0x4e
 800765c:	d864      	bhi.n	8007728 <_scanf_float+0x11c>
 800765e:	2b40      	cmp	r3, #64	; 0x40
 8007660:	d83c      	bhi.n	80076dc <_scanf_float+0xd0>
 8007662:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007666:	b2c8      	uxtb	r0, r1
 8007668:	280e      	cmp	r0, #14
 800766a:	d93a      	bls.n	80076e2 <_scanf_float+0xd6>
 800766c:	f1b9 0f00 	cmp.w	r9, #0
 8007670:	d003      	beq.n	800767a <_scanf_float+0x6e>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800767e:	f1ba 0f01 	cmp.w	sl, #1
 8007682:	f200 8113 	bhi.w	80078ac <_scanf_float+0x2a0>
 8007686:	455e      	cmp	r6, fp
 8007688:	f200 8105 	bhi.w	8007896 <_scanf_float+0x28a>
 800768c:	2501      	movs	r5, #1
 800768e:	4628      	mov	r0, r5
 8007690:	b007      	add	sp, #28
 8007692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007696:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800769a:	2a0d      	cmp	r2, #13
 800769c:	d8e6      	bhi.n	800766c <_scanf_float+0x60>
 800769e:	a101      	add	r1, pc, #4	; (adr r1, 80076a4 <_scanf_float+0x98>)
 80076a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80076a4:	080077e3 	.word	0x080077e3
 80076a8:	0800766d 	.word	0x0800766d
 80076ac:	0800766d 	.word	0x0800766d
 80076b0:	0800766d 	.word	0x0800766d
 80076b4:	08007843 	.word	0x08007843
 80076b8:	0800781b 	.word	0x0800781b
 80076bc:	0800766d 	.word	0x0800766d
 80076c0:	0800766d 	.word	0x0800766d
 80076c4:	080077f1 	.word	0x080077f1
 80076c8:	0800766d 	.word	0x0800766d
 80076cc:	0800766d 	.word	0x0800766d
 80076d0:	0800766d 	.word	0x0800766d
 80076d4:	0800766d 	.word	0x0800766d
 80076d8:	080077a9 	.word	0x080077a9
 80076dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80076e0:	e7db      	b.n	800769a <_scanf_float+0x8e>
 80076e2:	290e      	cmp	r1, #14
 80076e4:	d8c2      	bhi.n	800766c <_scanf_float+0x60>
 80076e6:	a001      	add	r0, pc, #4	; (adr r0, 80076ec <_scanf_float+0xe0>)
 80076e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80076ec:	0800779b 	.word	0x0800779b
 80076f0:	0800766d 	.word	0x0800766d
 80076f4:	0800779b 	.word	0x0800779b
 80076f8:	0800782f 	.word	0x0800782f
 80076fc:	0800766d 	.word	0x0800766d
 8007700:	08007749 	.word	0x08007749
 8007704:	08007785 	.word	0x08007785
 8007708:	08007785 	.word	0x08007785
 800770c:	08007785 	.word	0x08007785
 8007710:	08007785 	.word	0x08007785
 8007714:	08007785 	.word	0x08007785
 8007718:	08007785 	.word	0x08007785
 800771c:	08007785 	.word	0x08007785
 8007720:	08007785 	.word	0x08007785
 8007724:	08007785 	.word	0x08007785
 8007728:	2b6e      	cmp	r3, #110	; 0x6e
 800772a:	d809      	bhi.n	8007740 <_scanf_float+0x134>
 800772c:	2b60      	cmp	r3, #96	; 0x60
 800772e:	d8b2      	bhi.n	8007696 <_scanf_float+0x8a>
 8007730:	2b54      	cmp	r3, #84	; 0x54
 8007732:	d077      	beq.n	8007824 <_scanf_float+0x218>
 8007734:	2b59      	cmp	r3, #89	; 0x59
 8007736:	d199      	bne.n	800766c <_scanf_float+0x60>
 8007738:	2d07      	cmp	r5, #7
 800773a:	d197      	bne.n	800766c <_scanf_float+0x60>
 800773c:	2508      	movs	r5, #8
 800773e:	e029      	b.n	8007794 <_scanf_float+0x188>
 8007740:	2b74      	cmp	r3, #116	; 0x74
 8007742:	d06f      	beq.n	8007824 <_scanf_float+0x218>
 8007744:	2b79      	cmp	r3, #121	; 0x79
 8007746:	e7f6      	b.n	8007736 <_scanf_float+0x12a>
 8007748:	6821      	ldr	r1, [r4, #0]
 800774a:	05c8      	lsls	r0, r1, #23
 800774c:	d51a      	bpl.n	8007784 <_scanf_float+0x178>
 800774e:	9b02      	ldr	r3, [sp, #8]
 8007750:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007754:	6021      	str	r1, [r4, #0]
 8007756:	f109 0901 	add.w	r9, r9, #1
 800775a:	b11b      	cbz	r3, 8007764 <_scanf_float+0x158>
 800775c:	3b01      	subs	r3, #1
 800775e:	3201      	adds	r2, #1
 8007760:	9302      	str	r3, [sp, #8]
 8007762:	60a2      	str	r2, [r4, #8]
 8007764:	68a3      	ldr	r3, [r4, #8]
 8007766:	3b01      	subs	r3, #1
 8007768:	60a3      	str	r3, [r4, #8]
 800776a:	6923      	ldr	r3, [r4, #16]
 800776c:	3301      	adds	r3, #1
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	3b01      	subs	r3, #1
 8007774:	2b00      	cmp	r3, #0
 8007776:	607b      	str	r3, [r7, #4]
 8007778:	f340 8084 	ble.w	8007884 <_scanf_float+0x278>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	3301      	adds	r3, #1
 8007780:	603b      	str	r3, [r7, #0]
 8007782:	e766      	b.n	8007652 <_scanf_float+0x46>
 8007784:	eb1a 0f05 	cmn.w	sl, r5
 8007788:	f47f af70 	bne.w	800766c <_scanf_float+0x60>
 800778c:	6822      	ldr	r2, [r4, #0]
 800778e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007792:	6022      	str	r2, [r4, #0]
 8007794:	f806 3b01 	strb.w	r3, [r6], #1
 8007798:	e7e4      	b.n	8007764 <_scanf_float+0x158>
 800779a:	6822      	ldr	r2, [r4, #0]
 800779c:	0610      	lsls	r0, r2, #24
 800779e:	f57f af65 	bpl.w	800766c <_scanf_float+0x60>
 80077a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077a6:	e7f4      	b.n	8007792 <_scanf_float+0x186>
 80077a8:	f1ba 0f00 	cmp.w	sl, #0
 80077ac:	d10e      	bne.n	80077cc <_scanf_float+0x1c0>
 80077ae:	f1b9 0f00 	cmp.w	r9, #0
 80077b2:	d10e      	bne.n	80077d2 <_scanf_float+0x1c6>
 80077b4:	6822      	ldr	r2, [r4, #0]
 80077b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80077ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80077be:	d108      	bne.n	80077d2 <_scanf_float+0x1c6>
 80077c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80077c4:	6022      	str	r2, [r4, #0]
 80077c6:	f04f 0a01 	mov.w	sl, #1
 80077ca:	e7e3      	b.n	8007794 <_scanf_float+0x188>
 80077cc:	f1ba 0f02 	cmp.w	sl, #2
 80077d0:	d055      	beq.n	800787e <_scanf_float+0x272>
 80077d2:	2d01      	cmp	r5, #1
 80077d4:	d002      	beq.n	80077dc <_scanf_float+0x1d0>
 80077d6:	2d04      	cmp	r5, #4
 80077d8:	f47f af48 	bne.w	800766c <_scanf_float+0x60>
 80077dc:	3501      	adds	r5, #1
 80077de:	b2ed      	uxtb	r5, r5
 80077e0:	e7d8      	b.n	8007794 <_scanf_float+0x188>
 80077e2:	f1ba 0f01 	cmp.w	sl, #1
 80077e6:	f47f af41 	bne.w	800766c <_scanf_float+0x60>
 80077ea:	f04f 0a02 	mov.w	sl, #2
 80077ee:	e7d1      	b.n	8007794 <_scanf_float+0x188>
 80077f0:	b97d      	cbnz	r5, 8007812 <_scanf_float+0x206>
 80077f2:	f1b9 0f00 	cmp.w	r9, #0
 80077f6:	f47f af3c 	bne.w	8007672 <_scanf_float+0x66>
 80077fa:	6822      	ldr	r2, [r4, #0]
 80077fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007800:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007804:	f47f af39 	bne.w	800767a <_scanf_float+0x6e>
 8007808:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800780c:	6022      	str	r2, [r4, #0]
 800780e:	2501      	movs	r5, #1
 8007810:	e7c0      	b.n	8007794 <_scanf_float+0x188>
 8007812:	2d03      	cmp	r5, #3
 8007814:	d0e2      	beq.n	80077dc <_scanf_float+0x1d0>
 8007816:	2d05      	cmp	r5, #5
 8007818:	e7de      	b.n	80077d8 <_scanf_float+0x1cc>
 800781a:	2d02      	cmp	r5, #2
 800781c:	f47f af26 	bne.w	800766c <_scanf_float+0x60>
 8007820:	2503      	movs	r5, #3
 8007822:	e7b7      	b.n	8007794 <_scanf_float+0x188>
 8007824:	2d06      	cmp	r5, #6
 8007826:	f47f af21 	bne.w	800766c <_scanf_float+0x60>
 800782a:	2507      	movs	r5, #7
 800782c:	e7b2      	b.n	8007794 <_scanf_float+0x188>
 800782e:	6822      	ldr	r2, [r4, #0]
 8007830:	0591      	lsls	r1, r2, #22
 8007832:	f57f af1b 	bpl.w	800766c <_scanf_float+0x60>
 8007836:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800783a:	6022      	str	r2, [r4, #0]
 800783c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007840:	e7a8      	b.n	8007794 <_scanf_float+0x188>
 8007842:	6822      	ldr	r2, [r4, #0]
 8007844:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007848:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800784c:	d006      	beq.n	800785c <_scanf_float+0x250>
 800784e:	0550      	lsls	r0, r2, #21
 8007850:	f57f af0c 	bpl.w	800766c <_scanf_float+0x60>
 8007854:	f1b9 0f00 	cmp.w	r9, #0
 8007858:	f43f af0f 	beq.w	800767a <_scanf_float+0x6e>
 800785c:	0591      	lsls	r1, r2, #22
 800785e:	bf58      	it	pl
 8007860:	9901      	ldrpl	r1, [sp, #4]
 8007862:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007866:	bf58      	it	pl
 8007868:	eba9 0101 	subpl.w	r1, r9, r1
 800786c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007870:	bf58      	it	pl
 8007872:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007876:	6022      	str	r2, [r4, #0]
 8007878:	f04f 0900 	mov.w	r9, #0
 800787c:	e78a      	b.n	8007794 <_scanf_float+0x188>
 800787e:	f04f 0a03 	mov.w	sl, #3
 8007882:	e787      	b.n	8007794 <_scanf_float+0x188>
 8007884:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007888:	4639      	mov	r1, r7
 800788a:	4640      	mov	r0, r8
 800788c:	4798      	blx	r3
 800788e:	2800      	cmp	r0, #0
 8007890:	f43f aedf 	beq.w	8007652 <_scanf_float+0x46>
 8007894:	e6ea      	b.n	800766c <_scanf_float+0x60>
 8007896:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800789a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800789e:	463a      	mov	r2, r7
 80078a0:	4640      	mov	r0, r8
 80078a2:	4798      	blx	r3
 80078a4:	6923      	ldr	r3, [r4, #16]
 80078a6:	3b01      	subs	r3, #1
 80078a8:	6123      	str	r3, [r4, #16]
 80078aa:	e6ec      	b.n	8007686 <_scanf_float+0x7a>
 80078ac:	1e6b      	subs	r3, r5, #1
 80078ae:	2b06      	cmp	r3, #6
 80078b0:	d825      	bhi.n	80078fe <_scanf_float+0x2f2>
 80078b2:	2d02      	cmp	r5, #2
 80078b4:	d836      	bhi.n	8007924 <_scanf_float+0x318>
 80078b6:	455e      	cmp	r6, fp
 80078b8:	f67f aee8 	bls.w	800768c <_scanf_float+0x80>
 80078bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078c4:	463a      	mov	r2, r7
 80078c6:	4640      	mov	r0, r8
 80078c8:	4798      	blx	r3
 80078ca:	6923      	ldr	r3, [r4, #16]
 80078cc:	3b01      	subs	r3, #1
 80078ce:	6123      	str	r3, [r4, #16]
 80078d0:	e7f1      	b.n	80078b6 <_scanf_float+0x2aa>
 80078d2:	9802      	ldr	r0, [sp, #8]
 80078d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80078dc:	9002      	str	r0, [sp, #8]
 80078de:	463a      	mov	r2, r7
 80078e0:	4640      	mov	r0, r8
 80078e2:	4798      	blx	r3
 80078e4:	6923      	ldr	r3, [r4, #16]
 80078e6:	3b01      	subs	r3, #1
 80078e8:	6123      	str	r3, [r4, #16]
 80078ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078ee:	fa5f fa8a 	uxtb.w	sl, sl
 80078f2:	f1ba 0f02 	cmp.w	sl, #2
 80078f6:	d1ec      	bne.n	80078d2 <_scanf_float+0x2c6>
 80078f8:	3d03      	subs	r5, #3
 80078fa:	b2ed      	uxtb	r5, r5
 80078fc:	1b76      	subs	r6, r6, r5
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	05da      	lsls	r2, r3, #23
 8007902:	d52f      	bpl.n	8007964 <_scanf_float+0x358>
 8007904:	055b      	lsls	r3, r3, #21
 8007906:	d510      	bpl.n	800792a <_scanf_float+0x31e>
 8007908:	455e      	cmp	r6, fp
 800790a:	f67f aebf 	bls.w	800768c <_scanf_float+0x80>
 800790e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007912:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007916:	463a      	mov	r2, r7
 8007918:	4640      	mov	r0, r8
 800791a:	4798      	blx	r3
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	3b01      	subs	r3, #1
 8007920:	6123      	str	r3, [r4, #16]
 8007922:	e7f1      	b.n	8007908 <_scanf_float+0x2fc>
 8007924:	46aa      	mov	sl, r5
 8007926:	9602      	str	r6, [sp, #8]
 8007928:	e7df      	b.n	80078ea <_scanf_float+0x2de>
 800792a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800792e:	6923      	ldr	r3, [r4, #16]
 8007930:	2965      	cmp	r1, #101	; 0x65
 8007932:	f103 33ff 	add.w	r3, r3, #4294967295
 8007936:	f106 35ff 	add.w	r5, r6, #4294967295
 800793a:	6123      	str	r3, [r4, #16]
 800793c:	d00c      	beq.n	8007958 <_scanf_float+0x34c>
 800793e:	2945      	cmp	r1, #69	; 0x45
 8007940:	d00a      	beq.n	8007958 <_scanf_float+0x34c>
 8007942:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007946:	463a      	mov	r2, r7
 8007948:	4640      	mov	r0, r8
 800794a:	4798      	blx	r3
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007952:	3b01      	subs	r3, #1
 8007954:	1eb5      	subs	r5, r6, #2
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800795c:	463a      	mov	r2, r7
 800795e:	4640      	mov	r0, r8
 8007960:	4798      	blx	r3
 8007962:	462e      	mov	r6, r5
 8007964:	6825      	ldr	r5, [r4, #0]
 8007966:	f015 0510 	ands.w	r5, r5, #16
 800796a:	d14d      	bne.n	8007a08 <_scanf_float+0x3fc>
 800796c:	7035      	strb	r5, [r6, #0]
 800796e:	6823      	ldr	r3, [r4, #0]
 8007970:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007978:	d11a      	bne.n	80079b0 <_scanf_float+0x3a4>
 800797a:	9b01      	ldr	r3, [sp, #4]
 800797c:	454b      	cmp	r3, r9
 800797e:	eba3 0209 	sub.w	r2, r3, r9
 8007982:	d122      	bne.n	80079ca <_scanf_float+0x3be>
 8007984:	2200      	movs	r2, #0
 8007986:	4659      	mov	r1, fp
 8007988:	4640      	mov	r0, r8
 800798a:	f000 feef 	bl	800876c <_strtod_r>
 800798e:	9b03      	ldr	r3, [sp, #12]
 8007990:	6821      	ldr	r1, [r4, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f011 0f02 	tst.w	r1, #2
 8007998:	f103 0204 	add.w	r2, r3, #4
 800799c:	d020      	beq.n	80079e0 <_scanf_float+0x3d4>
 800799e:	9903      	ldr	r1, [sp, #12]
 80079a0:	600a      	str	r2, [r1, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	ed83 0b00 	vstr	d0, [r3]
 80079a8:	68e3      	ldr	r3, [r4, #12]
 80079aa:	3301      	adds	r3, #1
 80079ac:	60e3      	str	r3, [r4, #12]
 80079ae:	e66e      	b.n	800768e <_scanf_float+0x82>
 80079b0:	9b04      	ldr	r3, [sp, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d0e6      	beq.n	8007984 <_scanf_float+0x378>
 80079b6:	9905      	ldr	r1, [sp, #20]
 80079b8:	230a      	movs	r3, #10
 80079ba:	462a      	mov	r2, r5
 80079bc:	3101      	adds	r1, #1
 80079be:	4640      	mov	r0, r8
 80079c0:	f000 ff5e 	bl	8008880 <_strtol_r>
 80079c4:	9b04      	ldr	r3, [sp, #16]
 80079c6:	9e05      	ldr	r6, [sp, #20]
 80079c8:	1ac2      	subs	r2, r0, r3
 80079ca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80079ce:	429e      	cmp	r6, r3
 80079d0:	bf28      	it	cs
 80079d2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80079d6:	490d      	ldr	r1, [pc, #52]	; (8007a0c <_scanf_float+0x400>)
 80079d8:	4630      	mov	r0, r6
 80079da:	f000 f821 	bl	8007a20 <siprintf>
 80079de:	e7d1      	b.n	8007984 <_scanf_float+0x378>
 80079e0:	f011 0f04 	tst.w	r1, #4
 80079e4:	9903      	ldr	r1, [sp, #12]
 80079e6:	600a      	str	r2, [r1, #0]
 80079e8:	d1db      	bne.n	80079a2 <_scanf_float+0x396>
 80079ea:	eeb4 0b40 	vcmp.f64	d0, d0
 80079ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f2:	681e      	ldr	r6, [r3, #0]
 80079f4:	d705      	bvc.n	8007a02 <_scanf_float+0x3f6>
 80079f6:	4806      	ldr	r0, [pc, #24]	; (8007a10 <_scanf_float+0x404>)
 80079f8:	f000 f80c 	bl	8007a14 <nanf>
 80079fc:	ed86 0a00 	vstr	s0, [r6]
 8007a00:	e7d2      	b.n	80079a8 <_scanf_float+0x39c>
 8007a02:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007a06:	e7f9      	b.n	80079fc <_scanf_float+0x3f0>
 8007a08:	2500      	movs	r5, #0
 8007a0a:	e640      	b.n	800768e <_scanf_float+0x82>
 8007a0c:	0800c46a 	.word	0x0800c46a
 8007a10:	0800c89b 	.word	0x0800c89b

08007a14 <nanf>:
 8007a14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007a1c <nanf+0x8>
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	7fc00000 	.word	0x7fc00000

08007a20 <siprintf>:
 8007a20:	b40e      	push	{r1, r2, r3}
 8007a22:	b500      	push	{lr}
 8007a24:	b09c      	sub	sp, #112	; 0x70
 8007a26:	ab1d      	add	r3, sp, #116	; 0x74
 8007a28:	9002      	str	r0, [sp, #8]
 8007a2a:	9006      	str	r0, [sp, #24]
 8007a2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a30:	4809      	ldr	r0, [pc, #36]	; (8007a58 <siprintf+0x38>)
 8007a32:	9107      	str	r1, [sp, #28]
 8007a34:	9104      	str	r1, [sp, #16]
 8007a36:	4909      	ldr	r1, [pc, #36]	; (8007a5c <siprintf+0x3c>)
 8007a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a3c:	9105      	str	r1, [sp, #20]
 8007a3e:	6800      	ldr	r0, [r0, #0]
 8007a40:	9301      	str	r3, [sp, #4]
 8007a42:	a902      	add	r1, sp, #8
 8007a44:	f002 fece 	bl	800a7e4 <_svfiprintf_r>
 8007a48:	9b02      	ldr	r3, [sp, #8]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	701a      	strb	r2, [r3, #0]
 8007a4e:	b01c      	add	sp, #112	; 0x70
 8007a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a54:	b003      	add	sp, #12
 8007a56:	4770      	bx	lr
 8007a58:	20000068 	.word	0x20000068
 8007a5c:	ffff0208 	.word	0xffff0208

08007a60 <siscanf>:
 8007a60:	b40e      	push	{r1, r2, r3}
 8007a62:	b510      	push	{r4, lr}
 8007a64:	b09f      	sub	sp, #124	; 0x7c
 8007a66:	ac21      	add	r4, sp, #132	; 0x84
 8007a68:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007a6c:	f854 2b04 	ldr.w	r2, [r4], #4
 8007a70:	9201      	str	r2, [sp, #4]
 8007a72:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007a76:	9004      	str	r0, [sp, #16]
 8007a78:	9008      	str	r0, [sp, #32]
 8007a7a:	f7f8 fbeb 	bl	8000254 <strlen>
 8007a7e:	4b0c      	ldr	r3, [pc, #48]	; (8007ab0 <siscanf+0x50>)
 8007a80:	9005      	str	r0, [sp, #20]
 8007a82:	9009      	str	r0, [sp, #36]	; 0x24
 8007a84:	930d      	str	r3, [sp, #52]	; 0x34
 8007a86:	480b      	ldr	r0, [pc, #44]	; (8007ab4 <siscanf+0x54>)
 8007a88:	9a01      	ldr	r2, [sp, #4]
 8007a8a:	6800      	ldr	r0, [r0, #0]
 8007a8c:	9403      	str	r4, [sp, #12]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	9311      	str	r3, [sp, #68]	; 0x44
 8007a92:	9316      	str	r3, [sp, #88]	; 0x58
 8007a94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007a98:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007a9c:	a904      	add	r1, sp, #16
 8007a9e:	4623      	mov	r3, r4
 8007aa0:	f002 fffa 	bl	800aa98 <__ssvfiscanf_r>
 8007aa4:	b01f      	add	sp, #124	; 0x7c
 8007aa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aaa:	b003      	add	sp, #12
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	08007adb 	.word	0x08007adb
 8007ab4:	20000068 	.word	0x20000068

08007ab8 <__sread>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac0:	f003 faae 	bl	800b020 <_read_r>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	bfab      	itete	ge
 8007ac8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007aca:	89a3      	ldrhlt	r3, [r4, #12]
 8007acc:	181b      	addge	r3, r3, r0
 8007ace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ad2:	bfac      	ite	ge
 8007ad4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ad6:	81a3      	strhlt	r3, [r4, #12]
 8007ad8:	bd10      	pop	{r4, pc}

08007ada <__seofread>:
 8007ada:	2000      	movs	r0, #0
 8007adc:	4770      	bx	lr

08007ade <__swrite>:
 8007ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae2:	461f      	mov	r7, r3
 8007ae4:	898b      	ldrh	r3, [r1, #12]
 8007ae6:	05db      	lsls	r3, r3, #23
 8007ae8:	4605      	mov	r5, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	4616      	mov	r6, r2
 8007aee:	d505      	bpl.n	8007afc <__swrite+0x1e>
 8007af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af4:	2302      	movs	r3, #2
 8007af6:	2200      	movs	r2, #0
 8007af8:	f002 f868 	bl	8009bcc <_lseek_r>
 8007afc:	89a3      	ldrh	r3, [r4, #12]
 8007afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b06:	81a3      	strh	r3, [r4, #12]
 8007b08:	4632      	mov	r2, r6
 8007b0a:	463b      	mov	r3, r7
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b12:	f000 beb7 	b.w	8008884 <_write_r>

08007b16 <__sseek>:
 8007b16:	b510      	push	{r4, lr}
 8007b18:	460c      	mov	r4, r1
 8007b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b1e:	f002 f855 	bl	8009bcc <_lseek_r>
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	bf15      	itete	ne
 8007b28:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b32:	81a3      	strheq	r3, [r4, #12]
 8007b34:	bf18      	it	ne
 8007b36:	81a3      	strhne	r3, [r4, #12]
 8007b38:	bd10      	pop	{r4, pc}

08007b3a <__sclose>:
 8007b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3e:	f000 beb3 	b.w	80088a8 <_close_r>

08007b42 <strncmp>:
 8007b42:	b510      	push	{r4, lr}
 8007b44:	b16a      	cbz	r2, 8007b62 <strncmp+0x20>
 8007b46:	3901      	subs	r1, #1
 8007b48:	1884      	adds	r4, r0, r2
 8007b4a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007b4e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d103      	bne.n	8007b5e <strncmp+0x1c>
 8007b56:	42a0      	cmp	r0, r4
 8007b58:	d001      	beq.n	8007b5e <strncmp+0x1c>
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1f5      	bne.n	8007b4a <strncmp+0x8>
 8007b5e:	1a98      	subs	r0, r3, r2
 8007b60:	bd10      	pop	{r4, pc}
 8007b62:	4610      	mov	r0, r2
 8007b64:	e7fc      	b.n	8007b60 <strncmp+0x1e>

08007b66 <strncpy>:
 8007b66:	b510      	push	{r4, lr}
 8007b68:	3901      	subs	r1, #1
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	b132      	cbz	r2, 8007b7c <strncpy+0x16>
 8007b6e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b72:	f803 4b01 	strb.w	r4, [r3], #1
 8007b76:	3a01      	subs	r2, #1
 8007b78:	2c00      	cmp	r4, #0
 8007b7a:	d1f7      	bne.n	8007b6c <strncpy+0x6>
 8007b7c:	441a      	add	r2, r3
 8007b7e:	2100      	movs	r1, #0
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d100      	bne.n	8007b86 <strncpy+0x20>
 8007b84:	bd10      	pop	{r4, pc}
 8007b86:	f803 1b01 	strb.w	r1, [r3], #1
 8007b8a:	e7f9      	b.n	8007b80 <strncpy+0x1a>

08007b8c <sulp>:
 8007b8c:	b570      	push	{r4, r5, r6, lr}
 8007b8e:	4604      	mov	r4, r0
 8007b90:	460d      	mov	r5, r1
 8007b92:	4616      	mov	r6, r2
 8007b94:	ec45 4b10 	vmov	d0, r4, r5
 8007b98:	f002 fbbe 	bl	800a318 <__ulp>
 8007b9c:	b17e      	cbz	r6, 8007bbe <sulp+0x32>
 8007b9e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007ba2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	dd09      	ble.n	8007bbe <sulp+0x32>
 8007baa:	051b      	lsls	r3, r3, #20
 8007bac:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007bb6:	ec41 0b17 	vmov	d7, r0, r1
 8007bba:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007bbe:	bd70      	pop	{r4, r5, r6, pc}

08007bc0 <_strtod_l>:
 8007bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	ed2d 8b0c 	vpush	{d8-d13}
 8007bc8:	b09d      	sub	sp, #116	; 0x74
 8007bca:	461f      	mov	r7, r3
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9318      	str	r3, [sp, #96]	; 0x60
 8007bd0:	4ba6      	ldr	r3, [pc, #664]	; (8007e6c <_strtod_l+0x2ac>)
 8007bd2:	9213      	str	r2, [sp, #76]	; 0x4c
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9308      	str	r3, [sp, #32]
 8007bd8:	4604      	mov	r4, r0
 8007bda:	4618      	mov	r0, r3
 8007bdc:	468a      	mov	sl, r1
 8007bde:	f7f8 fb39 	bl	8000254 <strlen>
 8007be2:	f04f 0800 	mov.w	r8, #0
 8007be6:	4605      	mov	r5, r0
 8007be8:	f04f 0900 	mov.w	r9, #0
 8007bec:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8007bf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007bf2:	781a      	ldrb	r2, [r3, #0]
 8007bf4:	2a2b      	cmp	r2, #43	; 0x2b
 8007bf6:	d04d      	beq.n	8007c94 <_strtod_l+0xd4>
 8007bf8:	d83a      	bhi.n	8007c70 <_strtod_l+0xb0>
 8007bfa:	2a0d      	cmp	r2, #13
 8007bfc:	d833      	bhi.n	8007c66 <_strtod_l+0xa6>
 8007bfe:	2a08      	cmp	r2, #8
 8007c00:	d833      	bhi.n	8007c6a <_strtod_l+0xaa>
 8007c02:	2a00      	cmp	r2, #0
 8007c04:	d03d      	beq.n	8007c82 <_strtod_l+0xc2>
 8007c06:	2300      	movs	r3, #0
 8007c08:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c0a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007c0c:	7833      	ldrb	r3, [r6, #0]
 8007c0e:	2b30      	cmp	r3, #48	; 0x30
 8007c10:	f040 80b6 	bne.w	8007d80 <_strtod_l+0x1c0>
 8007c14:	7873      	ldrb	r3, [r6, #1]
 8007c16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c1a:	2b58      	cmp	r3, #88	; 0x58
 8007c1c:	d16d      	bne.n	8007cfa <_strtod_l+0x13a>
 8007c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	ab18      	add	r3, sp, #96	; 0x60
 8007c24:	9702      	str	r7, [sp, #8]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	4a91      	ldr	r2, [pc, #580]	; (8007e70 <_strtod_l+0x2b0>)
 8007c2a:	ab19      	add	r3, sp, #100	; 0x64
 8007c2c:	a917      	add	r1, sp, #92	; 0x5c
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f001 fcc0 	bl	80095b4 <__gethex>
 8007c34:	f010 0507 	ands.w	r5, r0, #7
 8007c38:	4607      	mov	r7, r0
 8007c3a:	d005      	beq.n	8007c48 <_strtod_l+0x88>
 8007c3c:	2d06      	cmp	r5, #6
 8007c3e:	d12b      	bne.n	8007c98 <_strtod_l+0xd8>
 8007c40:	3601      	adds	r6, #1
 8007c42:	2300      	movs	r3, #0
 8007c44:	9617      	str	r6, [sp, #92]	; 0x5c
 8007c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	f040 856e 	bne.w	800872c <_strtod_l+0xb6c>
 8007c50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c52:	b1e3      	cbz	r3, 8007c8e <_strtod_l+0xce>
 8007c54:	ec49 8b17 	vmov	d7, r8, r9
 8007c58:	eeb1 0b47 	vneg.f64	d0, d7
 8007c5c:	b01d      	add	sp, #116	; 0x74
 8007c5e:	ecbd 8b0c 	vpop	{d8-d13}
 8007c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c66:	2a20      	cmp	r2, #32
 8007c68:	d1cd      	bne.n	8007c06 <_strtod_l+0x46>
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c6e:	e7bf      	b.n	8007bf0 <_strtod_l+0x30>
 8007c70:	2a2d      	cmp	r2, #45	; 0x2d
 8007c72:	d1c8      	bne.n	8007c06 <_strtod_l+0x46>
 8007c74:	2201      	movs	r2, #1
 8007c76:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c78:	1c5a      	adds	r2, r3, #1
 8007c7a:	9217      	str	r2, [sp, #92]	; 0x5c
 8007c7c:	785b      	ldrb	r3, [r3, #1]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1c3      	bne.n	8007c0a <_strtod_l+0x4a>
 8007c82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c84:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f040 854d 	bne.w	8008728 <_strtod_l+0xb68>
 8007c8e:	ec49 8b10 	vmov	d0, r8, r9
 8007c92:	e7e3      	b.n	8007c5c <_strtod_l+0x9c>
 8007c94:	2200      	movs	r2, #0
 8007c96:	e7ee      	b.n	8007c76 <_strtod_l+0xb6>
 8007c98:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c9a:	b13a      	cbz	r2, 8007cac <_strtod_l+0xec>
 8007c9c:	2135      	movs	r1, #53	; 0x35
 8007c9e:	a81a      	add	r0, sp, #104	; 0x68
 8007ca0:	f002 fc46 	bl	800a530 <__copybits>
 8007ca4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f002 f80a 	bl	8009cc0 <_Bfree>
 8007cac:	3d01      	subs	r5, #1
 8007cae:	2d05      	cmp	r5, #5
 8007cb0:	d807      	bhi.n	8007cc2 <_strtod_l+0x102>
 8007cb2:	e8df f005 	tbb	[pc, r5]
 8007cb6:	0b0e      	.short	0x0b0e
 8007cb8:	030e1d18 	.word	0x030e1d18
 8007cbc:	f04f 0900 	mov.w	r9, #0
 8007cc0:	46c8      	mov	r8, r9
 8007cc2:	073b      	lsls	r3, r7, #28
 8007cc4:	d5c0      	bpl.n	8007c48 <_strtod_l+0x88>
 8007cc6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007cca:	e7bd      	b.n	8007c48 <_strtod_l+0x88>
 8007ccc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8007cd0:	e7f7      	b.n	8007cc2 <_strtod_l+0x102>
 8007cd2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8007cd6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007cd8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cdc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007ce0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007ce4:	e7ed      	b.n	8007cc2 <_strtod_l+0x102>
 8007ce6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8007e74 <_strtod_l+0x2b4>
 8007cea:	f04f 0800 	mov.w	r8, #0
 8007cee:	e7e8      	b.n	8007cc2 <_strtod_l+0x102>
 8007cf0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007cf4:	f04f 38ff 	mov.w	r8, #4294967295
 8007cf8:	e7e3      	b.n	8007cc2 <_strtod_l+0x102>
 8007cfa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cfc:	1c5a      	adds	r2, r3, #1
 8007cfe:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d00:	785b      	ldrb	r3, [r3, #1]
 8007d02:	2b30      	cmp	r3, #48	; 0x30
 8007d04:	d0f9      	beq.n	8007cfa <_strtod_l+0x13a>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d09e      	beq.n	8007c48 <_strtod_l+0x88>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	9306      	str	r3, [sp, #24]
 8007d0e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d10:	930c      	str	r3, [sp, #48]	; 0x30
 8007d12:	2300      	movs	r3, #0
 8007d14:	9304      	str	r3, [sp, #16]
 8007d16:	930a      	str	r3, [sp, #40]	; 0x28
 8007d18:	461e      	mov	r6, r3
 8007d1a:	220a      	movs	r2, #10
 8007d1c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007d1e:	f890 b000 	ldrb.w	fp, [r0]
 8007d22:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8007d26:	b2d9      	uxtb	r1, r3
 8007d28:	2909      	cmp	r1, #9
 8007d2a:	d92b      	bls.n	8007d84 <_strtod_l+0x1c4>
 8007d2c:	9908      	ldr	r1, [sp, #32]
 8007d2e:	462a      	mov	r2, r5
 8007d30:	f7ff ff07 	bl	8007b42 <strncmp>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d035      	beq.n	8007da4 <_strtod_l+0x1e4>
 8007d38:	2000      	movs	r0, #0
 8007d3a:	465a      	mov	r2, fp
 8007d3c:	4633      	mov	r3, r6
 8007d3e:	4683      	mov	fp, r0
 8007d40:	4601      	mov	r1, r0
 8007d42:	2a65      	cmp	r2, #101	; 0x65
 8007d44:	d001      	beq.n	8007d4a <_strtod_l+0x18a>
 8007d46:	2a45      	cmp	r2, #69	; 0x45
 8007d48:	d118      	bne.n	8007d7c <_strtod_l+0x1bc>
 8007d4a:	b91b      	cbnz	r3, 8007d54 <_strtod_l+0x194>
 8007d4c:	9b06      	ldr	r3, [sp, #24]
 8007d4e:	4303      	orrs	r3, r0
 8007d50:	d097      	beq.n	8007c82 <_strtod_l+0xc2>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8007d58:	f10a 0201 	add.w	r2, sl, #1
 8007d5c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d5e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8007d62:	2a2b      	cmp	r2, #43	; 0x2b
 8007d64:	d077      	beq.n	8007e56 <_strtod_l+0x296>
 8007d66:	2a2d      	cmp	r2, #45	; 0x2d
 8007d68:	d07d      	beq.n	8007e66 <_strtod_l+0x2a6>
 8007d6a:	f04f 0e00 	mov.w	lr, #0
 8007d6e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007d72:	2d09      	cmp	r5, #9
 8007d74:	f240 8084 	bls.w	8007e80 <_strtod_l+0x2c0>
 8007d78:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8007d7c:	2500      	movs	r5, #0
 8007d7e:	e09f      	b.n	8007ec0 <_strtod_l+0x300>
 8007d80:	2300      	movs	r3, #0
 8007d82:	e7c3      	b.n	8007d0c <_strtod_l+0x14c>
 8007d84:	2e08      	cmp	r6, #8
 8007d86:	bfd5      	itete	le
 8007d88:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8007d8a:	9904      	ldrgt	r1, [sp, #16]
 8007d8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d90:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007d94:	f100 0001 	add.w	r0, r0, #1
 8007d98:	bfd4      	ite	le
 8007d9a:	930a      	strle	r3, [sp, #40]	; 0x28
 8007d9c:	9304      	strgt	r3, [sp, #16]
 8007d9e:	3601      	adds	r6, #1
 8007da0:	9017      	str	r0, [sp, #92]	; 0x5c
 8007da2:	e7bb      	b.n	8007d1c <_strtod_l+0x15c>
 8007da4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007da6:	195a      	adds	r2, r3, r5
 8007da8:	9217      	str	r2, [sp, #92]	; 0x5c
 8007daa:	5d5a      	ldrb	r2, [r3, r5]
 8007dac:	b3ae      	cbz	r6, 8007e1a <_strtod_l+0x25a>
 8007dae:	4683      	mov	fp, r0
 8007db0:	4633      	mov	r3, r6
 8007db2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007db6:	2909      	cmp	r1, #9
 8007db8:	d912      	bls.n	8007de0 <_strtod_l+0x220>
 8007dba:	2101      	movs	r1, #1
 8007dbc:	e7c1      	b.n	8007d42 <_strtod_l+0x182>
 8007dbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	9217      	str	r2, [sp, #92]	; 0x5c
 8007dc4:	785a      	ldrb	r2, [r3, #1]
 8007dc6:	3001      	adds	r0, #1
 8007dc8:	2a30      	cmp	r2, #48	; 0x30
 8007dca:	d0f8      	beq.n	8007dbe <_strtod_l+0x1fe>
 8007dcc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007dd0:	2b08      	cmp	r3, #8
 8007dd2:	f200 84b0 	bhi.w	8008736 <_strtod_l+0xb76>
 8007dd6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dd8:	930c      	str	r3, [sp, #48]	; 0x30
 8007dda:	4683      	mov	fp, r0
 8007ddc:	2000      	movs	r0, #0
 8007dde:	4603      	mov	r3, r0
 8007de0:	3a30      	subs	r2, #48	; 0x30
 8007de2:	f100 0101 	add.w	r1, r0, #1
 8007de6:	d012      	beq.n	8007e0e <_strtod_l+0x24e>
 8007de8:	448b      	add	fp, r1
 8007dea:	eb00 0c03 	add.w	ip, r0, r3
 8007dee:	4619      	mov	r1, r3
 8007df0:	250a      	movs	r5, #10
 8007df2:	4561      	cmp	r1, ip
 8007df4:	d113      	bne.n	8007e1e <_strtod_l+0x25e>
 8007df6:	1819      	adds	r1, r3, r0
 8007df8:	2908      	cmp	r1, #8
 8007dfa:	f103 0301 	add.w	r3, r3, #1
 8007dfe:	4403      	add	r3, r0
 8007e00:	dc1d      	bgt.n	8007e3e <_strtod_l+0x27e>
 8007e02:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007e04:	210a      	movs	r1, #10
 8007e06:	fb01 2200 	mla	r2, r1, r0, r2
 8007e0a:	920a      	str	r2, [sp, #40]	; 0x28
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e10:	1c50      	adds	r0, r2, #1
 8007e12:	9017      	str	r0, [sp, #92]	; 0x5c
 8007e14:	7852      	ldrb	r2, [r2, #1]
 8007e16:	4608      	mov	r0, r1
 8007e18:	e7cb      	b.n	8007db2 <_strtod_l+0x1f2>
 8007e1a:	4630      	mov	r0, r6
 8007e1c:	e7d4      	b.n	8007dc8 <_strtod_l+0x208>
 8007e1e:	2908      	cmp	r1, #8
 8007e20:	dc04      	bgt.n	8007e2c <_strtod_l+0x26c>
 8007e22:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007e24:	436f      	muls	r7, r5
 8007e26:	970a      	str	r7, [sp, #40]	; 0x28
 8007e28:	3101      	adds	r1, #1
 8007e2a:	e7e2      	b.n	8007df2 <_strtod_l+0x232>
 8007e2c:	f101 0e01 	add.w	lr, r1, #1
 8007e30:	f1be 0f10 	cmp.w	lr, #16
 8007e34:	bfde      	ittt	le
 8007e36:	9f04      	ldrle	r7, [sp, #16]
 8007e38:	436f      	mulle	r7, r5
 8007e3a:	9704      	strle	r7, [sp, #16]
 8007e3c:	e7f4      	b.n	8007e28 <_strtod_l+0x268>
 8007e3e:	2b10      	cmp	r3, #16
 8007e40:	bfdf      	itttt	le
 8007e42:	9804      	ldrle	r0, [sp, #16]
 8007e44:	210a      	movle	r1, #10
 8007e46:	fb01 2200 	mlale	r2, r1, r0, r2
 8007e4a:	9204      	strle	r2, [sp, #16]
 8007e4c:	e7de      	b.n	8007e0c <_strtod_l+0x24c>
 8007e4e:	f04f 0b00 	mov.w	fp, #0
 8007e52:	2101      	movs	r1, #1
 8007e54:	e77a      	b.n	8007d4c <_strtod_l+0x18c>
 8007e56:	f04f 0e00 	mov.w	lr, #0
 8007e5a:	f10a 0202 	add.w	r2, sl, #2
 8007e5e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e60:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8007e64:	e783      	b.n	8007d6e <_strtod_l+0x1ae>
 8007e66:	f04f 0e01 	mov.w	lr, #1
 8007e6a:	e7f6      	b.n	8007e5a <_strtod_l+0x29a>
 8007e6c:	0800c6c0 	.word	0x0800c6c0
 8007e70:	0800c470 	.word	0x0800c470
 8007e74:	7ff00000 	.word	0x7ff00000
 8007e78:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e7a:	1c55      	adds	r5, r2, #1
 8007e7c:	9517      	str	r5, [sp, #92]	; 0x5c
 8007e7e:	7852      	ldrb	r2, [r2, #1]
 8007e80:	2a30      	cmp	r2, #48	; 0x30
 8007e82:	d0f9      	beq.n	8007e78 <_strtod_l+0x2b8>
 8007e84:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8007e88:	2d08      	cmp	r5, #8
 8007e8a:	f63f af77 	bhi.w	8007d7c <_strtod_l+0x1bc>
 8007e8e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007e92:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e94:	9208      	str	r2, [sp, #32]
 8007e96:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e98:	1c55      	adds	r5, r2, #1
 8007e9a:	9517      	str	r5, [sp, #92]	; 0x5c
 8007e9c:	7852      	ldrb	r2, [r2, #1]
 8007e9e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8007ea2:	2f09      	cmp	r7, #9
 8007ea4:	d937      	bls.n	8007f16 <_strtod_l+0x356>
 8007ea6:	9f08      	ldr	r7, [sp, #32]
 8007ea8:	1bed      	subs	r5, r5, r7
 8007eaa:	2d08      	cmp	r5, #8
 8007eac:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007eb0:	dc02      	bgt.n	8007eb8 <_strtod_l+0x2f8>
 8007eb2:	4565      	cmp	r5, ip
 8007eb4:	bfa8      	it	ge
 8007eb6:	4665      	movge	r5, ip
 8007eb8:	f1be 0f00 	cmp.w	lr, #0
 8007ebc:	d000      	beq.n	8007ec0 <_strtod_l+0x300>
 8007ebe:	426d      	negs	r5, r5
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d14f      	bne.n	8007f64 <_strtod_l+0x3a4>
 8007ec4:	9b06      	ldr	r3, [sp, #24]
 8007ec6:	4303      	orrs	r3, r0
 8007ec8:	f47f aebe 	bne.w	8007c48 <_strtod_l+0x88>
 8007ecc:	2900      	cmp	r1, #0
 8007ece:	f47f aed8 	bne.w	8007c82 <_strtod_l+0xc2>
 8007ed2:	2a69      	cmp	r2, #105	; 0x69
 8007ed4:	d027      	beq.n	8007f26 <_strtod_l+0x366>
 8007ed6:	dc24      	bgt.n	8007f22 <_strtod_l+0x362>
 8007ed8:	2a49      	cmp	r2, #73	; 0x49
 8007eda:	d024      	beq.n	8007f26 <_strtod_l+0x366>
 8007edc:	2a4e      	cmp	r2, #78	; 0x4e
 8007ede:	f47f aed0 	bne.w	8007c82 <_strtod_l+0xc2>
 8007ee2:	499b      	ldr	r1, [pc, #620]	; (8008150 <_strtod_l+0x590>)
 8007ee4:	a817      	add	r0, sp, #92	; 0x5c
 8007ee6:	f001 fdbd 	bl	8009a64 <__match>
 8007eea:	2800      	cmp	r0, #0
 8007eec:	f43f aec9 	beq.w	8007c82 <_strtod_l+0xc2>
 8007ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	2b28      	cmp	r3, #40	; 0x28
 8007ef6:	d12d      	bne.n	8007f54 <_strtod_l+0x394>
 8007ef8:	4996      	ldr	r1, [pc, #600]	; (8008154 <_strtod_l+0x594>)
 8007efa:	aa1a      	add	r2, sp, #104	; 0x68
 8007efc:	a817      	add	r0, sp, #92	; 0x5c
 8007efe:	f001 fdc5 	bl	8009a8c <__hexnan>
 8007f02:	2805      	cmp	r0, #5
 8007f04:	d126      	bne.n	8007f54 <_strtod_l+0x394>
 8007f06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f08:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007f0c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007f10:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007f14:	e698      	b.n	8007c48 <_strtod_l+0x88>
 8007f16:	250a      	movs	r5, #10
 8007f18:	fb05 250c 	mla	r5, r5, ip, r2
 8007f1c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8007f20:	e7b9      	b.n	8007e96 <_strtod_l+0x2d6>
 8007f22:	2a6e      	cmp	r2, #110	; 0x6e
 8007f24:	e7db      	b.n	8007ede <_strtod_l+0x31e>
 8007f26:	498c      	ldr	r1, [pc, #560]	; (8008158 <_strtod_l+0x598>)
 8007f28:	a817      	add	r0, sp, #92	; 0x5c
 8007f2a:	f001 fd9b 	bl	8009a64 <__match>
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	f43f aea7 	beq.w	8007c82 <_strtod_l+0xc2>
 8007f34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f36:	4989      	ldr	r1, [pc, #548]	; (800815c <_strtod_l+0x59c>)
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	a817      	add	r0, sp, #92	; 0x5c
 8007f3c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f3e:	f001 fd91 	bl	8009a64 <__match>
 8007f42:	b910      	cbnz	r0, 8007f4a <_strtod_l+0x38a>
 8007f44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f46:	3301      	adds	r3, #1
 8007f48:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f4a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8008170 <_strtod_l+0x5b0>
 8007f4e:	f04f 0800 	mov.w	r8, #0
 8007f52:	e679      	b.n	8007c48 <_strtod_l+0x88>
 8007f54:	4882      	ldr	r0, [pc, #520]	; (8008160 <_strtod_l+0x5a0>)
 8007f56:	f003 f877 	bl	800b048 <nan>
 8007f5a:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007f5e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007f62:	e671      	b.n	8007c48 <_strtod_l+0x88>
 8007f64:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8007f68:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007f6c:	eba5 020b 	sub.w	r2, r5, fp
 8007f70:	2e00      	cmp	r6, #0
 8007f72:	bf08      	it	eq
 8007f74:	461e      	moveq	r6, r3
 8007f76:	2b10      	cmp	r3, #16
 8007f78:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007f7c:	9206      	str	r2, [sp, #24]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	bfa8      	it	ge
 8007f82:	2210      	movge	r2, #16
 8007f84:	2b09      	cmp	r3, #9
 8007f86:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8007f8a:	dd0e      	ble.n	8007faa <_strtod_l+0x3ea>
 8007f8c:	4975      	ldr	r1, [pc, #468]	; (8008164 <_strtod_l+0x5a4>)
 8007f8e:	eddd 7a04 	vldr	s15, [sp, #16]
 8007f92:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007f96:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8007f9a:	ed9d 5b08 	vldr	d5, [sp, #32]
 8007f9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007fa2:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007fa6:	ec59 8b17 	vmov	r8, r9, d7
 8007faa:	2b0f      	cmp	r3, #15
 8007fac:	dc37      	bgt.n	800801e <_strtod_l+0x45e>
 8007fae:	9906      	ldr	r1, [sp, #24]
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	f43f ae49 	beq.w	8007c48 <_strtod_l+0x88>
 8007fb6:	dd23      	ble.n	8008000 <_strtod_l+0x440>
 8007fb8:	2916      	cmp	r1, #22
 8007fba:	dc0b      	bgt.n	8007fd4 <_strtod_l+0x414>
 8007fbc:	4b69      	ldr	r3, [pc, #420]	; (8008164 <_strtod_l+0x5a4>)
 8007fbe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007fc2:	ed93 7b00 	vldr	d7, [r3]
 8007fc6:	ec49 8b16 	vmov	d6, r8, r9
 8007fca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007fce:	ec59 8b17 	vmov	r8, r9, d7
 8007fd2:	e639      	b.n	8007c48 <_strtod_l+0x88>
 8007fd4:	9806      	ldr	r0, [sp, #24]
 8007fd6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8007fda:	4281      	cmp	r1, r0
 8007fdc:	db1f      	blt.n	800801e <_strtod_l+0x45e>
 8007fde:	4a61      	ldr	r2, [pc, #388]	; (8008164 <_strtod_l+0x5a4>)
 8007fe0:	f1c3 030f 	rsb	r3, r3, #15
 8007fe4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007fe8:	ed91 7b00 	vldr	d7, [r1]
 8007fec:	ec49 8b16 	vmov	d6, r8, r9
 8007ff0:	1ac3      	subs	r3, r0, r3
 8007ff2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007ff6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ffa:	ed92 6b00 	vldr	d6, [r2]
 8007ffe:	e7e4      	b.n	8007fca <_strtod_l+0x40a>
 8008000:	9906      	ldr	r1, [sp, #24]
 8008002:	3116      	adds	r1, #22
 8008004:	db0b      	blt.n	800801e <_strtod_l+0x45e>
 8008006:	4b57      	ldr	r3, [pc, #348]	; (8008164 <_strtod_l+0x5a4>)
 8008008:	ebab 0505 	sub.w	r5, fp, r5
 800800c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008010:	ed95 7b00 	vldr	d7, [r5]
 8008014:	ec49 8b16 	vmov	d6, r8, r9
 8008018:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800801c:	e7d7      	b.n	8007fce <_strtod_l+0x40e>
 800801e:	9906      	ldr	r1, [sp, #24]
 8008020:	1a9a      	subs	r2, r3, r2
 8008022:	440a      	add	r2, r1
 8008024:	2a00      	cmp	r2, #0
 8008026:	dd74      	ble.n	8008112 <_strtod_l+0x552>
 8008028:	f012 000f 	ands.w	r0, r2, #15
 800802c:	d00a      	beq.n	8008044 <_strtod_l+0x484>
 800802e:	494d      	ldr	r1, [pc, #308]	; (8008164 <_strtod_l+0x5a4>)
 8008030:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008034:	ed91 7b00 	vldr	d7, [r1]
 8008038:	ec49 8b16 	vmov	d6, r8, r9
 800803c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008040:	ec59 8b17 	vmov	r8, r9, d7
 8008044:	f032 020f 	bics.w	r2, r2, #15
 8008048:	d04f      	beq.n	80080ea <_strtod_l+0x52a>
 800804a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800804e:	dd22      	ble.n	8008096 <_strtod_l+0x4d6>
 8008050:	2500      	movs	r5, #0
 8008052:	462e      	mov	r6, r5
 8008054:	950a      	str	r5, [sp, #40]	; 0x28
 8008056:	462f      	mov	r7, r5
 8008058:	2322      	movs	r3, #34	; 0x22
 800805a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8008170 <_strtod_l+0x5b0>
 800805e:	6023      	str	r3, [r4, #0]
 8008060:	f04f 0800 	mov.w	r8, #0
 8008064:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008066:	2b00      	cmp	r3, #0
 8008068:	f43f adee 	beq.w	8007c48 <_strtod_l+0x88>
 800806c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800806e:	4620      	mov	r0, r4
 8008070:	f001 fe26 	bl	8009cc0 <_Bfree>
 8008074:	4639      	mov	r1, r7
 8008076:	4620      	mov	r0, r4
 8008078:	f001 fe22 	bl	8009cc0 <_Bfree>
 800807c:	4631      	mov	r1, r6
 800807e:	4620      	mov	r0, r4
 8008080:	f001 fe1e 	bl	8009cc0 <_Bfree>
 8008084:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008086:	4620      	mov	r0, r4
 8008088:	f001 fe1a 	bl	8009cc0 <_Bfree>
 800808c:	4629      	mov	r1, r5
 800808e:	4620      	mov	r0, r4
 8008090:	f001 fe16 	bl	8009cc0 <_Bfree>
 8008094:	e5d8      	b.n	8007c48 <_strtod_l+0x88>
 8008096:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800809a:	2000      	movs	r0, #0
 800809c:	4f32      	ldr	r7, [pc, #200]	; (8008168 <_strtod_l+0x5a8>)
 800809e:	1112      	asrs	r2, r2, #4
 80080a0:	4601      	mov	r1, r0
 80080a2:	2a01      	cmp	r2, #1
 80080a4:	dc24      	bgt.n	80080f0 <_strtod_l+0x530>
 80080a6:	b108      	cbz	r0, 80080ac <_strtod_l+0x4ec>
 80080a8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80080ac:	4a2e      	ldr	r2, [pc, #184]	; (8008168 <_strtod_l+0x5a8>)
 80080ae:	482f      	ldr	r0, [pc, #188]	; (800816c <_strtod_l+0x5ac>)
 80080b0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80080b4:	ed91 7b00 	vldr	d7, [r1]
 80080b8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80080bc:	ec49 8b16 	vmov	d6, r8, r9
 80080c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80080c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80080c8:	9905      	ldr	r1, [sp, #20]
 80080ca:	4a29      	ldr	r2, [pc, #164]	; (8008170 <_strtod_l+0x5b0>)
 80080cc:	400a      	ands	r2, r1
 80080ce:	4282      	cmp	r2, r0
 80080d0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80080d4:	d8bc      	bhi.n	8008050 <_strtod_l+0x490>
 80080d6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80080da:	4282      	cmp	r2, r0
 80080dc:	bf86      	itte	hi
 80080de:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008174 <_strtod_l+0x5b4>
 80080e2:	f04f 38ff 	movhi.w	r8, #4294967295
 80080e6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80080ea:	2200      	movs	r2, #0
 80080ec:	9204      	str	r2, [sp, #16]
 80080ee:	e07f      	b.n	80081f0 <_strtod_l+0x630>
 80080f0:	f012 0f01 	tst.w	r2, #1
 80080f4:	d00a      	beq.n	800810c <_strtod_l+0x54c>
 80080f6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 80080fa:	ed90 7b00 	vldr	d7, [r0]
 80080fe:	ed9d 6b04 	vldr	d6, [sp, #16]
 8008102:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008106:	ed8d 7b04 	vstr	d7, [sp, #16]
 800810a:	2001      	movs	r0, #1
 800810c:	3101      	adds	r1, #1
 800810e:	1052      	asrs	r2, r2, #1
 8008110:	e7c7      	b.n	80080a2 <_strtod_l+0x4e2>
 8008112:	d0ea      	beq.n	80080ea <_strtod_l+0x52a>
 8008114:	4252      	negs	r2, r2
 8008116:	f012 000f 	ands.w	r0, r2, #15
 800811a:	d00a      	beq.n	8008132 <_strtod_l+0x572>
 800811c:	4911      	ldr	r1, [pc, #68]	; (8008164 <_strtod_l+0x5a4>)
 800811e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008122:	ed91 7b00 	vldr	d7, [r1]
 8008126:	ec49 8b16 	vmov	d6, r8, r9
 800812a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800812e:	ec59 8b17 	vmov	r8, r9, d7
 8008132:	1112      	asrs	r2, r2, #4
 8008134:	d0d9      	beq.n	80080ea <_strtod_l+0x52a>
 8008136:	2a1f      	cmp	r2, #31
 8008138:	dd1e      	ble.n	8008178 <_strtod_l+0x5b8>
 800813a:	2500      	movs	r5, #0
 800813c:	462e      	mov	r6, r5
 800813e:	950a      	str	r5, [sp, #40]	; 0x28
 8008140:	462f      	mov	r7, r5
 8008142:	2322      	movs	r3, #34	; 0x22
 8008144:	f04f 0800 	mov.w	r8, #0
 8008148:	f04f 0900 	mov.w	r9, #0
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	e789      	b.n	8008064 <_strtod_l+0x4a4>
 8008150:	0800c445 	.word	0x0800c445
 8008154:	0800c484 	.word	0x0800c484
 8008158:	0800c43d 	.word	0x0800c43d
 800815c:	0800c5c4 	.word	0x0800c5c4
 8008160:	0800c89b 	.word	0x0800c89b
 8008164:	0800c760 	.word	0x0800c760
 8008168:	0800c738 	.word	0x0800c738
 800816c:	7ca00000 	.word	0x7ca00000
 8008170:	7ff00000 	.word	0x7ff00000
 8008174:	7fefffff 	.word	0x7fefffff
 8008178:	f012 0110 	ands.w	r1, r2, #16
 800817c:	bf18      	it	ne
 800817e:	216a      	movne	r1, #106	; 0x6a
 8008180:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8008184:	9104      	str	r1, [sp, #16]
 8008186:	49c0      	ldr	r1, [pc, #768]	; (8008488 <_strtod_l+0x8c8>)
 8008188:	2000      	movs	r0, #0
 800818a:	07d7      	lsls	r7, r2, #31
 800818c:	d508      	bpl.n	80081a0 <_strtod_l+0x5e0>
 800818e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8008192:	ed91 7b00 	vldr	d7, [r1]
 8008196:	ee26 7b07 	vmul.f64	d7, d6, d7
 800819a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800819e:	2001      	movs	r0, #1
 80081a0:	1052      	asrs	r2, r2, #1
 80081a2:	f101 0108 	add.w	r1, r1, #8
 80081a6:	d1f0      	bne.n	800818a <_strtod_l+0x5ca>
 80081a8:	b108      	cbz	r0, 80081ae <_strtod_l+0x5ee>
 80081aa:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80081ae:	9a04      	ldr	r2, [sp, #16]
 80081b0:	b1ba      	cbz	r2, 80081e2 <_strtod_l+0x622>
 80081b2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80081b6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80081ba:	2a00      	cmp	r2, #0
 80081bc:	4649      	mov	r1, r9
 80081be:	dd10      	ble.n	80081e2 <_strtod_l+0x622>
 80081c0:	2a1f      	cmp	r2, #31
 80081c2:	f340 8132 	ble.w	800842a <_strtod_l+0x86a>
 80081c6:	2a34      	cmp	r2, #52	; 0x34
 80081c8:	bfde      	ittt	le
 80081ca:	3a20      	suble	r2, #32
 80081cc:	f04f 30ff 	movle.w	r0, #4294967295
 80081d0:	fa00 f202 	lslle.w	r2, r0, r2
 80081d4:	f04f 0800 	mov.w	r8, #0
 80081d8:	bfcc      	ite	gt
 80081da:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80081de:	ea02 0901 	andle.w	r9, r2, r1
 80081e2:	ec49 8b17 	vmov	d7, r8, r9
 80081e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80081ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ee:	d0a4      	beq.n	800813a <_strtod_l+0x57a>
 80081f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081f2:	9200      	str	r2, [sp, #0]
 80081f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80081f6:	4632      	mov	r2, r6
 80081f8:	4620      	mov	r0, r4
 80081fa:	f001 fdcd 	bl	8009d98 <__s2b>
 80081fe:	900a      	str	r0, [sp, #40]	; 0x28
 8008200:	2800      	cmp	r0, #0
 8008202:	f43f af25 	beq.w	8008050 <_strtod_l+0x490>
 8008206:	9b06      	ldr	r3, [sp, #24]
 8008208:	ebab 0505 	sub.w	r5, fp, r5
 800820c:	2b00      	cmp	r3, #0
 800820e:	bfb4      	ite	lt
 8008210:	462b      	movlt	r3, r5
 8008212:	2300      	movge	r3, #0
 8008214:	930c      	str	r3, [sp, #48]	; 0x30
 8008216:	9b06      	ldr	r3, [sp, #24]
 8008218:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8008470 <_strtod_l+0x8b0>
 800821c:	ed9f ab96 	vldr	d10, [pc, #600]	; 8008478 <_strtod_l+0x8b8>
 8008220:	ed9f bb97 	vldr	d11, [pc, #604]	; 8008480 <_strtod_l+0x8c0>
 8008224:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008228:	2500      	movs	r5, #0
 800822a:	9312      	str	r3, [sp, #72]	; 0x48
 800822c:	462e      	mov	r6, r5
 800822e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008230:	4620      	mov	r0, r4
 8008232:	6859      	ldr	r1, [r3, #4]
 8008234:	f001 fd04 	bl	8009c40 <_Balloc>
 8008238:	4607      	mov	r7, r0
 800823a:	2800      	cmp	r0, #0
 800823c:	f43f af0c 	beq.w	8008058 <_strtod_l+0x498>
 8008240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008242:	691a      	ldr	r2, [r3, #16]
 8008244:	3202      	adds	r2, #2
 8008246:	f103 010c 	add.w	r1, r3, #12
 800824a:	0092      	lsls	r2, r2, #2
 800824c:	300c      	adds	r0, #12
 800824e:	f001 fce9 	bl	8009c24 <memcpy>
 8008252:	ec49 8b10 	vmov	d0, r8, r9
 8008256:	aa1a      	add	r2, sp, #104	; 0x68
 8008258:	a919      	add	r1, sp, #100	; 0x64
 800825a:	4620      	mov	r0, r4
 800825c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8008260:	f002 f8d6 	bl	800a410 <__d2b>
 8008264:	9018      	str	r0, [sp, #96]	; 0x60
 8008266:	2800      	cmp	r0, #0
 8008268:	f43f aef6 	beq.w	8008058 <_strtod_l+0x498>
 800826c:	2101      	movs	r1, #1
 800826e:	4620      	mov	r0, r4
 8008270:	f001 fe2c 	bl	8009ecc <__i2b>
 8008274:	4606      	mov	r6, r0
 8008276:	2800      	cmp	r0, #0
 8008278:	f43f aeee 	beq.w	8008058 <_strtod_l+0x498>
 800827c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800827e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008280:	2b00      	cmp	r3, #0
 8008282:	bfab      	itete	ge
 8008284:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008286:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008288:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800828c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8008290:	bfac      	ite	ge
 8008292:	eb03 0b02 	addge.w	fp, r3, r2
 8008296:	eba2 0a03 	sublt.w	sl, r2, r3
 800829a:	9a04      	ldr	r2, [sp, #16]
 800829c:	1a9b      	subs	r3, r3, r2
 800829e:	440b      	add	r3, r1
 80082a0:	4a7a      	ldr	r2, [pc, #488]	; (800848c <_strtod_l+0x8cc>)
 80082a2:	3b01      	subs	r3, #1
 80082a4:	4293      	cmp	r3, r2
 80082a6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80082aa:	f280 80d1 	bge.w	8008450 <_strtod_l+0x890>
 80082ae:	1ad2      	subs	r2, r2, r3
 80082b0:	2a1f      	cmp	r2, #31
 80082b2:	eba1 0102 	sub.w	r1, r1, r2
 80082b6:	f04f 0001 	mov.w	r0, #1
 80082ba:	f300 80bd 	bgt.w	8008438 <_strtod_l+0x878>
 80082be:	fa00 f302 	lsl.w	r3, r0, r2
 80082c2:	930e      	str	r3, [sp, #56]	; 0x38
 80082c4:	2300      	movs	r3, #0
 80082c6:	930d      	str	r3, [sp, #52]	; 0x34
 80082c8:	eb0b 0301 	add.w	r3, fp, r1
 80082cc:	9a04      	ldr	r2, [sp, #16]
 80082ce:	459b      	cmp	fp, r3
 80082d0:	448a      	add	sl, r1
 80082d2:	4492      	add	sl, r2
 80082d4:	465a      	mov	r2, fp
 80082d6:	bfa8      	it	ge
 80082d8:	461a      	movge	r2, r3
 80082da:	4552      	cmp	r2, sl
 80082dc:	bfa8      	it	ge
 80082de:	4652      	movge	r2, sl
 80082e0:	2a00      	cmp	r2, #0
 80082e2:	bfc2      	ittt	gt
 80082e4:	1a9b      	subgt	r3, r3, r2
 80082e6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80082ea:	ebab 0b02 	subgt.w	fp, fp, r2
 80082ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	dd18      	ble.n	8008326 <_strtod_l+0x766>
 80082f4:	4631      	mov	r1, r6
 80082f6:	4620      	mov	r0, r4
 80082f8:	9315      	str	r3, [sp, #84]	; 0x54
 80082fa:	f001 fea3 	bl	800a044 <__pow5mult>
 80082fe:	4606      	mov	r6, r0
 8008300:	2800      	cmp	r0, #0
 8008302:	f43f aea9 	beq.w	8008058 <_strtod_l+0x498>
 8008306:	4601      	mov	r1, r0
 8008308:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800830a:	4620      	mov	r0, r4
 800830c:	f001 fdf4 	bl	8009ef8 <__multiply>
 8008310:	9014      	str	r0, [sp, #80]	; 0x50
 8008312:	2800      	cmp	r0, #0
 8008314:	f43f aea0 	beq.w	8008058 <_strtod_l+0x498>
 8008318:	9918      	ldr	r1, [sp, #96]	; 0x60
 800831a:	4620      	mov	r0, r4
 800831c:	f001 fcd0 	bl	8009cc0 <_Bfree>
 8008320:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008322:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008324:	9218      	str	r2, [sp, #96]	; 0x60
 8008326:	2b00      	cmp	r3, #0
 8008328:	f300 8097 	bgt.w	800845a <_strtod_l+0x89a>
 800832c:	9b06      	ldr	r3, [sp, #24]
 800832e:	2b00      	cmp	r3, #0
 8008330:	dd08      	ble.n	8008344 <_strtod_l+0x784>
 8008332:	4639      	mov	r1, r7
 8008334:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008336:	4620      	mov	r0, r4
 8008338:	f001 fe84 	bl	800a044 <__pow5mult>
 800833c:	4607      	mov	r7, r0
 800833e:	2800      	cmp	r0, #0
 8008340:	f43f ae8a 	beq.w	8008058 <_strtod_l+0x498>
 8008344:	f1ba 0f00 	cmp.w	sl, #0
 8008348:	dd08      	ble.n	800835c <_strtod_l+0x79c>
 800834a:	4639      	mov	r1, r7
 800834c:	4652      	mov	r2, sl
 800834e:	4620      	mov	r0, r4
 8008350:	f001 fed2 	bl	800a0f8 <__lshift>
 8008354:	4607      	mov	r7, r0
 8008356:	2800      	cmp	r0, #0
 8008358:	f43f ae7e 	beq.w	8008058 <_strtod_l+0x498>
 800835c:	f1bb 0f00 	cmp.w	fp, #0
 8008360:	dd08      	ble.n	8008374 <_strtod_l+0x7b4>
 8008362:	4631      	mov	r1, r6
 8008364:	465a      	mov	r2, fp
 8008366:	4620      	mov	r0, r4
 8008368:	f001 fec6 	bl	800a0f8 <__lshift>
 800836c:	4606      	mov	r6, r0
 800836e:	2800      	cmp	r0, #0
 8008370:	f43f ae72 	beq.w	8008058 <_strtod_l+0x498>
 8008374:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008376:	463a      	mov	r2, r7
 8008378:	4620      	mov	r0, r4
 800837a:	f001 ff45 	bl	800a208 <__mdiff>
 800837e:	4605      	mov	r5, r0
 8008380:	2800      	cmp	r0, #0
 8008382:	f43f ae69 	beq.w	8008058 <_strtod_l+0x498>
 8008386:	2300      	movs	r3, #0
 8008388:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800838c:	60c3      	str	r3, [r0, #12]
 800838e:	4631      	mov	r1, r6
 8008390:	f001 ff1e 	bl	800a1d0 <__mcmp>
 8008394:	2800      	cmp	r0, #0
 8008396:	da7f      	bge.n	8008498 <_strtod_l+0x8d8>
 8008398:	ea5a 0308 	orrs.w	r3, sl, r8
 800839c:	f040 80a5 	bne.w	80084ea <_strtod_l+0x92a>
 80083a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f040 80a0 	bne.w	80084ea <_strtod_l+0x92a>
 80083aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083ae:	0d1b      	lsrs	r3, r3, #20
 80083b0:	051b      	lsls	r3, r3, #20
 80083b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80083b6:	f240 8098 	bls.w	80084ea <_strtod_l+0x92a>
 80083ba:	696b      	ldr	r3, [r5, #20]
 80083bc:	b91b      	cbnz	r3, 80083c6 <_strtod_l+0x806>
 80083be:	692b      	ldr	r3, [r5, #16]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	f340 8092 	ble.w	80084ea <_strtod_l+0x92a>
 80083c6:	4629      	mov	r1, r5
 80083c8:	2201      	movs	r2, #1
 80083ca:	4620      	mov	r0, r4
 80083cc:	f001 fe94 	bl	800a0f8 <__lshift>
 80083d0:	4631      	mov	r1, r6
 80083d2:	4605      	mov	r5, r0
 80083d4:	f001 fefc 	bl	800a1d0 <__mcmp>
 80083d8:	2800      	cmp	r0, #0
 80083da:	f340 8086 	ble.w	80084ea <_strtod_l+0x92a>
 80083de:	9904      	ldr	r1, [sp, #16]
 80083e0:	4a2b      	ldr	r2, [pc, #172]	; (8008490 <_strtod_l+0x8d0>)
 80083e2:	464b      	mov	r3, r9
 80083e4:	2900      	cmp	r1, #0
 80083e6:	f000 80a1 	beq.w	800852c <_strtod_l+0x96c>
 80083ea:	ea02 0109 	and.w	r1, r2, r9
 80083ee:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80083f2:	f300 809b 	bgt.w	800852c <_strtod_l+0x96c>
 80083f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80083fa:	f77f aea2 	ble.w	8008142 <_strtod_l+0x582>
 80083fe:	4a25      	ldr	r2, [pc, #148]	; (8008494 <_strtod_l+0x8d4>)
 8008400:	2300      	movs	r3, #0
 8008402:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8008406:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800840a:	ec49 8b17 	vmov	d7, r8, r9
 800840e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008412:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008416:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800841a:	4313      	orrs	r3, r2
 800841c:	bf08      	it	eq
 800841e:	2322      	moveq	r3, #34	; 0x22
 8008420:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008424:	bf08      	it	eq
 8008426:	6023      	streq	r3, [r4, #0]
 8008428:	e620      	b.n	800806c <_strtod_l+0x4ac>
 800842a:	f04f 31ff 	mov.w	r1, #4294967295
 800842e:	fa01 f202 	lsl.w	r2, r1, r2
 8008432:	ea02 0808 	and.w	r8, r2, r8
 8008436:	e6d4      	b.n	80081e2 <_strtod_l+0x622>
 8008438:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800843c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8008440:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8008444:	33e2      	adds	r3, #226	; 0xe2
 8008446:	fa00 f303 	lsl.w	r3, r0, r3
 800844a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800844e:	e73b      	b.n	80082c8 <_strtod_l+0x708>
 8008450:	2000      	movs	r0, #0
 8008452:	2301      	movs	r3, #1
 8008454:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8008458:	e736      	b.n	80082c8 <_strtod_l+0x708>
 800845a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800845c:	461a      	mov	r2, r3
 800845e:	4620      	mov	r0, r4
 8008460:	f001 fe4a 	bl	800a0f8 <__lshift>
 8008464:	9018      	str	r0, [sp, #96]	; 0x60
 8008466:	2800      	cmp	r0, #0
 8008468:	f47f af60 	bne.w	800832c <_strtod_l+0x76c>
 800846c:	e5f4      	b.n	8008058 <_strtod_l+0x498>
 800846e:	bf00      	nop
 8008470:	94a03595 	.word	0x94a03595
 8008474:	3fcfffff 	.word	0x3fcfffff
 8008478:	94a03595 	.word	0x94a03595
 800847c:	3fdfffff 	.word	0x3fdfffff
 8008480:	35afe535 	.word	0x35afe535
 8008484:	3fe00000 	.word	0x3fe00000
 8008488:	0800c498 	.word	0x0800c498
 800848c:	fffffc02 	.word	0xfffffc02
 8008490:	7ff00000 	.word	0x7ff00000
 8008494:	39500000 	.word	0x39500000
 8008498:	46cb      	mov	fp, r9
 800849a:	d165      	bne.n	8008568 <_strtod_l+0x9a8>
 800849c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084a0:	f1ba 0f00 	cmp.w	sl, #0
 80084a4:	d02a      	beq.n	80084fc <_strtod_l+0x93c>
 80084a6:	4aaa      	ldr	r2, [pc, #680]	; (8008750 <_strtod_l+0xb90>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d12b      	bne.n	8008504 <_strtod_l+0x944>
 80084ac:	9b04      	ldr	r3, [sp, #16]
 80084ae:	4641      	mov	r1, r8
 80084b0:	b1fb      	cbz	r3, 80084f2 <_strtod_l+0x932>
 80084b2:	4aa8      	ldr	r2, [pc, #672]	; (8008754 <_strtod_l+0xb94>)
 80084b4:	ea09 0202 	and.w	r2, r9, r2
 80084b8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80084bc:	f04f 30ff 	mov.w	r0, #4294967295
 80084c0:	d81a      	bhi.n	80084f8 <_strtod_l+0x938>
 80084c2:	0d12      	lsrs	r2, r2, #20
 80084c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80084c8:	fa00 f303 	lsl.w	r3, r0, r3
 80084cc:	4299      	cmp	r1, r3
 80084ce:	d119      	bne.n	8008504 <_strtod_l+0x944>
 80084d0:	4ba1      	ldr	r3, [pc, #644]	; (8008758 <_strtod_l+0xb98>)
 80084d2:	459b      	cmp	fp, r3
 80084d4:	d102      	bne.n	80084dc <_strtod_l+0x91c>
 80084d6:	3101      	adds	r1, #1
 80084d8:	f43f adbe 	beq.w	8008058 <_strtod_l+0x498>
 80084dc:	4b9d      	ldr	r3, [pc, #628]	; (8008754 <_strtod_l+0xb94>)
 80084de:	ea0b 0303 	and.w	r3, fp, r3
 80084e2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80084e6:	f04f 0800 	mov.w	r8, #0
 80084ea:	9b04      	ldr	r3, [sp, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d186      	bne.n	80083fe <_strtod_l+0x83e>
 80084f0:	e5bc      	b.n	800806c <_strtod_l+0x4ac>
 80084f2:	f04f 33ff 	mov.w	r3, #4294967295
 80084f6:	e7e9      	b.n	80084cc <_strtod_l+0x90c>
 80084f8:	4603      	mov	r3, r0
 80084fa:	e7e7      	b.n	80084cc <_strtod_l+0x90c>
 80084fc:	ea53 0308 	orrs.w	r3, r3, r8
 8008500:	f43f af6d 	beq.w	80083de <_strtod_l+0x81e>
 8008504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008506:	b1db      	cbz	r3, 8008540 <_strtod_l+0x980>
 8008508:	ea13 0f0b 	tst.w	r3, fp
 800850c:	d0ed      	beq.n	80084ea <_strtod_l+0x92a>
 800850e:	9a04      	ldr	r2, [sp, #16]
 8008510:	4640      	mov	r0, r8
 8008512:	4649      	mov	r1, r9
 8008514:	f1ba 0f00 	cmp.w	sl, #0
 8008518:	d016      	beq.n	8008548 <_strtod_l+0x988>
 800851a:	f7ff fb37 	bl	8007b8c <sulp>
 800851e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008522:	ee37 7b00 	vadd.f64	d7, d7, d0
 8008526:	ec59 8b17 	vmov	r8, r9, d7
 800852a:	e7de      	b.n	80084ea <_strtod_l+0x92a>
 800852c:	4013      	ands	r3, r2
 800852e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008532:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008536:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800853a:	f04f 38ff 	mov.w	r8, #4294967295
 800853e:	e7d4      	b.n	80084ea <_strtod_l+0x92a>
 8008540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008542:	ea13 0f08 	tst.w	r3, r8
 8008546:	e7e1      	b.n	800850c <_strtod_l+0x94c>
 8008548:	f7ff fb20 	bl	8007b8c <sulp>
 800854c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008550:	ee37 7b40 	vsub.f64	d7, d7, d0
 8008554:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008558:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800855c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008560:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8008564:	d1c1      	bne.n	80084ea <_strtod_l+0x92a>
 8008566:	e5ec      	b.n	8008142 <_strtod_l+0x582>
 8008568:	4631      	mov	r1, r6
 800856a:	4628      	mov	r0, r5
 800856c:	f001 ffac 	bl	800a4c8 <__ratio>
 8008570:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8008574:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800857c:	d867      	bhi.n	800864e <_strtod_l+0xa8e>
 800857e:	f1ba 0f00 	cmp.w	sl, #0
 8008582:	d044      	beq.n	800860e <_strtod_l+0xa4e>
 8008584:	4b75      	ldr	r3, [pc, #468]	; (800875c <_strtod_l+0xb9c>)
 8008586:	2200      	movs	r2, #0
 8008588:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800858c:	4971      	ldr	r1, [pc, #452]	; (8008754 <_strtod_l+0xb94>)
 800858e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8008768 <_strtod_l+0xba8>
 8008592:	ea0b 0001 	and.w	r0, fp, r1
 8008596:	4560      	cmp	r0, ip
 8008598:	900d      	str	r0, [sp, #52]	; 0x34
 800859a:	f040 808b 	bne.w	80086b4 <_strtod_l+0xaf4>
 800859e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085a2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80085a6:	ec49 8b10 	vmov	d0, r8, r9
 80085aa:	ec43 2b1c 	vmov	d12, r2, r3
 80085ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085b2:	f001 feb1 	bl	800a318 <__ulp>
 80085b6:	ec49 8b1d 	vmov	d13, r8, r9
 80085ba:	eeac db00 	vfma.f64	d13, d12, d0
 80085be:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 80085c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085c4:	4963      	ldr	r1, [pc, #396]	; (8008754 <_strtod_l+0xb94>)
 80085c6:	4a66      	ldr	r2, [pc, #408]	; (8008760 <_strtod_l+0xba0>)
 80085c8:	4019      	ands	r1, r3
 80085ca:	4291      	cmp	r1, r2
 80085cc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 80085d0:	d947      	bls.n	8008662 <_strtod_l+0xaa2>
 80085d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80085d8:	4293      	cmp	r3, r2
 80085da:	d103      	bne.n	80085e4 <_strtod_l+0xa24>
 80085dc:	9b08      	ldr	r3, [sp, #32]
 80085de:	3301      	adds	r3, #1
 80085e0:	f43f ad3a 	beq.w	8008058 <_strtod_l+0x498>
 80085e4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8008758 <_strtod_l+0xb98>
 80085e8:	f04f 38ff 	mov.w	r8, #4294967295
 80085ec:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085ee:	4620      	mov	r0, r4
 80085f0:	f001 fb66 	bl	8009cc0 <_Bfree>
 80085f4:	4639      	mov	r1, r7
 80085f6:	4620      	mov	r0, r4
 80085f8:	f001 fb62 	bl	8009cc0 <_Bfree>
 80085fc:	4631      	mov	r1, r6
 80085fe:	4620      	mov	r0, r4
 8008600:	f001 fb5e 	bl	8009cc0 <_Bfree>
 8008604:	4629      	mov	r1, r5
 8008606:	4620      	mov	r0, r4
 8008608:	f001 fb5a 	bl	8009cc0 <_Bfree>
 800860c:	e60f      	b.n	800822e <_strtod_l+0x66e>
 800860e:	f1b8 0f00 	cmp.w	r8, #0
 8008612:	d112      	bne.n	800863a <_strtod_l+0xa7a>
 8008614:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008618:	b9b3      	cbnz	r3, 8008648 <_strtod_l+0xa88>
 800861a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800861e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008626:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800862a:	d401      	bmi.n	8008630 <_strtod_l+0xa70>
 800862c:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008630:	eeb1 7b48 	vneg.f64	d7, d8
 8008634:	ec53 2b17 	vmov	r2, r3, d7
 8008638:	e7a8      	b.n	800858c <_strtod_l+0x9cc>
 800863a:	f1b8 0f01 	cmp.w	r8, #1
 800863e:	d103      	bne.n	8008648 <_strtod_l+0xa88>
 8008640:	f1b9 0f00 	cmp.w	r9, #0
 8008644:	f43f ad7d 	beq.w	8008142 <_strtod_l+0x582>
 8008648:	4b46      	ldr	r3, [pc, #280]	; (8008764 <_strtod_l+0xba4>)
 800864a:	2200      	movs	r2, #0
 800864c:	e79c      	b.n	8008588 <_strtod_l+0x9c8>
 800864e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8008652:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008656:	f1ba 0f00 	cmp.w	sl, #0
 800865a:	d0e9      	beq.n	8008630 <_strtod_l+0xa70>
 800865c:	ec53 2b18 	vmov	r2, r3, d8
 8008660:	e794      	b.n	800858c <_strtod_l+0x9cc>
 8008662:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008666:	9b04      	ldr	r3, [sp, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1bf      	bne.n	80085ec <_strtod_l+0xa2c>
 800866c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008670:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008672:	0d1b      	lsrs	r3, r3, #20
 8008674:	051b      	lsls	r3, r3, #20
 8008676:	429a      	cmp	r2, r3
 8008678:	d1b8      	bne.n	80085ec <_strtod_l+0xa2c>
 800867a:	ec51 0b18 	vmov	r0, r1, d8
 800867e:	f7f8 f81b 	bl	80006b8 <__aeabi_d2lz>
 8008682:	f7f7 ffd3 	bl	800062c <__aeabi_l2d>
 8008686:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800868a:	ec41 0b17 	vmov	d7, r0, r1
 800868e:	ea43 0308 	orr.w	r3, r3, r8
 8008692:	ea53 030a 	orrs.w	r3, r3, sl
 8008696:	ee38 8b47 	vsub.f64	d8, d8, d7
 800869a:	d03e      	beq.n	800871a <_strtod_l+0xb5a>
 800869c:	eeb4 8bca 	vcmpe.f64	d8, d10
 80086a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086a4:	f53f ace2 	bmi.w	800806c <_strtod_l+0x4ac>
 80086a8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80086ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086b0:	dd9c      	ble.n	80085ec <_strtod_l+0xa2c>
 80086b2:	e4db      	b.n	800806c <_strtod_l+0x4ac>
 80086b4:	9904      	ldr	r1, [sp, #16]
 80086b6:	b301      	cbz	r1, 80086fa <_strtod_l+0xb3a>
 80086b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80086ba:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80086be:	d81c      	bhi.n	80086fa <_strtod_l+0xb3a>
 80086c0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008748 <_strtod_l+0xb88>
 80086c4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80086c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086cc:	d811      	bhi.n	80086f2 <_strtod_l+0xb32>
 80086ce:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80086d2:	ee18 3a10 	vmov	r3, s16
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	bf38      	it	cc
 80086da:	2301      	movcc	r3, #1
 80086dc:	ee08 3a10 	vmov	s16, r3
 80086e0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80086e4:	f1ba 0f00 	cmp.w	sl, #0
 80086e8:	d114      	bne.n	8008714 <_strtod_l+0xb54>
 80086ea:	eeb1 7b48 	vneg.f64	d7, d8
 80086ee:	ec53 2b17 	vmov	r2, r3, d7
 80086f2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80086f4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 80086f8:	1a0b      	subs	r3, r1, r0
 80086fa:	ed9d 0b08 	vldr	d0, [sp, #32]
 80086fe:	ec43 2b1c 	vmov	d12, r2, r3
 8008702:	f001 fe09 	bl	800a318 <__ulp>
 8008706:	ed9d 7b08 	vldr	d7, [sp, #32]
 800870a:	eeac 7b00 	vfma.f64	d7, d12, d0
 800870e:	ec59 8b17 	vmov	r8, r9, d7
 8008712:	e7a8      	b.n	8008666 <_strtod_l+0xaa6>
 8008714:	ec53 2b18 	vmov	r2, r3, d8
 8008718:	e7eb      	b.n	80086f2 <_strtod_l+0xb32>
 800871a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800871e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008722:	f57f af63 	bpl.w	80085ec <_strtod_l+0xa2c>
 8008726:	e4a1      	b.n	800806c <_strtod_l+0x4ac>
 8008728:	2300      	movs	r3, #0
 800872a:	930b      	str	r3, [sp, #44]	; 0x2c
 800872c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800872e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008730:	6013      	str	r3, [r2, #0]
 8008732:	f7ff ba8d 	b.w	8007c50 <_strtod_l+0x90>
 8008736:	2a65      	cmp	r2, #101	; 0x65
 8008738:	f43f ab89 	beq.w	8007e4e <_strtod_l+0x28e>
 800873c:	2a45      	cmp	r2, #69	; 0x45
 800873e:	f43f ab86 	beq.w	8007e4e <_strtod_l+0x28e>
 8008742:	2101      	movs	r1, #1
 8008744:	f7ff bbbe 	b.w	8007ec4 <_strtod_l+0x304>
 8008748:	ffc00000 	.word	0xffc00000
 800874c:	41dfffff 	.word	0x41dfffff
 8008750:	000fffff 	.word	0x000fffff
 8008754:	7ff00000 	.word	0x7ff00000
 8008758:	7fefffff 	.word	0x7fefffff
 800875c:	3ff00000 	.word	0x3ff00000
 8008760:	7c9fffff 	.word	0x7c9fffff
 8008764:	bff00000 	.word	0xbff00000
 8008768:	7fe00000 	.word	0x7fe00000

0800876c <_strtod_r>:
 800876c:	4b01      	ldr	r3, [pc, #4]	; (8008774 <_strtod_r+0x8>)
 800876e:	f7ff ba27 	b.w	8007bc0 <_strtod_l>
 8008772:	bf00      	nop
 8008774:	200000d0 	.word	0x200000d0

08008778 <_strtol_l.isra.0>:
 8008778:	2b01      	cmp	r3, #1
 800877a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800877e:	d001      	beq.n	8008784 <_strtol_l.isra.0+0xc>
 8008780:	2b24      	cmp	r3, #36	; 0x24
 8008782:	d906      	bls.n	8008792 <_strtol_l.isra.0+0x1a>
 8008784:	f7fe facc 	bl	8006d20 <__errno>
 8008788:	2316      	movs	r3, #22
 800878a:	6003      	str	r3, [r0, #0]
 800878c:	2000      	movs	r0, #0
 800878e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008792:	4f3a      	ldr	r7, [pc, #232]	; (800887c <_strtol_l.isra.0+0x104>)
 8008794:	468e      	mov	lr, r1
 8008796:	4676      	mov	r6, lr
 8008798:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800879c:	5de5      	ldrb	r5, [r4, r7]
 800879e:	f015 0508 	ands.w	r5, r5, #8
 80087a2:	d1f8      	bne.n	8008796 <_strtol_l.isra.0+0x1e>
 80087a4:	2c2d      	cmp	r4, #45	; 0x2d
 80087a6:	d134      	bne.n	8008812 <_strtol_l.isra.0+0x9a>
 80087a8:	f89e 4000 	ldrb.w	r4, [lr]
 80087ac:	f04f 0801 	mov.w	r8, #1
 80087b0:	f106 0e02 	add.w	lr, r6, #2
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d05c      	beq.n	8008872 <_strtol_l.isra.0+0xfa>
 80087b8:	2b10      	cmp	r3, #16
 80087ba:	d10c      	bne.n	80087d6 <_strtol_l.isra.0+0x5e>
 80087bc:	2c30      	cmp	r4, #48	; 0x30
 80087be:	d10a      	bne.n	80087d6 <_strtol_l.isra.0+0x5e>
 80087c0:	f89e 4000 	ldrb.w	r4, [lr]
 80087c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80087c8:	2c58      	cmp	r4, #88	; 0x58
 80087ca:	d14d      	bne.n	8008868 <_strtol_l.isra.0+0xf0>
 80087cc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80087d0:	2310      	movs	r3, #16
 80087d2:	f10e 0e02 	add.w	lr, lr, #2
 80087d6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80087da:	f10c 3cff 	add.w	ip, ip, #4294967295
 80087de:	2600      	movs	r6, #0
 80087e0:	fbbc f9f3 	udiv	r9, ip, r3
 80087e4:	4635      	mov	r5, r6
 80087e6:	fb03 ca19 	mls	sl, r3, r9, ip
 80087ea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80087ee:	2f09      	cmp	r7, #9
 80087f0:	d818      	bhi.n	8008824 <_strtol_l.isra.0+0xac>
 80087f2:	463c      	mov	r4, r7
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	dd24      	ble.n	8008842 <_strtol_l.isra.0+0xca>
 80087f8:	2e00      	cmp	r6, #0
 80087fa:	db1f      	blt.n	800883c <_strtol_l.isra.0+0xc4>
 80087fc:	45a9      	cmp	r9, r5
 80087fe:	d31d      	bcc.n	800883c <_strtol_l.isra.0+0xc4>
 8008800:	d101      	bne.n	8008806 <_strtol_l.isra.0+0x8e>
 8008802:	45a2      	cmp	sl, r4
 8008804:	db1a      	blt.n	800883c <_strtol_l.isra.0+0xc4>
 8008806:	fb05 4503 	mla	r5, r5, r3, r4
 800880a:	2601      	movs	r6, #1
 800880c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008810:	e7eb      	b.n	80087ea <_strtol_l.isra.0+0x72>
 8008812:	2c2b      	cmp	r4, #43	; 0x2b
 8008814:	bf08      	it	eq
 8008816:	f89e 4000 	ldrbeq.w	r4, [lr]
 800881a:	46a8      	mov	r8, r5
 800881c:	bf08      	it	eq
 800881e:	f106 0e02 	addeq.w	lr, r6, #2
 8008822:	e7c7      	b.n	80087b4 <_strtol_l.isra.0+0x3c>
 8008824:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008828:	2f19      	cmp	r7, #25
 800882a:	d801      	bhi.n	8008830 <_strtol_l.isra.0+0xb8>
 800882c:	3c37      	subs	r4, #55	; 0x37
 800882e:	e7e1      	b.n	80087f4 <_strtol_l.isra.0+0x7c>
 8008830:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008834:	2f19      	cmp	r7, #25
 8008836:	d804      	bhi.n	8008842 <_strtol_l.isra.0+0xca>
 8008838:	3c57      	subs	r4, #87	; 0x57
 800883a:	e7db      	b.n	80087f4 <_strtol_l.isra.0+0x7c>
 800883c:	f04f 36ff 	mov.w	r6, #4294967295
 8008840:	e7e4      	b.n	800880c <_strtol_l.isra.0+0x94>
 8008842:	2e00      	cmp	r6, #0
 8008844:	da05      	bge.n	8008852 <_strtol_l.isra.0+0xda>
 8008846:	2322      	movs	r3, #34	; 0x22
 8008848:	6003      	str	r3, [r0, #0]
 800884a:	4665      	mov	r5, ip
 800884c:	b942      	cbnz	r2, 8008860 <_strtol_l.isra.0+0xe8>
 800884e:	4628      	mov	r0, r5
 8008850:	e79d      	b.n	800878e <_strtol_l.isra.0+0x16>
 8008852:	f1b8 0f00 	cmp.w	r8, #0
 8008856:	d000      	beq.n	800885a <_strtol_l.isra.0+0xe2>
 8008858:	426d      	negs	r5, r5
 800885a:	2a00      	cmp	r2, #0
 800885c:	d0f7      	beq.n	800884e <_strtol_l.isra.0+0xd6>
 800885e:	b10e      	cbz	r6, 8008864 <_strtol_l.isra.0+0xec>
 8008860:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008864:	6011      	str	r1, [r2, #0]
 8008866:	e7f2      	b.n	800884e <_strtol_l.isra.0+0xd6>
 8008868:	2430      	movs	r4, #48	; 0x30
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1b3      	bne.n	80087d6 <_strtol_l.isra.0+0x5e>
 800886e:	2308      	movs	r3, #8
 8008870:	e7b1      	b.n	80087d6 <_strtol_l.isra.0+0x5e>
 8008872:	2c30      	cmp	r4, #48	; 0x30
 8008874:	d0a4      	beq.n	80087c0 <_strtol_l.isra.0+0x48>
 8008876:	230a      	movs	r3, #10
 8008878:	e7ad      	b.n	80087d6 <_strtol_l.isra.0+0x5e>
 800887a:	bf00      	nop
 800887c:	0800c4c1 	.word	0x0800c4c1

08008880 <_strtol_r>:
 8008880:	f7ff bf7a 	b.w	8008778 <_strtol_l.isra.0>

08008884 <_write_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4d07      	ldr	r5, [pc, #28]	; (80088a4 <_write_r+0x20>)
 8008888:	4604      	mov	r4, r0
 800888a:	4608      	mov	r0, r1
 800888c:	4611      	mov	r1, r2
 800888e:	2200      	movs	r2, #0
 8008890:	602a      	str	r2, [r5, #0]
 8008892:	461a      	mov	r2, r3
 8008894:	f7f9 fb9f 	bl	8001fd6 <_write>
 8008898:	1c43      	adds	r3, r0, #1
 800889a:	d102      	bne.n	80088a2 <_write_r+0x1e>
 800889c:	682b      	ldr	r3, [r5, #0]
 800889e:	b103      	cbz	r3, 80088a2 <_write_r+0x1e>
 80088a0:	6023      	str	r3, [r4, #0]
 80088a2:	bd38      	pop	{r3, r4, r5, pc}
 80088a4:	20010a9c 	.word	0x20010a9c

080088a8 <_close_r>:
 80088a8:	b538      	push	{r3, r4, r5, lr}
 80088aa:	4d06      	ldr	r5, [pc, #24]	; (80088c4 <_close_r+0x1c>)
 80088ac:	2300      	movs	r3, #0
 80088ae:	4604      	mov	r4, r0
 80088b0:	4608      	mov	r0, r1
 80088b2:	602b      	str	r3, [r5, #0]
 80088b4:	f7f9 fbab 	bl	800200e <_close>
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	d102      	bne.n	80088c2 <_close_r+0x1a>
 80088bc:	682b      	ldr	r3, [r5, #0]
 80088be:	b103      	cbz	r3, 80088c2 <_close_r+0x1a>
 80088c0:	6023      	str	r3, [r4, #0]
 80088c2:	bd38      	pop	{r3, r4, r5, pc}
 80088c4:	20010a9c 	.word	0x20010a9c

080088c8 <quorem>:
 80088c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088cc:	6903      	ldr	r3, [r0, #16]
 80088ce:	690c      	ldr	r4, [r1, #16]
 80088d0:	42a3      	cmp	r3, r4
 80088d2:	4607      	mov	r7, r0
 80088d4:	f2c0 8081 	blt.w	80089da <quorem+0x112>
 80088d8:	3c01      	subs	r4, #1
 80088da:	f101 0814 	add.w	r8, r1, #20
 80088de:	f100 0514 	add.w	r5, r0, #20
 80088e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088e6:	9301      	str	r3, [sp, #4]
 80088e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088f0:	3301      	adds	r3, #1
 80088f2:	429a      	cmp	r2, r3
 80088f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008900:	d331      	bcc.n	8008966 <quorem+0x9e>
 8008902:	f04f 0e00 	mov.w	lr, #0
 8008906:	4640      	mov	r0, r8
 8008908:	46ac      	mov	ip, r5
 800890a:	46f2      	mov	sl, lr
 800890c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008910:	b293      	uxth	r3, r2
 8008912:	fb06 e303 	mla	r3, r6, r3, lr
 8008916:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800891a:	b29b      	uxth	r3, r3
 800891c:	ebaa 0303 	sub.w	r3, sl, r3
 8008920:	0c12      	lsrs	r2, r2, #16
 8008922:	f8dc a000 	ldr.w	sl, [ip]
 8008926:	fb06 e202 	mla	r2, r6, r2, lr
 800892a:	fa13 f38a 	uxtah	r3, r3, sl
 800892e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008932:	fa1f fa82 	uxth.w	sl, r2
 8008936:	f8dc 2000 	ldr.w	r2, [ip]
 800893a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800893e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008942:	b29b      	uxth	r3, r3
 8008944:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008948:	4581      	cmp	r9, r0
 800894a:	f84c 3b04 	str.w	r3, [ip], #4
 800894e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008952:	d2db      	bcs.n	800890c <quorem+0x44>
 8008954:	f855 300b 	ldr.w	r3, [r5, fp]
 8008958:	b92b      	cbnz	r3, 8008966 <quorem+0x9e>
 800895a:	9b01      	ldr	r3, [sp, #4]
 800895c:	3b04      	subs	r3, #4
 800895e:	429d      	cmp	r5, r3
 8008960:	461a      	mov	r2, r3
 8008962:	d32e      	bcc.n	80089c2 <quorem+0xfa>
 8008964:	613c      	str	r4, [r7, #16]
 8008966:	4638      	mov	r0, r7
 8008968:	f001 fc32 	bl	800a1d0 <__mcmp>
 800896c:	2800      	cmp	r0, #0
 800896e:	db24      	blt.n	80089ba <quorem+0xf2>
 8008970:	3601      	adds	r6, #1
 8008972:	4628      	mov	r0, r5
 8008974:	f04f 0c00 	mov.w	ip, #0
 8008978:	f858 2b04 	ldr.w	r2, [r8], #4
 800897c:	f8d0 e000 	ldr.w	lr, [r0]
 8008980:	b293      	uxth	r3, r2
 8008982:	ebac 0303 	sub.w	r3, ip, r3
 8008986:	0c12      	lsrs	r2, r2, #16
 8008988:	fa13 f38e 	uxtah	r3, r3, lr
 800898c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008990:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008994:	b29b      	uxth	r3, r3
 8008996:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800899a:	45c1      	cmp	r9, r8
 800899c:	f840 3b04 	str.w	r3, [r0], #4
 80089a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80089a4:	d2e8      	bcs.n	8008978 <quorem+0xb0>
 80089a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089ae:	b922      	cbnz	r2, 80089ba <quorem+0xf2>
 80089b0:	3b04      	subs	r3, #4
 80089b2:	429d      	cmp	r5, r3
 80089b4:	461a      	mov	r2, r3
 80089b6:	d30a      	bcc.n	80089ce <quorem+0x106>
 80089b8:	613c      	str	r4, [r7, #16]
 80089ba:	4630      	mov	r0, r6
 80089bc:	b003      	add	sp, #12
 80089be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c2:	6812      	ldr	r2, [r2, #0]
 80089c4:	3b04      	subs	r3, #4
 80089c6:	2a00      	cmp	r2, #0
 80089c8:	d1cc      	bne.n	8008964 <quorem+0x9c>
 80089ca:	3c01      	subs	r4, #1
 80089cc:	e7c7      	b.n	800895e <quorem+0x96>
 80089ce:	6812      	ldr	r2, [r2, #0]
 80089d0:	3b04      	subs	r3, #4
 80089d2:	2a00      	cmp	r2, #0
 80089d4:	d1f0      	bne.n	80089b8 <quorem+0xf0>
 80089d6:	3c01      	subs	r4, #1
 80089d8:	e7eb      	b.n	80089b2 <quorem+0xea>
 80089da:	2000      	movs	r0, #0
 80089dc:	e7ee      	b.n	80089bc <quorem+0xf4>
	...

080089e0 <_dtoa_r>:
 80089e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e4:	ec59 8b10 	vmov	r8, r9, d0
 80089e8:	b095      	sub	sp, #84	; 0x54
 80089ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80089ec:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80089ee:	9107      	str	r1, [sp, #28]
 80089f0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80089f4:	4606      	mov	r6, r0
 80089f6:	9209      	str	r2, [sp, #36]	; 0x24
 80089f8:	9310      	str	r3, [sp, #64]	; 0x40
 80089fa:	b975      	cbnz	r5, 8008a1a <_dtoa_r+0x3a>
 80089fc:	2010      	movs	r0, #16
 80089fe:	f001 f8f7 	bl	8009bf0 <malloc>
 8008a02:	4602      	mov	r2, r0
 8008a04:	6270      	str	r0, [r6, #36]	; 0x24
 8008a06:	b920      	cbnz	r0, 8008a12 <_dtoa_r+0x32>
 8008a08:	4bab      	ldr	r3, [pc, #684]	; (8008cb8 <_dtoa_r+0x2d8>)
 8008a0a:	21ea      	movs	r1, #234	; 0xea
 8008a0c:	48ab      	ldr	r0, [pc, #684]	; (8008cbc <_dtoa_r+0x2dc>)
 8008a0e:	f002 fc33 	bl	800b278 <__assert_func>
 8008a12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a16:	6005      	str	r5, [r0, #0]
 8008a18:	60c5      	str	r5, [r0, #12]
 8008a1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008a1c:	6819      	ldr	r1, [r3, #0]
 8008a1e:	b151      	cbz	r1, 8008a36 <_dtoa_r+0x56>
 8008a20:	685a      	ldr	r2, [r3, #4]
 8008a22:	604a      	str	r2, [r1, #4]
 8008a24:	2301      	movs	r3, #1
 8008a26:	4093      	lsls	r3, r2
 8008a28:	608b      	str	r3, [r1, #8]
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	f001 f948 	bl	8009cc0 <_Bfree>
 8008a30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
 8008a36:	f1b9 0300 	subs.w	r3, r9, #0
 8008a3a:	bfbb      	ittet	lt
 8008a3c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a40:	9303      	strlt	r3, [sp, #12]
 8008a42:	2300      	movge	r3, #0
 8008a44:	2201      	movlt	r2, #1
 8008a46:	bfac      	ite	ge
 8008a48:	6023      	strge	r3, [r4, #0]
 8008a4a:	6022      	strlt	r2, [r4, #0]
 8008a4c:	4b9c      	ldr	r3, [pc, #624]	; (8008cc0 <_dtoa_r+0x2e0>)
 8008a4e:	9c03      	ldr	r4, [sp, #12]
 8008a50:	43a3      	bics	r3, r4
 8008a52:	d11a      	bne.n	8008a8a <_dtoa_r+0xaa>
 8008a54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a56:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a5a:	6013      	str	r3, [r2, #0]
 8008a5c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008a60:	ea53 0308 	orrs.w	r3, r3, r8
 8008a64:	f000 8512 	beq.w	800948c <_dtoa_r+0xaac>
 8008a68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008a6a:	b953      	cbnz	r3, 8008a82 <_dtoa_r+0xa2>
 8008a6c:	4b95      	ldr	r3, [pc, #596]	; (8008cc4 <_dtoa_r+0x2e4>)
 8008a6e:	e01f      	b.n	8008ab0 <_dtoa_r+0xd0>
 8008a70:	4b95      	ldr	r3, [pc, #596]	; (8008cc8 <_dtoa_r+0x2e8>)
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	3308      	adds	r3, #8
 8008a76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008a78:	6013      	str	r3, [r2, #0]
 8008a7a:	9800      	ldr	r0, [sp, #0]
 8008a7c:	b015      	add	sp, #84	; 0x54
 8008a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a82:	4b90      	ldr	r3, [pc, #576]	; (8008cc4 <_dtoa_r+0x2e4>)
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	3303      	adds	r3, #3
 8008a88:	e7f5      	b.n	8008a76 <_dtoa_r+0x96>
 8008a8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a8e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a96:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008a9a:	d10b      	bne.n	8008ab4 <_dtoa_r+0xd4>
 8008a9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	6013      	str	r3, [r2, #0]
 8008aa2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f000 84ee 	beq.w	8009486 <_dtoa_r+0xaa6>
 8008aaa:	4888      	ldr	r0, [pc, #544]	; (8008ccc <_dtoa_r+0x2ec>)
 8008aac:	6018      	str	r0, [r3, #0]
 8008aae:	1e43      	subs	r3, r0, #1
 8008ab0:	9300      	str	r3, [sp, #0]
 8008ab2:	e7e2      	b.n	8008a7a <_dtoa_r+0x9a>
 8008ab4:	a913      	add	r1, sp, #76	; 0x4c
 8008ab6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008aba:	aa12      	add	r2, sp, #72	; 0x48
 8008abc:	4630      	mov	r0, r6
 8008abe:	f001 fca7 	bl	800a410 <__d2b>
 8008ac2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008aca:	2900      	cmp	r1, #0
 8008acc:	d047      	beq.n	8008b5e <_dtoa_r+0x17e>
 8008ace:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008ad0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008ad4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ad8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008adc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ae0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8008ae4:	2400      	movs	r4, #0
 8008ae6:	ec43 2b16 	vmov	d6, r2, r3
 8008aea:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008aee:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8008ca0 <_dtoa_r+0x2c0>
 8008af2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008af6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8008ca8 <_dtoa_r+0x2c8>
 8008afa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008afe:	eeb0 7b46 	vmov.f64	d7, d6
 8008b02:	ee06 1a90 	vmov	s13, r1
 8008b06:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8008b0a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8008cb0 <_dtoa_r+0x2d0>
 8008b0e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8008b12:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008b16:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b1e:	ee16 ba90 	vmov	fp, s13
 8008b22:	9411      	str	r4, [sp, #68]	; 0x44
 8008b24:	d508      	bpl.n	8008b38 <_dtoa_r+0x158>
 8008b26:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008b2a:	eeb4 6b47 	vcmp.f64	d6, d7
 8008b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b32:	bf18      	it	ne
 8008b34:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008b38:	f1bb 0f16 	cmp.w	fp, #22
 8008b3c:	d832      	bhi.n	8008ba4 <_dtoa_r+0x1c4>
 8008b3e:	4b64      	ldr	r3, [pc, #400]	; (8008cd0 <_dtoa_r+0x2f0>)
 8008b40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b44:	ed93 7b00 	vldr	d7, [r3]
 8008b48:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8008b4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b54:	d501      	bpl.n	8008b5a <_dtoa_r+0x17a>
 8008b56:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e023      	b.n	8008ba6 <_dtoa_r+0x1c6>
 8008b5e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b60:	4401      	add	r1, r0
 8008b62:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8008b66:	2b20      	cmp	r3, #32
 8008b68:	bfc3      	ittte	gt
 8008b6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b6e:	fa04 f303 	lslgt.w	r3, r4, r3
 8008b72:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8008b76:	f1c3 0320 	rsble	r3, r3, #32
 8008b7a:	bfc6      	itte	gt
 8008b7c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8008b80:	ea43 0308 	orrgt.w	r3, r3, r8
 8008b84:	fa08 f303 	lslle.w	r3, r8, r3
 8008b88:	ee07 3a90 	vmov	s15, r3
 8008b8c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008b90:	3901      	subs	r1, #1
 8008b92:	ed8d 7b00 	vstr	d7, [sp]
 8008b96:	9c01      	ldr	r4, [sp, #4]
 8008b98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b9c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008ba0:	2401      	movs	r4, #1
 8008ba2:	e7a0      	b.n	8008ae6 <_dtoa_r+0x106>
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ba8:	1a43      	subs	r3, r0, r1
 8008baa:	1e5a      	subs	r2, r3, #1
 8008bac:	bf45      	ittet	mi
 8008bae:	f1c3 0301 	rsbmi	r3, r3, #1
 8008bb2:	9305      	strmi	r3, [sp, #20]
 8008bb4:	2300      	movpl	r3, #0
 8008bb6:	2300      	movmi	r3, #0
 8008bb8:	9206      	str	r2, [sp, #24]
 8008bba:	bf54      	ite	pl
 8008bbc:	9305      	strpl	r3, [sp, #20]
 8008bbe:	9306      	strmi	r3, [sp, #24]
 8008bc0:	f1bb 0f00 	cmp.w	fp, #0
 8008bc4:	db18      	blt.n	8008bf8 <_dtoa_r+0x218>
 8008bc6:	9b06      	ldr	r3, [sp, #24]
 8008bc8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008bcc:	445b      	add	r3, fp
 8008bce:	9306      	str	r3, [sp, #24]
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9a07      	ldr	r2, [sp, #28]
 8008bd4:	2a09      	cmp	r2, #9
 8008bd6:	d849      	bhi.n	8008c6c <_dtoa_r+0x28c>
 8008bd8:	2a05      	cmp	r2, #5
 8008bda:	bfc4      	itt	gt
 8008bdc:	3a04      	subgt	r2, #4
 8008bde:	9207      	strgt	r2, [sp, #28]
 8008be0:	9a07      	ldr	r2, [sp, #28]
 8008be2:	f1a2 0202 	sub.w	r2, r2, #2
 8008be6:	bfcc      	ite	gt
 8008be8:	2400      	movgt	r4, #0
 8008bea:	2401      	movle	r4, #1
 8008bec:	2a03      	cmp	r2, #3
 8008bee:	d848      	bhi.n	8008c82 <_dtoa_r+0x2a2>
 8008bf0:	e8df f002 	tbb	[pc, r2]
 8008bf4:	3a2c2e0b 	.word	0x3a2c2e0b
 8008bf8:	9b05      	ldr	r3, [sp, #20]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	eba3 030b 	sub.w	r3, r3, fp
 8008c00:	9305      	str	r3, [sp, #20]
 8008c02:	920e      	str	r2, [sp, #56]	; 0x38
 8008c04:	f1cb 0300 	rsb	r3, fp, #0
 8008c08:	e7e3      	b.n	8008bd2 <_dtoa_r+0x1f2>
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	9208      	str	r2, [sp, #32]
 8008c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c10:	2a00      	cmp	r2, #0
 8008c12:	dc39      	bgt.n	8008c88 <_dtoa_r+0x2a8>
 8008c14:	f04f 0a01 	mov.w	sl, #1
 8008c18:	46d1      	mov	r9, sl
 8008c1a:	4652      	mov	r2, sl
 8008c1c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008c20:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8008c22:	2100      	movs	r1, #0
 8008c24:	6079      	str	r1, [r7, #4]
 8008c26:	2004      	movs	r0, #4
 8008c28:	f100 0c14 	add.w	ip, r0, #20
 8008c2c:	4594      	cmp	ip, r2
 8008c2e:	6879      	ldr	r1, [r7, #4]
 8008c30:	d92f      	bls.n	8008c92 <_dtoa_r+0x2b2>
 8008c32:	4630      	mov	r0, r6
 8008c34:	930c      	str	r3, [sp, #48]	; 0x30
 8008c36:	f001 f803 	bl	8009c40 <_Balloc>
 8008c3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c3c:	9000      	str	r0, [sp, #0]
 8008c3e:	4602      	mov	r2, r0
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d149      	bne.n	8008cd8 <_dtoa_r+0x2f8>
 8008c44:	4b23      	ldr	r3, [pc, #140]	; (8008cd4 <_dtoa_r+0x2f4>)
 8008c46:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c4a:	e6df      	b.n	8008a0c <_dtoa_r+0x2c>
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	e7dd      	b.n	8008c0c <_dtoa_r+0x22c>
 8008c50:	2200      	movs	r2, #0
 8008c52:	9208      	str	r2, [sp, #32]
 8008c54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c56:	eb0b 0a02 	add.w	sl, fp, r2
 8008c5a:	f10a 0901 	add.w	r9, sl, #1
 8008c5e:	464a      	mov	r2, r9
 8008c60:	2a01      	cmp	r2, #1
 8008c62:	bfb8      	it	lt
 8008c64:	2201      	movlt	r2, #1
 8008c66:	e7db      	b.n	8008c20 <_dtoa_r+0x240>
 8008c68:	2201      	movs	r2, #1
 8008c6a:	e7f2      	b.n	8008c52 <_dtoa_r+0x272>
 8008c6c:	2401      	movs	r4, #1
 8008c6e:	2200      	movs	r2, #0
 8008c70:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008c74:	f04f 3aff 	mov.w	sl, #4294967295
 8008c78:	2100      	movs	r1, #0
 8008c7a:	46d1      	mov	r9, sl
 8008c7c:	2212      	movs	r2, #18
 8008c7e:	9109      	str	r1, [sp, #36]	; 0x24
 8008c80:	e7ce      	b.n	8008c20 <_dtoa_r+0x240>
 8008c82:	2201      	movs	r2, #1
 8008c84:	9208      	str	r2, [sp, #32]
 8008c86:	e7f5      	b.n	8008c74 <_dtoa_r+0x294>
 8008c88:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8008c8c:	46d1      	mov	r9, sl
 8008c8e:	4652      	mov	r2, sl
 8008c90:	e7c6      	b.n	8008c20 <_dtoa_r+0x240>
 8008c92:	3101      	adds	r1, #1
 8008c94:	6079      	str	r1, [r7, #4]
 8008c96:	0040      	lsls	r0, r0, #1
 8008c98:	e7c6      	b.n	8008c28 <_dtoa_r+0x248>
 8008c9a:	bf00      	nop
 8008c9c:	f3af 8000 	nop.w
 8008ca0:	636f4361 	.word	0x636f4361
 8008ca4:	3fd287a7 	.word	0x3fd287a7
 8008ca8:	8b60c8b3 	.word	0x8b60c8b3
 8008cac:	3fc68a28 	.word	0x3fc68a28
 8008cb0:	509f79fb 	.word	0x509f79fb
 8008cb4:	3fd34413 	.word	0x3fd34413
 8008cb8:	0800c5ce 	.word	0x0800c5ce
 8008cbc:	0800c5e5 	.word	0x0800c5e5
 8008cc0:	7ff00000 	.word	0x7ff00000
 8008cc4:	0800c5ca 	.word	0x0800c5ca
 8008cc8:	0800c5c1 	.word	0x0800c5c1
 8008ccc:	0800c84a 	.word	0x0800c84a
 8008cd0:	0800c760 	.word	0x0800c760
 8008cd4:	0800c644 	.word	0x0800c644
 8008cd8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008cda:	9900      	ldr	r1, [sp, #0]
 8008cdc:	6011      	str	r1, [r2, #0]
 8008cde:	f1b9 0f0e 	cmp.w	r9, #14
 8008ce2:	d872      	bhi.n	8008dca <_dtoa_r+0x3ea>
 8008ce4:	2c00      	cmp	r4, #0
 8008ce6:	d070      	beq.n	8008dca <_dtoa_r+0x3ea>
 8008ce8:	f1bb 0f00 	cmp.w	fp, #0
 8008cec:	f340 80a6 	ble.w	8008e3c <_dtoa_r+0x45c>
 8008cf0:	49ca      	ldr	r1, [pc, #808]	; (800901c <_dtoa_r+0x63c>)
 8008cf2:	f00b 020f 	and.w	r2, fp, #15
 8008cf6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008cfa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008cfe:	ed92 7b00 	vldr	d7, [r2]
 8008d02:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008d06:	f000 808d 	beq.w	8008e24 <_dtoa_r+0x444>
 8008d0a:	4ac5      	ldr	r2, [pc, #788]	; (8009020 <_dtoa_r+0x640>)
 8008d0c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8008d10:	ed92 6b08 	vldr	d6, [r2, #32]
 8008d14:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8008d18:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008d1c:	f001 010f 	and.w	r1, r1, #15
 8008d20:	2203      	movs	r2, #3
 8008d22:	48bf      	ldr	r0, [pc, #764]	; (8009020 <_dtoa_r+0x640>)
 8008d24:	2900      	cmp	r1, #0
 8008d26:	d17f      	bne.n	8008e28 <_dtoa_r+0x448>
 8008d28:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008d2c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008d30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008d34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d36:	2900      	cmp	r1, #0
 8008d38:	f000 80b2 	beq.w	8008ea0 <_dtoa_r+0x4c0>
 8008d3c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008d40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4c:	f140 80a8 	bpl.w	8008ea0 <_dtoa_r+0x4c0>
 8008d50:	f1b9 0f00 	cmp.w	r9, #0
 8008d54:	f000 80a4 	beq.w	8008ea0 <_dtoa_r+0x4c0>
 8008d58:	f1ba 0f00 	cmp.w	sl, #0
 8008d5c:	dd31      	ble.n	8008dc2 <_dtoa_r+0x3e2>
 8008d5e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008d62:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008d66:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008d6a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008d6e:	3201      	adds	r2, #1
 8008d70:	4650      	mov	r0, sl
 8008d72:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008d76:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8008d7a:	ee07 2a90 	vmov	s15, r2
 8008d7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008d82:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008d86:	ed8d 5b02 	vstr	d5, [sp, #8]
 8008d8a:	9c03      	ldr	r4, [sp, #12]
 8008d8c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008d90:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f040 8086 	bne.w	8008ea6 <_dtoa_r+0x4c6>
 8008d9a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008d9e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008da2:	ec42 1b17 	vmov	d7, r1, r2
 8008da6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dae:	f300 8272 	bgt.w	8009296 <_dtoa_r+0x8b6>
 8008db2:	eeb1 7b47 	vneg.f64	d7, d7
 8008db6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dbe:	f100 8267 	bmi.w	8009290 <_dtoa_r+0x8b0>
 8008dc2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8008dc6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008dca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	f2c0 8129 	blt.w	8009024 <_dtoa_r+0x644>
 8008dd2:	f1bb 0f0e 	cmp.w	fp, #14
 8008dd6:	f300 8125 	bgt.w	8009024 <_dtoa_r+0x644>
 8008dda:	4b90      	ldr	r3, [pc, #576]	; (800901c <_dtoa_r+0x63c>)
 8008ddc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008de0:	ed93 6b00 	vldr	d6, [r3]
 8008de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f280 80c3 	bge.w	8008f72 <_dtoa_r+0x592>
 8008dec:	f1b9 0f00 	cmp.w	r9, #0
 8008df0:	f300 80bf 	bgt.w	8008f72 <_dtoa_r+0x592>
 8008df4:	f040 824c 	bne.w	8009290 <_dtoa_r+0x8b0>
 8008df8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008dfc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008e00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e0c:	464c      	mov	r4, r9
 8008e0e:	464f      	mov	r7, r9
 8008e10:	f280 8222 	bge.w	8009258 <_dtoa_r+0x878>
 8008e14:	f8dd 8000 	ldr.w	r8, [sp]
 8008e18:	2331      	movs	r3, #49	; 0x31
 8008e1a:	f808 3b01 	strb.w	r3, [r8], #1
 8008e1e:	f10b 0b01 	add.w	fp, fp, #1
 8008e22:	e21e      	b.n	8009262 <_dtoa_r+0x882>
 8008e24:	2202      	movs	r2, #2
 8008e26:	e77c      	b.n	8008d22 <_dtoa_r+0x342>
 8008e28:	07cc      	lsls	r4, r1, #31
 8008e2a:	d504      	bpl.n	8008e36 <_dtoa_r+0x456>
 8008e2c:	ed90 6b00 	vldr	d6, [r0]
 8008e30:	3201      	adds	r2, #1
 8008e32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008e36:	1049      	asrs	r1, r1, #1
 8008e38:	3008      	adds	r0, #8
 8008e3a:	e773      	b.n	8008d24 <_dtoa_r+0x344>
 8008e3c:	d02e      	beq.n	8008e9c <_dtoa_r+0x4bc>
 8008e3e:	f1cb 0100 	rsb	r1, fp, #0
 8008e42:	4a76      	ldr	r2, [pc, #472]	; (800901c <_dtoa_r+0x63c>)
 8008e44:	f001 000f 	and.w	r0, r1, #15
 8008e48:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008e4c:	ed92 7b00 	vldr	d7, [r2]
 8008e50:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8008e54:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008e58:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008e5c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8008e60:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8008e64:	486e      	ldr	r0, [pc, #440]	; (8009020 <_dtoa_r+0x640>)
 8008e66:	1109      	asrs	r1, r1, #4
 8008e68:	2400      	movs	r4, #0
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	b939      	cbnz	r1, 8008e7e <_dtoa_r+0x49e>
 8008e6e:	2c00      	cmp	r4, #0
 8008e70:	f43f af60 	beq.w	8008d34 <_dtoa_r+0x354>
 8008e74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e7c:	e75a      	b.n	8008d34 <_dtoa_r+0x354>
 8008e7e:	07cf      	lsls	r7, r1, #31
 8008e80:	d509      	bpl.n	8008e96 <_dtoa_r+0x4b6>
 8008e82:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8008e86:	ed90 7b00 	vldr	d7, [r0]
 8008e8a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008e8e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008e92:	3201      	adds	r2, #1
 8008e94:	2401      	movs	r4, #1
 8008e96:	1049      	asrs	r1, r1, #1
 8008e98:	3008      	adds	r0, #8
 8008e9a:	e7e7      	b.n	8008e6c <_dtoa_r+0x48c>
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	e749      	b.n	8008d34 <_dtoa_r+0x354>
 8008ea0:	465f      	mov	r7, fp
 8008ea2:	4648      	mov	r0, r9
 8008ea4:	e765      	b.n	8008d72 <_dtoa_r+0x392>
 8008ea6:	ec42 1b17 	vmov	d7, r1, r2
 8008eaa:	4a5c      	ldr	r2, [pc, #368]	; (800901c <_dtoa_r+0x63c>)
 8008eac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008eb0:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008eb4:	9a00      	ldr	r2, [sp, #0]
 8008eb6:	1814      	adds	r4, r2, r0
 8008eb8:	9a08      	ldr	r2, [sp, #32]
 8008eba:	b352      	cbz	r2, 8008f12 <_dtoa_r+0x532>
 8008ebc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008ec0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008ec4:	f8dd 8000 	ldr.w	r8, [sp]
 8008ec8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008ecc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008ed0:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008ed4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008ed8:	ee14 2a90 	vmov	r2, s9
 8008edc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008ee0:	3230      	adds	r2, #48	; 0x30
 8008ee2:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008ee6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eee:	f808 2b01 	strb.w	r2, [r8], #1
 8008ef2:	d439      	bmi.n	8008f68 <_dtoa_r+0x588>
 8008ef4:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008ef8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f00:	d472      	bmi.n	8008fe8 <_dtoa_r+0x608>
 8008f02:	45a0      	cmp	r8, r4
 8008f04:	f43f af5d 	beq.w	8008dc2 <_dtoa_r+0x3e2>
 8008f08:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008f0c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008f10:	e7e0      	b.n	8008ed4 <_dtoa_r+0x4f4>
 8008f12:	f8dd 8000 	ldr.w	r8, [sp]
 8008f16:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008f20:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008f24:	ee14 2a90 	vmov	r2, s9
 8008f28:	3230      	adds	r2, #48	; 0x30
 8008f2a:	f808 2b01 	strb.w	r2, [r8], #1
 8008f2e:	45a0      	cmp	r8, r4
 8008f30:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008f34:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008f38:	d118      	bne.n	8008f6c <_dtoa_r+0x58c>
 8008f3a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008f3e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008f42:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f4a:	dc4d      	bgt.n	8008fe8 <_dtoa_r+0x608>
 8008f4c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008f50:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f58:	f57f af33 	bpl.w	8008dc2 <_dtoa_r+0x3e2>
 8008f5c:	4688      	mov	r8, r1
 8008f5e:	3901      	subs	r1, #1
 8008f60:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008f64:	2b30      	cmp	r3, #48	; 0x30
 8008f66:	d0f9      	beq.n	8008f5c <_dtoa_r+0x57c>
 8008f68:	46bb      	mov	fp, r7
 8008f6a:	e02a      	b.n	8008fc2 <_dtoa_r+0x5e2>
 8008f6c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008f70:	e7d6      	b.n	8008f20 <_dtoa_r+0x540>
 8008f72:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f76:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008f7a:	f8dd 8000 	ldr.w	r8, [sp]
 8008f7e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008f82:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008f86:	ee15 3a10 	vmov	r3, s10
 8008f8a:	3330      	adds	r3, #48	; 0x30
 8008f8c:	f808 3b01 	strb.w	r3, [r8], #1
 8008f90:	9b00      	ldr	r3, [sp, #0]
 8008f92:	eba8 0303 	sub.w	r3, r8, r3
 8008f96:	4599      	cmp	r9, r3
 8008f98:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008f9c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008fa0:	d133      	bne.n	800900a <_dtoa_r+0x62a>
 8008fa2:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008fa6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fae:	dc1a      	bgt.n	8008fe6 <_dtoa_r+0x606>
 8008fb0:	eeb4 7b46 	vcmp.f64	d7, d6
 8008fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb8:	d103      	bne.n	8008fc2 <_dtoa_r+0x5e2>
 8008fba:	ee15 3a10 	vmov	r3, s10
 8008fbe:	07d9      	lsls	r1, r3, #31
 8008fc0:	d411      	bmi.n	8008fe6 <_dtoa_r+0x606>
 8008fc2:	4629      	mov	r1, r5
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	f000 fe7b 	bl	8009cc0 <_Bfree>
 8008fca:	2300      	movs	r3, #0
 8008fcc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008fce:	f888 3000 	strb.w	r3, [r8]
 8008fd2:	f10b 0301 	add.w	r3, fp, #1
 8008fd6:	6013      	str	r3, [r2, #0]
 8008fd8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f43f ad4d 	beq.w	8008a7a <_dtoa_r+0x9a>
 8008fe0:	f8c3 8000 	str.w	r8, [r3]
 8008fe4:	e549      	b.n	8008a7a <_dtoa_r+0x9a>
 8008fe6:	465f      	mov	r7, fp
 8008fe8:	4643      	mov	r3, r8
 8008fea:	4698      	mov	r8, r3
 8008fec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ff0:	2a39      	cmp	r2, #57	; 0x39
 8008ff2:	d106      	bne.n	8009002 <_dtoa_r+0x622>
 8008ff4:	9a00      	ldr	r2, [sp, #0]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d1f7      	bne.n	8008fea <_dtoa_r+0x60a>
 8008ffa:	9900      	ldr	r1, [sp, #0]
 8008ffc:	2230      	movs	r2, #48	; 0x30
 8008ffe:	3701      	adds	r7, #1
 8009000:	700a      	strb	r2, [r1, #0]
 8009002:	781a      	ldrb	r2, [r3, #0]
 8009004:	3201      	adds	r2, #1
 8009006:	701a      	strb	r2, [r3, #0]
 8009008:	e7ae      	b.n	8008f68 <_dtoa_r+0x588>
 800900a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800900e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009016:	d1b2      	bne.n	8008f7e <_dtoa_r+0x59e>
 8009018:	e7d3      	b.n	8008fc2 <_dtoa_r+0x5e2>
 800901a:	bf00      	nop
 800901c:	0800c760 	.word	0x0800c760
 8009020:	0800c738 	.word	0x0800c738
 8009024:	9908      	ldr	r1, [sp, #32]
 8009026:	2900      	cmp	r1, #0
 8009028:	f000 80d1 	beq.w	80091ce <_dtoa_r+0x7ee>
 800902c:	9907      	ldr	r1, [sp, #28]
 800902e:	2901      	cmp	r1, #1
 8009030:	f300 80b4 	bgt.w	800919c <_dtoa_r+0x7bc>
 8009034:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009036:	2900      	cmp	r1, #0
 8009038:	f000 80ac 	beq.w	8009194 <_dtoa_r+0x7b4>
 800903c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009040:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009044:	461c      	mov	r4, r3
 8009046:	930a      	str	r3, [sp, #40]	; 0x28
 8009048:	9b05      	ldr	r3, [sp, #20]
 800904a:	4413      	add	r3, r2
 800904c:	9305      	str	r3, [sp, #20]
 800904e:	9b06      	ldr	r3, [sp, #24]
 8009050:	2101      	movs	r1, #1
 8009052:	4413      	add	r3, r2
 8009054:	4630      	mov	r0, r6
 8009056:	9306      	str	r3, [sp, #24]
 8009058:	f000 ff38 	bl	8009ecc <__i2b>
 800905c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800905e:	4607      	mov	r7, r0
 8009060:	f1b8 0f00 	cmp.w	r8, #0
 8009064:	dd0d      	ble.n	8009082 <_dtoa_r+0x6a2>
 8009066:	9a06      	ldr	r2, [sp, #24]
 8009068:	2a00      	cmp	r2, #0
 800906a:	dd0a      	ble.n	8009082 <_dtoa_r+0x6a2>
 800906c:	4542      	cmp	r2, r8
 800906e:	9905      	ldr	r1, [sp, #20]
 8009070:	bfa8      	it	ge
 8009072:	4642      	movge	r2, r8
 8009074:	1a89      	subs	r1, r1, r2
 8009076:	9105      	str	r1, [sp, #20]
 8009078:	9906      	ldr	r1, [sp, #24]
 800907a:	eba8 0802 	sub.w	r8, r8, r2
 800907e:	1a8a      	subs	r2, r1, r2
 8009080:	9206      	str	r2, [sp, #24]
 8009082:	b303      	cbz	r3, 80090c6 <_dtoa_r+0x6e6>
 8009084:	9a08      	ldr	r2, [sp, #32]
 8009086:	2a00      	cmp	r2, #0
 8009088:	f000 80a6 	beq.w	80091d8 <_dtoa_r+0x7f8>
 800908c:	2c00      	cmp	r4, #0
 800908e:	dd13      	ble.n	80090b8 <_dtoa_r+0x6d8>
 8009090:	4639      	mov	r1, r7
 8009092:	4622      	mov	r2, r4
 8009094:	4630      	mov	r0, r6
 8009096:	930c      	str	r3, [sp, #48]	; 0x30
 8009098:	f000 ffd4 	bl	800a044 <__pow5mult>
 800909c:	462a      	mov	r2, r5
 800909e:	4601      	mov	r1, r0
 80090a0:	4607      	mov	r7, r0
 80090a2:	4630      	mov	r0, r6
 80090a4:	f000 ff28 	bl	8009ef8 <__multiply>
 80090a8:	4629      	mov	r1, r5
 80090aa:	900a      	str	r0, [sp, #40]	; 0x28
 80090ac:	4630      	mov	r0, r6
 80090ae:	f000 fe07 	bl	8009cc0 <_Bfree>
 80090b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090b6:	4615      	mov	r5, r2
 80090b8:	1b1a      	subs	r2, r3, r4
 80090ba:	d004      	beq.n	80090c6 <_dtoa_r+0x6e6>
 80090bc:	4629      	mov	r1, r5
 80090be:	4630      	mov	r0, r6
 80090c0:	f000 ffc0 	bl	800a044 <__pow5mult>
 80090c4:	4605      	mov	r5, r0
 80090c6:	2101      	movs	r1, #1
 80090c8:	4630      	mov	r0, r6
 80090ca:	f000 feff 	bl	8009ecc <__i2b>
 80090ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	4604      	mov	r4, r0
 80090d4:	f340 8082 	ble.w	80091dc <_dtoa_r+0x7fc>
 80090d8:	461a      	mov	r2, r3
 80090da:	4601      	mov	r1, r0
 80090dc:	4630      	mov	r0, r6
 80090de:	f000 ffb1 	bl	800a044 <__pow5mult>
 80090e2:	9b07      	ldr	r3, [sp, #28]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	4604      	mov	r4, r0
 80090e8:	dd7b      	ble.n	80091e2 <_dtoa_r+0x802>
 80090ea:	2300      	movs	r3, #0
 80090ec:	930a      	str	r3, [sp, #40]	; 0x28
 80090ee:	6922      	ldr	r2, [r4, #16]
 80090f0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80090f4:	6910      	ldr	r0, [r2, #16]
 80090f6:	f000 fe99 	bl	8009e2c <__hi0bits>
 80090fa:	f1c0 0020 	rsb	r0, r0, #32
 80090fe:	9b06      	ldr	r3, [sp, #24]
 8009100:	4418      	add	r0, r3
 8009102:	f010 001f 	ands.w	r0, r0, #31
 8009106:	f000 808d 	beq.w	8009224 <_dtoa_r+0x844>
 800910a:	f1c0 0220 	rsb	r2, r0, #32
 800910e:	2a04      	cmp	r2, #4
 8009110:	f340 8086 	ble.w	8009220 <_dtoa_r+0x840>
 8009114:	f1c0 001c 	rsb	r0, r0, #28
 8009118:	9b05      	ldr	r3, [sp, #20]
 800911a:	4403      	add	r3, r0
 800911c:	9305      	str	r3, [sp, #20]
 800911e:	9b06      	ldr	r3, [sp, #24]
 8009120:	4403      	add	r3, r0
 8009122:	4480      	add	r8, r0
 8009124:	9306      	str	r3, [sp, #24]
 8009126:	9b05      	ldr	r3, [sp, #20]
 8009128:	2b00      	cmp	r3, #0
 800912a:	dd05      	ble.n	8009138 <_dtoa_r+0x758>
 800912c:	4629      	mov	r1, r5
 800912e:	461a      	mov	r2, r3
 8009130:	4630      	mov	r0, r6
 8009132:	f000 ffe1 	bl	800a0f8 <__lshift>
 8009136:	4605      	mov	r5, r0
 8009138:	9b06      	ldr	r3, [sp, #24]
 800913a:	2b00      	cmp	r3, #0
 800913c:	dd05      	ble.n	800914a <_dtoa_r+0x76a>
 800913e:	4621      	mov	r1, r4
 8009140:	461a      	mov	r2, r3
 8009142:	4630      	mov	r0, r6
 8009144:	f000 ffd8 	bl	800a0f8 <__lshift>
 8009148:	4604      	mov	r4, r0
 800914a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800914c:	2b00      	cmp	r3, #0
 800914e:	d06b      	beq.n	8009228 <_dtoa_r+0x848>
 8009150:	4621      	mov	r1, r4
 8009152:	4628      	mov	r0, r5
 8009154:	f001 f83c 	bl	800a1d0 <__mcmp>
 8009158:	2800      	cmp	r0, #0
 800915a:	da65      	bge.n	8009228 <_dtoa_r+0x848>
 800915c:	2300      	movs	r3, #0
 800915e:	4629      	mov	r1, r5
 8009160:	220a      	movs	r2, #10
 8009162:	4630      	mov	r0, r6
 8009164:	f000 fdce 	bl	8009d04 <__multadd>
 8009168:	9b08      	ldr	r3, [sp, #32]
 800916a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800916e:	4605      	mov	r5, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 8192 	beq.w	800949a <_dtoa_r+0xaba>
 8009176:	4639      	mov	r1, r7
 8009178:	2300      	movs	r3, #0
 800917a:	220a      	movs	r2, #10
 800917c:	4630      	mov	r0, r6
 800917e:	f000 fdc1 	bl	8009d04 <__multadd>
 8009182:	f1ba 0f00 	cmp.w	sl, #0
 8009186:	4607      	mov	r7, r0
 8009188:	f300 808e 	bgt.w	80092a8 <_dtoa_r+0x8c8>
 800918c:	9b07      	ldr	r3, [sp, #28]
 800918e:	2b02      	cmp	r3, #2
 8009190:	dc51      	bgt.n	8009236 <_dtoa_r+0x856>
 8009192:	e089      	b.n	80092a8 <_dtoa_r+0x8c8>
 8009194:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009196:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800919a:	e751      	b.n	8009040 <_dtoa_r+0x660>
 800919c:	f109 34ff 	add.w	r4, r9, #4294967295
 80091a0:	42a3      	cmp	r3, r4
 80091a2:	bfbf      	itttt	lt
 80091a4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80091a6:	1ae3      	sublt	r3, r4, r3
 80091a8:	18d2      	addlt	r2, r2, r3
 80091aa:	4613      	movlt	r3, r2
 80091ac:	bfb7      	itett	lt
 80091ae:	930e      	strlt	r3, [sp, #56]	; 0x38
 80091b0:	1b1c      	subge	r4, r3, r4
 80091b2:	4623      	movlt	r3, r4
 80091b4:	2400      	movlt	r4, #0
 80091b6:	f1b9 0f00 	cmp.w	r9, #0
 80091ba:	bfb5      	itete	lt
 80091bc:	9a05      	ldrlt	r2, [sp, #20]
 80091be:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80091c2:	eba2 0809 	sublt.w	r8, r2, r9
 80091c6:	464a      	movge	r2, r9
 80091c8:	bfb8      	it	lt
 80091ca:	2200      	movlt	r2, #0
 80091cc:	e73b      	b.n	8009046 <_dtoa_r+0x666>
 80091ce:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80091d2:	9f08      	ldr	r7, [sp, #32]
 80091d4:	461c      	mov	r4, r3
 80091d6:	e743      	b.n	8009060 <_dtoa_r+0x680>
 80091d8:	461a      	mov	r2, r3
 80091da:	e76f      	b.n	80090bc <_dtoa_r+0x6dc>
 80091dc:	9b07      	ldr	r3, [sp, #28]
 80091de:	2b01      	cmp	r3, #1
 80091e0:	dc18      	bgt.n	8009214 <_dtoa_r+0x834>
 80091e2:	9b02      	ldr	r3, [sp, #8]
 80091e4:	b9b3      	cbnz	r3, 8009214 <_dtoa_r+0x834>
 80091e6:	9b03      	ldr	r3, [sp, #12]
 80091e8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80091ec:	b9a2      	cbnz	r2, 8009218 <_dtoa_r+0x838>
 80091ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80091f2:	0d12      	lsrs	r2, r2, #20
 80091f4:	0512      	lsls	r2, r2, #20
 80091f6:	b18a      	cbz	r2, 800921c <_dtoa_r+0x83c>
 80091f8:	9b05      	ldr	r3, [sp, #20]
 80091fa:	3301      	adds	r3, #1
 80091fc:	9305      	str	r3, [sp, #20]
 80091fe:	9b06      	ldr	r3, [sp, #24]
 8009200:	3301      	adds	r3, #1
 8009202:	9306      	str	r3, [sp, #24]
 8009204:	2301      	movs	r3, #1
 8009206:	930a      	str	r3, [sp, #40]	; 0x28
 8009208:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800920a:	2b00      	cmp	r3, #0
 800920c:	f47f af6f 	bne.w	80090ee <_dtoa_r+0x70e>
 8009210:	2001      	movs	r0, #1
 8009212:	e774      	b.n	80090fe <_dtoa_r+0x71e>
 8009214:	2300      	movs	r3, #0
 8009216:	e7f6      	b.n	8009206 <_dtoa_r+0x826>
 8009218:	9b02      	ldr	r3, [sp, #8]
 800921a:	e7f4      	b.n	8009206 <_dtoa_r+0x826>
 800921c:	920a      	str	r2, [sp, #40]	; 0x28
 800921e:	e7f3      	b.n	8009208 <_dtoa_r+0x828>
 8009220:	d081      	beq.n	8009126 <_dtoa_r+0x746>
 8009222:	4610      	mov	r0, r2
 8009224:	301c      	adds	r0, #28
 8009226:	e777      	b.n	8009118 <_dtoa_r+0x738>
 8009228:	f1b9 0f00 	cmp.w	r9, #0
 800922c:	dc37      	bgt.n	800929e <_dtoa_r+0x8be>
 800922e:	9b07      	ldr	r3, [sp, #28]
 8009230:	2b02      	cmp	r3, #2
 8009232:	dd34      	ble.n	800929e <_dtoa_r+0x8be>
 8009234:	46ca      	mov	sl, r9
 8009236:	f1ba 0f00 	cmp.w	sl, #0
 800923a:	d10d      	bne.n	8009258 <_dtoa_r+0x878>
 800923c:	4621      	mov	r1, r4
 800923e:	4653      	mov	r3, sl
 8009240:	2205      	movs	r2, #5
 8009242:	4630      	mov	r0, r6
 8009244:	f000 fd5e 	bl	8009d04 <__multadd>
 8009248:	4601      	mov	r1, r0
 800924a:	4604      	mov	r4, r0
 800924c:	4628      	mov	r0, r5
 800924e:	f000 ffbf 	bl	800a1d0 <__mcmp>
 8009252:	2800      	cmp	r0, #0
 8009254:	f73f adde 	bgt.w	8008e14 <_dtoa_r+0x434>
 8009258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800925a:	f8dd 8000 	ldr.w	r8, [sp]
 800925e:	ea6f 0b03 	mvn.w	fp, r3
 8009262:	f04f 0900 	mov.w	r9, #0
 8009266:	4621      	mov	r1, r4
 8009268:	4630      	mov	r0, r6
 800926a:	f000 fd29 	bl	8009cc0 <_Bfree>
 800926e:	2f00      	cmp	r7, #0
 8009270:	f43f aea7 	beq.w	8008fc2 <_dtoa_r+0x5e2>
 8009274:	f1b9 0f00 	cmp.w	r9, #0
 8009278:	d005      	beq.n	8009286 <_dtoa_r+0x8a6>
 800927a:	45b9      	cmp	r9, r7
 800927c:	d003      	beq.n	8009286 <_dtoa_r+0x8a6>
 800927e:	4649      	mov	r1, r9
 8009280:	4630      	mov	r0, r6
 8009282:	f000 fd1d 	bl	8009cc0 <_Bfree>
 8009286:	4639      	mov	r1, r7
 8009288:	4630      	mov	r0, r6
 800928a:	f000 fd19 	bl	8009cc0 <_Bfree>
 800928e:	e698      	b.n	8008fc2 <_dtoa_r+0x5e2>
 8009290:	2400      	movs	r4, #0
 8009292:	4627      	mov	r7, r4
 8009294:	e7e0      	b.n	8009258 <_dtoa_r+0x878>
 8009296:	46bb      	mov	fp, r7
 8009298:	4604      	mov	r4, r0
 800929a:	4607      	mov	r7, r0
 800929c:	e5ba      	b.n	8008e14 <_dtoa_r+0x434>
 800929e:	9b08      	ldr	r3, [sp, #32]
 80092a0:	46ca      	mov	sl, r9
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f000 8100 	beq.w	80094a8 <_dtoa_r+0xac8>
 80092a8:	f1b8 0f00 	cmp.w	r8, #0
 80092ac:	dd05      	ble.n	80092ba <_dtoa_r+0x8da>
 80092ae:	4639      	mov	r1, r7
 80092b0:	4642      	mov	r2, r8
 80092b2:	4630      	mov	r0, r6
 80092b4:	f000 ff20 	bl	800a0f8 <__lshift>
 80092b8:	4607      	mov	r7, r0
 80092ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d05d      	beq.n	800937c <_dtoa_r+0x99c>
 80092c0:	6879      	ldr	r1, [r7, #4]
 80092c2:	4630      	mov	r0, r6
 80092c4:	f000 fcbc 	bl	8009c40 <_Balloc>
 80092c8:	4680      	mov	r8, r0
 80092ca:	b928      	cbnz	r0, 80092d8 <_dtoa_r+0x8f8>
 80092cc:	4b82      	ldr	r3, [pc, #520]	; (80094d8 <_dtoa_r+0xaf8>)
 80092ce:	4602      	mov	r2, r0
 80092d0:	f240 21ea 	movw	r1, #746	; 0x2ea
 80092d4:	f7ff bb9a 	b.w	8008a0c <_dtoa_r+0x2c>
 80092d8:	693a      	ldr	r2, [r7, #16]
 80092da:	3202      	adds	r2, #2
 80092dc:	0092      	lsls	r2, r2, #2
 80092de:	f107 010c 	add.w	r1, r7, #12
 80092e2:	300c      	adds	r0, #12
 80092e4:	f000 fc9e 	bl	8009c24 <memcpy>
 80092e8:	2201      	movs	r2, #1
 80092ea:	4641      	mov	r1, r8
 80092ec:	4630      	mov	r0, r6
 80092ee:	f000 ff03 	bl	800a0f8 <__lshift>
 80092f2:	9b00      	ldr	r3, [sp, #0]
 80092f4:	3301      	adds	r3, #1
 80092f6:	9305      	str	r3, [sp, #20]
 80092f8:	9b00      	ldr	r3, [sp, #0]
 80092fa:	4453      	add	r3, sl
 80092fc:	9309      	str	r3, [sp, #36]	; 0x24
 80092fe:	9b02      	ldr	r3, [sp, #8]
 8009300:	f003 0301 	and.w	r3, r3, #1
 8009304:	46b9      	mov	r9, r7
 8009306:	9308      	str	r3, [sp, #32]
 8009308:	4607      	mov	r7, r0
 800930a:	9b05      	ldr	r3, [sp, #20]
 800930c:	4621      	mov	r1, r4
 800930e:	3b01      	subs	r3, #1
 8009310:	4628      	mov	r0, r5
 8009312:	9302      	str	r3, [sp, #8]
 8009314:	f7ff fad8 	bl	80088c8 <quorem>
 8009318:	4603      	mov	r3, r0
 800931a:	3330      	adds	r3, #48	; 0x30
 800931c:	9006      	str	r0, [sp, #24]
 800931e:	4649      	mov	r1, r9
 8009320:	4628      	mov	r0, r5
 8009322:	930a      	str	r3, [sp, #40]	; 0x28
 8009324:	f000 ff54 	bl	800a1d0 <__mcmp>
 8009328:	463a      	mov	r2, r7
 800932a:	4682      	mov	sl, r0
 800932c:	4621      	mov	r1, r4
 800932e:	4630      	mov	r0, r6
 8009330:	f000 ff6a 	bl	800a208 <__mdiff>
 8009334:	68c2      	ldr	r2, [r0, #12]
 8009336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009338:	4680      	mov	r8, r0
 800933a:	bb0a      	cbnz	r2, 8009380 <_dtoa_r+0x9a0>
 800933c:	4601      	mov	r1, r0
 800933e:	4628      	mov	r0, r5
 8009340:	f000 ff46 	bl	800a1d0 <__mcmp>
 8009344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009346:	4602      	mov	r2, r0
 8009348:	4641      	mov	r1, r8
 800934a:	4630      	mov	r0, r6
 800934c:	920e      	str	r2, [sp, #56]	; 0x38
 800934e:	930a      	str	r3, [sp, #40]	; 0x28
 8009350:	f000 fcb6 	bl	8009cc0 <_Bfree>
 8009354:	9b07      	ldr	r3, [sp, #28]
 8009356:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009358:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800935c:	ea43 0102 	orr.w	r1, r3, r2
 8009360:	9b08      	ldr	r3, [sp, #32]
 8009362:	430b      	orrs	r3, r1
 8009364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009366:	d10d      	bne.n	8009384 <_dtoa_r+0x9a4>
 8009368:	2b39      	cmp	r3, #57	; 0x39
 800936a:	d029      	beq.n	80093c0 <_dtoa_r+0x9e0>
 800936c:	f1ba 0f00 	cmp.w	sl, #0
 8009370:	dd01      	ble.n	8009376 <_dtoa_r+0x996>
 8009372:	9b06      	ldr	r3, [sp, #24]
 8009374:	3331      	adds	r3, #49	; 0x31
 8009376:	9a02      	ldr	r2, [sp, #8]
 8009378:	7013      	strb	r3, [r2, #0]
 800937a:	e774      	b.n	8009266 <_dtoa_r+0x886>
 800937c:	4638      	mov	r0, r7
 800937e:	e7b8      	b.n	80092f2 <_dtoa_r+0x912>
 8009380:	2201      	movs	r2, #1
 8009382:	e7e1      	b.n	8009348 <_dtoa_r+0x968>
 8009384:	f1ba 0f00 	cmp.w	sl, #0
 8009388:	db06      	blt.n	8009398 <_dtoa_r+0x9b8>
 800938a:	9907      	ldr	r1, [sp, #28]
 800938c:	ea41 0a0a 	orr.w	sl, r1, sl
 8009390:	9908      	ldr	r1, [sp, #32]
 8009392:	ea5a 0101 	orrs.w	r1, sl, r1
 8009396:	d120      	bne.n	80093da <_dtoa_r+0x9fa>
 8009398:	2a00      	cmp	r2, #0
 800939a:	ddec      	ble.n	8009376 <_dtoa_r+0x996>
 800939c:	4629      	mov	r1, r5
 800939e:	2201      	movs	r2, #1
 80093a0:	4630      	mov	r0, r6
 80093a2:	9305      	str	r3, [sp, #20]
 80093a4:	f000 fea8 	bl	800a0f8 <__lshift>
 80093a8:	4621      	mov	r1, r4
 80093aa:	4605      	mov	r5, r0
 80093ac:	f000 ff10 	bl	800a1d0 <__mcmp>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	9b05      	ldr	r3, [sp, #20]
 80093b4:	dc02      	bgt.n	80093bc <_dtoa_r+0x9dc>
 80093b6:	d1de      	bne.n	8009376 <_dtoa_r+0x996>
 80093b8:	07da      	lsls	r2, r3, #31
 80093ba:	d5dc      	bpl.n	8009376 <_dtoa_r+0x996>
 80093bc:	2b39      	cmp	r3, #57	; 0x39
 80093be:	d1d8      	bne.n	8009372 <_dtoa_r+0x992>
 80093c0:	9a02      	ldr	r2, [sp, #8]
 80093c2:	2339      	movs	r3, #57	; 0x39
 80093c4:	7013      	strb	r3, [r2, #0]
 80093c6:	4643      	mov	r3, r8
 80093c8:	4698      	mov	r8, r3
 80093ca:	3b01      	subs	r3, #1
 80093cc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80093d0:	2a39      	cmp	r2, #57	; 0x39
 80093d2:	d051      	beq.n	8009478 <_dtoa_r+0xa98>
 80093d4:	3201      	adds	r2, #1
 80093d6:	701a      	strb	r2, [r3, #0]
 80093d8:	e745      	b.n	8009266 <_dtoa_r+0x886>
 80093da:	2a00      	cmp	r2, #0
 80093dc:	dd03      	ble.n	80093e6 <_dtoa_r+0xa06>
 80093de:	2b39      	cmp	r3, #57	; 0x39
 80093e0:	d0ee      	beq.n	80093c0 <_dtoa_r+0x9e0>
 80093e2:	3301      	adds	r3, #1
 80093e4:	e7c7      	b.n	8009376 <_dtoa_r+0x996>
 80093e6:	9a05      	ldr	r2, [sp, #20]
 80093e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093ea:	f802 3c01 	strb.w	r3, [r2, #-1]
 80093ee:	428a      	cmp	r2, r1
 80093f0:	d02b      	beq.n	800944a <_dtoa_r+0xa6a>
 80093f2:	4629      	mov	r1, r5
 80093f4:	2300      	movs	r3, #0
 80093f6:	220a      	movs	r2, #10
 80093f8:	4630      	mov	r0, r6
 80093fa:	f000 fc83 	bl	8009d04 <__multadd>
 80093fe:	45b9      	cmp	r9, r7
 8009400:	4605      	mov	r5, r0
 8009402:	f04f 0300 	mov.w	r3, #0
 8009406:	f04f 020a 	mov.w	r2, #10
 800940a:	4649      	mov	r1, r9
 800940c:	4630      	mov	r0, r6
 800940e:	d107      	bne.n	8009420 <_dtoa_r+0xa40>
 8009410:	f000 fc78 	bl	8009d04 <__multadd>
 8009414:	4681      	mov	r9, r0
 8009416:	4607      	mov	r7, r0
 8009418:	9b05      	ldr	r3, [sp, #20]
 800941a:	3301      	adds	r3, #1
 800941c:	9305      	str	r3, [sp, #20]
 800941e:	e774      	b.n	800930a <_dtoa_r+0x92a>
 8009420:	f000 fc70 	bl	8009d04 <__multadd>
 8009424:	4639      	mov	r1, r7
 8009426:	4681      	mov	r9, r0
 8009428:	2300      	movs	r3, #0
 800942a:	220a      	movs	r2, #10
 800942c:	4630      	mov	r0, r6
 800942e:	f000 fc69 	bl	8009d04 <__multadd>
 8009432:	4607      	mov	r7, r0
 8009434:	e7f0      	b.n	8009418 <_dtoa_r+0xa38>
 8009436:	f1ba 0f00 	cmp.w	sl, #0
 800943a:	9a00      	ldr	r2, [sp, #0]
 800943c:	bfcc      	ite	gt
 800943e:	46d0      	movgt	r8, sl
 8009440:	f04f 0801 	movle.w	r8, #1
 8009444:	4490      	add	r8, r2
 8009446:	f04f 0900 	mov.w	r9, #0
 800944a:	4629      	mov	r1, r5
 800944c:	2201      	movs	r2, #1
 800944e:	4630      	mov	r0, r6
 8009450:	9302      	str	r3, [sp, #8]
 8009452:	f000 fe51 	bl	800a0f8 <__lshift>
 8009456:	4621      	mov	r1, r4
 8009458:	4605      	mov	r5, r0
 800945a:	f000 feb9 	bl	800a1d0 <__mcmp>
 800945e:	2800      	cmp	r0, #0
 8009460:	dcb1      	bgt.n	80093c6 <_dtoa_r+0x9e6>
 8009462:	d102      	bne.n	800946a <_dtoa_r+0xa8a>
 8009464:	9b02      	ldr	r3, [sp, #8]
 8009466:	07db      	lsls	r3, r3, #31
 8009468:	d4ad      	bmi.n	80093c6 <_dtoa_r+0x9e6>
 800946a:	4643      	mov	r3, r8
 800946c:	4698      	mov	r8, r3
 800946e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009472:	2a30      	cmp	r2, #48	; 0x30
 8009474:	d0fa      	beq.n	800946c <_dtoa_r+0xa8c>
 8009476:	e6f6      	b.n	8009266 <_dtoa_r+0x886>
 8009478:	9a00      	ldr	r2, [sp, #0]
 800947a:	429a      	cmp	r2, r3
 800947c:	d1a4      	bne.n	80093c8 <_dtoa_r+0x9e8>
 800947e:	f10b 0b01 	add.w	fp, fp, #1
 8009482:	2331      	movs	r3, #49	; 0x31
 8009484:	e778      	b.n	8009378 <_dtoa_r+0x998>
 8009486:	4b15      	ldr	r3, [pc, #84]	; (80094dc <_dtoa_r+0xafc>)
 8009488:	f7ff bb12 	b.w	8008ab0 <_dtoa_r+0xd0>
 800948c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800948e:	2b00      	cmp	r3, #0
 8009490:	f47f aaee 	bne.w	8008a70 <_dtoa_r+0x90>
 8009494:	4b12      	ldr	r3, [pc, #72]	; (80094e0 <_dtoa_r+0xb00>)
 8009496:	f7ff bb0b 	b.w	8008ab0 <_dtoa_r+0xd0>
 800949a:	f1ba 0f00 	cmp.w	sl, #0
 800949e:	dc03      	bgt.n	80094a8 <_dtoa_r+0xac8>
 80094a0:	9b07      	ldr	r3, [sp, #28]
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	f73f aec7 	bgt.w	8009236 <_dtoa_r+0x856>
 80094a8:	f8dd 8000 	ldr.w	r8, [sp]
 80094ac:	4621      	mov	r1, r4
 80094ae:	4628      	mov	r0, r5
 80094b0:	f7ff fa0a 	bl	80088c8 <quorem>
 80094b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80094b8:	f808 3b01 	strb.w	r3, [r8], #1
 80094bc:	9a00      	ldr	r2, [sp, #0]
 80094be:	eba8 0202 	sub.w	r2, r8, r2
 80094c2:	4592      	cmp	sl, r2
 80094c4:	ddb7      	ble.n	8009436 <_dtoa_r+0xa56>
 80094c6:	4629      	mov	r1, r5
 80094c8:	2300      	movs	r3, #0
 80094ca:	220a      	movs	r2, #10
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 fc19 	bl	8009d04 <__multadd>
 80094d2:	4605      	mov	r5, r0
 80094d4:	e7ea      	b.n	80094ac <_dtoa_r+0xacc>
 80094d6:	bf00      	nop
 80094d8:	0800c644 	.word	0x0800c644
 80094dc:	0800c849 	.word	0x0800c849
 80094e0:	0800c5c1 	.word	0x0800c5c1

080094e4 <rshift>:
 80094e4:	6903      	ldr	r3, [r0, #16]
 80094e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80094ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80094f2:	f100 0414 	add.w	r4, r0, #20
 80094f6:	dd45      	ble.n	8009584 <rshift+0xa0>
 80094f8:	f011 011f 	ands.w	r1, r1, #31
 80094fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009500:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009504:	d10c      	bne.n	8009520 <rshift+0x3c>
 8009506:	f100 0710 	add.w	r7, r0, #16
 800950a:	4629      	mov	r1, r5
 800950c:	42b1      	cmp	r1, r6
 800950e:	d334      	bcc.n	800957a <rshift+0x96>
 8009510:	1a9b      	subs	r3, r3, r2
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	1eea      	subs	r2, r5, #3
 8009516:	4296      	cmp	r6, r2
 8009518:	bf38      	it	cc
 800951a:	2300      	movcc	r3, #0
 800951c:	4423      	add	r3, r4
 800951e:	e015      	b.n	800954c <rshift+0x68>
 8009520:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009524:	f1c1 0820 	rsb	r8, r1, #32
 8009528:	40cf      	lsrs	r7, r1
 800952a:	f105 0e04 	add.w	lr, r5, #4
 800952e:	46a1      	mov	r9, r4
 8009530:	4576      	cmp	r6, lr
 8009532:	46f4      	mov	ip, lr
 8009534:	d815      	bhi.n	8009562 <rshift+0x7e>
 8009536:	1a9b      	subs	r3, r3, r2
 8009538:	009a      	lsls	r2, r3, #2
 800953a:	3a04      	subs	r2, #4
 800953c:	3501      	adds	r5, #1
 800953e:	42ae      	cmp	r6, r5
 8009540:	bf38      	it	cc
 8009542:	2200      	movcc	r2, #0
 8009544:	18a3      	adds	r3, r4, r2
 8009546:	50a7      	str	r7, [r4, r2]
 8009548:	b107      	cbz	r7, 800954c <rshift+0x68>
 800954a:	3304      	adds	r3, #4
 800954c:	1b1a      	subs	r2, r3, r4
 800954e:	42a3      	cmp	r3, r4
 8009550:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009554:	bf08      	it	eq
 8009556:	2300      	moveq	r3, #0
 8009558:	6102      	str	r2, [r0, #16]
 800955a:	bf08      	it	eq
 800955c:	6143      	streq	r3, [r0, #20]
 800955e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009562:	f8dc c000 	ldr.w	ip, [ip]
 8009566:	fa0c fc08 	lsl.w	ip, ip, r8
 800956a:	ea4c 0707 	orr.w	r7, ip, r7
 800956e:	f849 7b04 	str.w	r7, [r9], #4
 8009572:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009576:	40cf      	lsrs	r7, r1
 8009578:	e7da      	b.n	8009530 <rshift+0x4c>
 800957a:	f851 cb04 	ldr.w	ip, [r1], #4
 800957e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009582:	e7c3      	b.n	800950c <rshift+0x28>
 8009584:	4623      	mov	r3, r4
 8009586:	e7e1      	b.n	800954c <rshift+0x68>

08009588 <__hexdig_fun>:
 8009588:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800958c:	2b09      	cmp	r3, #9
 800958e:	d802      	bhi.n	8009596 <__hexdig_fun+0xe>
 8009590:	3820      	subs	r0, #32
 8009592:	b2c0      	uxtb	r0, r0
 8009594:	4770      	bx	lr
 8009596:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800959a:	2b05      	cmp	r3, #5
 800959c:	d801      	bhi.n	80095a2 <__hexdig_fun+0x1a>
 800959e:	3847      	subs	r0, #71	; 0x47
 80095a0:	e7f7      	b.n	8009592 <__hexdig_fun+0xa>
 80095a2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80095a6:	2b05      	cmp	r3, #5
 80095a8:	d801      	bhi.n	80095ae <__hexdig_fun+0x26>
 80095aa:	3827      	subs	r0, #39	; 0x27
 80095ac:	e7f1      	b.n	8009592 <__hexdig_fun+0xa>
 80095ae:	2000      	movs	r0, #0
 80095b0:	4770      	bx	lr
	...

080095b4 <__gethex>:
 80095b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b8:	ed2d 8b02 	vpush	{d8}
 80095bc:	b089      	sub	sp, #36	; 0x24
 80095be:	ee08 0a10 	vmov	s16, r0
 80095c2:	9304      	str	r3, [sp, #16]
 80095c4:	4bbc      	ldr	r3, [pc, #752]	; (80098b8 <__gethex+0x304>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	4618      	mov	r0, r3
 80095cc:	468b      	mov	fp, r1
 80095ce:	4690      	mov	r8, r2
 80095d0:	f7f6 fe40 	bl	8000254 <strlen>
 80095d4:	9b01      	ldr	r3, [sp, #4]
 80095d6:	f8db 2000 	ldr.w	r2, [fp]
 80095da:	4403      	add	r3, r0
 80095dc:	4682      	mov	sl, r0
 80095de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80095e2:	9305      	str	r3, [sp, #20]
 80095e4:	1c93      	adds	r3, r2, #2
 80095e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80095ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80095ee:	32fe      	adds	r2, #254	; 0xfe
 80095f0:	18d1      	adds	r1, r2, r3
 80095f2:	461f      	mov	r7, r3
 80095f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80095f8:	9100      	str	r1, [sp, #0]
 80095fa:	2830      	cmp	r0, #48	; 0x30
 80095fc:	d0f8      	beq.n	80095f0 <__gethex+0x3c>
 80095fe:	f7ff ffc3 	bl	8009588 <__hexdig_fun>
 8009602:	4604      	mov	r4, r0
 8009604:	2800      	cmp	r0, #0
 8009606:	d13a      	bne.n	800967e <__gethex+0xca>
 8009608:	9901      	ldr	r1, [sp, #4]
 800960a:	4652      	mov	r2, sl
 800960c:	4638      	mov	r0, r7
 800960e:	f7fe fa98 	bl	8007b42 <strncmp>
 8009612:	4605      	mov	r5, r0
 8009614:	2800      	cmp	r0, #0
 8009616:	d168      	bne.n	80096ea <__gethex+0x136>
 8009618:	f817 000a 	ldrb.w	r0, [r7, sl]
 800961c:	eb07 060a 	add.w	r6, r7, sl
 8009620:	f7ff ffb2 	bl	8009588 <__hexdig_fun>
 8009624:	2800      	cmp	r0, #0
 8009626:	d062      	beq.n	80096ee <__gethex+0x13a>
 8009628:	4633      	mov	r3, r6
 800962a:	7818      	ldrb	r0, [r3, #0]
 800962c:	2830      	cmp	r0, #48	; 0x30
 800962e:	461f      	mov	r7, r3
 8009630:	f103 0301 	add.w	r3, r3, #1
 8009634:	d0f9      	beq.n	800962a <__gethex+0x76>
 8009636:	f7ff ffa7 	bl	8009588 <__hexdig_fun>
 800963a:	2301      	movs	r3, #1
 800963c:	fab0 f480 	clz	r4, r0
 8009640:	0964      	lsrs	r4, r4, #5
 8009642:	4635      	mov	r5, r6
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	463a      	mov	r2, r7
 8009648:	4616      	mov	r6, r2
 800964a:	3201      	adds	r2, #1
 800964c:	7830      	ldrb	r0, [r6, #0]
 800964e:	f7ff ff9b 	bl	8009588 <__hexdig_fun>
 8009652:	2800      	cmp	r0, #0
 8009654:	d1f8      	bne.n	8009648 <__gethex+0x94>
 8009656:	9901      	ldr	r1, [sp, #4]
 8009658:	4652      	mov	r2, sl
 800965a:	4630      	mov	r0, r6
 800965c:	f7fe fa71 	bl	8007b42 <strncmp>
 8009660:	b980      	cbnz	r0, 8009684 <__gethex+0xd0>
 8009662:	b94d      	cbnz	r5, 8009678 <__gethex+0xc4>
 8009664:	eb06 050a 	add.w	r5, r6, sl
 8009668:	462a      	mov	r2, r5
 800966a:	4616      	mov	r6, r2
 800966c:	3201      	adds	r2, #1
 800966e:	7830      	ldrb	r0, [r6, #0]
 8009670:	f7ff ff8a 	bl	8009588 <__hexdig_fun>
 8009674:	2800      	cmp	r0, #0
 8009676:	d1f8      	bne.n	800966a <__gethex+0xb6>
 8009678:	1bad      	subs	r5, r5, r6
 800967a:	00ad      	lsls	r5, r5, #2
 800967c:	e004      	b.n	8009688 <__gethex+0xd4>
 800967e:	2400      	movs	r4, #0
 8009680:	4625      	mov	r5, r4
 8009682:	e7e0      	b.n	8009646 <__gethex+0x92>
 8009684:	2d00      	cmp	r5, #0
 8009686:	d1f7      	bne.n	8009678 <__gethex+0xc4>
 8009688:	7833      	ldrb	r3, [r6, #0]
 800968a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800968e:	2b50      	cmp	r3, #80	; 0x50
 8009690:	d13b      	bne.n	800970a <__gethex+0x156>
 8009692:	7873      	ldrb	r3, [r6, #1]
 8009694:	2b2b      	cmp	r3, #43	; 0x2b
 8009696:	d02c      	beq.n	80096f2 <__gethex+0x13e>
 8009698:	2b2d      	cmp	r3, #45	; 0x2d
 800969a:	d02e      	beq.n	80096fa <__gethex+0x146>
 800969c:	1c71      	adds	r1, r6, #1
 800969e:	f04f 0900 	mov.w	r9, #0
 80096a2:	7808      	ldrb	r0, [r1, #0]
 80096a4:	f7ff ff70 	bl	8009588 <__hexdig_fun>
 80096a8:	1e43      	subs	r3, r0, #1
 80096aa:	b2db      	uxtb	r3, r3
 80096ac:	2b18      	cmp	r3, #24
 80096ae:	d82c      	bhi.n	800970a <__gethex+0x156>
 80096b0:	f1a0 0210 	sub.w	r2, r0, #16
 80096b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80096b8:	f7ff ff66 	bl	8009588 <__hexdig_fun>
 80096bc:	1e43      	subs	r3, r0, #1
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	2b18      	cmp	r3, #24
 80096c2:	d91d      	bls.n	8009700 <__gethex+0x14c>
 80096c4:	f1b9 0f00 	cmp.w	r9, #0
 80096c8:	d000      	beq.n	80096cc <__gethex+0x118>
 80096ca:	4252      	negs	r2, r2
 80096cc:	4415      	add	r5, r2
 80096ce:	f8cb 1000 	str.w	r1, [fp]
 80096d2:	b1e4      	cbz	r4, 800970e <__gethex+0x15a>
 80096d4:	9b00      	ldr	r3, [sp, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	bf14      	ite	ne
 80096da:	2700      	movne	r7, #0
 80096dc:	2706      	moveq	r7, #6
 80096de:	4638      	mov	r0, r7
 80096e0:	b009      	add	sp, #36	; 0x24
 80096e2:	ecbd 8b02 	vpop	{d8}
 80096e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ea:	463e      	mov	r6, r7
 80096ec:	4625      	mov	r5, r4
 80096ee:	2401      	movs	r4, #1
 80096f0:	e7ca      	b.n	8009688 <__gethex+0xd4>
 80096f2:	f04f 0900 	mov.w	r9, #0
 80096f6:	1cb1      	adds	r1, r6, #2
 80096f8:	e7d3      	b.n	80096a2 <__gethex+0xee>
 80096fa:	f04f 0901 	mov.w	r9, #1
 80096fe:	e7fa      	b.n	80096f6 <__gethex+0x142>
 8009700:	230a      	movs	r3, #10
 8009702:	fb03 0202 	mla	r2, r3, r2, r0
 8009706:	3a10      	subs	r2, #16
 8009708:	e7d4      	b.n	80096b4 <__gethex+0x100>
 800970a:	4631      	mov	r1, r6
 800970c:	e7df      	b.n	80096ce <__gethex+0x11a>
 800970e:	1bf3      	subs	r3, r6, r7
 8009710:	3b01      	subs	r3, #1
 8009712:	4621      	mov	r1, r4
 8009714:	2b07      	cmp	r3, #7
 8009716:	dc0b      	bgt.n	8009730 <__gethex+0x17c>
 8009718:	ee18 0a10 	vmov	r0, s16
 800971c:	f000 fa90 	bl	8009c40 <_Balloc>
 8009720:	4604      	mov	r4, r0
 8009722:	b940      	cbnz	r0, 8009736 <__gethex+0x182>
 8009724:	4b65      	ldr	r3, [pc, #404]	; (80098bc <__gethex+0x308>)
 8009726:	4602      	mov	r2, r0
 8009728:	21de      	movs	r1, #222	; 0xde
 800972a:	4865      	ldr	r0, [pc, #404]	; (80098c0 <__gethex+0x30c>)
 800972c:	f001 fda4 	bl	800b278 <__assert_func>
 8009730:	3101      	adds	r1, #1
 8009732:	105b      	asrs	r3, r3, #1
 8009734:	e7ee      	b.n	8009714 <__gethex+0x160>
 8009736:	f100 0914 	add.w	r9, r0, #20
 800973a:	f04f 0b00 	mov.w	fp, #0
 800973e:	f1ca 0301 	rsb	r3, sl, #1
 8009742:	f8cd 9008 	str.w	r9, [sp, #8]
 8009746:	f8cd b000 	str.w	fp, [sp]
 800974a:	9306      	str	r3, [sp, #24]
 800974c:	42b7      	cmp	r7, r6
 800974e:	d340      	bcc.n	80097d2 <__gethex+0x21e>
 8009750:	9802      	ldr	r0, [sp, #8]
 8009752:	9b00      	ldr	r3, [sp, #0]
 8009754:	f840 3b04 	str.w	r3, [r0], #4
 8009758:	eba0 0009 	sub.w	r0, r0, r9
 800975c:	1080      	asrs	r0, r0, #2
 800975e:	0146      	lsls	r6, r0, #5
 8009760:	6120      	str	r0, [r4, #16]
 8009762:	4618      	mov	r0, r3
 8009764:	f000 fb62 	bl	8009e2c <__hi0bits>
 8009768:	1a30      	subs	r0, r6, r0
 800976a:	f8d8 6000 	ldr.w	r6, [r8]
 800976e:	42b0      	cmp	r0, r6
 8009770:	dd63      	ble.n	800983a <__gethex+0x286>
 8009772:	1b87      	subs	r7, r0, r6
 8009774:	4639      	mov	r1, r7
 8009776:	4620      	mov	r0, r4
 8009778:	f000 fefd 	bl	800a576 <__any_on>
 800977c:	4682      	mov	sl, r0
 800977e:	b1a8      	cbz	r0, 80097ac <__gethex+0x1f8>
 8009780:	1e7b      	subs	r3, r7, #1
 8009782:	1159      	asrs	r1, r3, #5
 8009784:	f003 021f 	and.w	r2, r3, #31
 8009788:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800978c:	f04f 0a01 	mov.w	sl, #1
 8009790:	fa0a f202 	lsl.w	r2, sl, r2
 8009794:	420a      	tst	r2, r1
 8009796:	d009      	beq.n	80097ac <__gethex+0x1f8>
 8009798:	4553      	cmp	r3, sl
 800979a:	dd05      	ble.n	80097a8 <__gethex+0x1f4>
 800979c:	1eb9      	subs	r1, r7, #2
 800979e:	4620      	mov	r0, r4
 80097a0:	f000 fee9 	bl	800a576 <__any_on>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d145      	bne.n	8009834 <__gethex+0x280>
 80097a8:	f04f 0a02 	mov.w	sl, #2
 80097ac:	4639      	mov	r1, r7
 80097ae:	4620      	mov	r0, r4
 80097b0:	f7ff fe98 	bl	80094e4 <rshift>
 80097b4:	443d      	add	r5, r7
 80097b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097ba:	42ab      	cmp	r3, r5
 80097bc:	da4c      	bge.n	8009858 <__gethex+0x2a4>
 80097be:	ee18 0a10 	vmov	r0, s16
 80097c2:	4621      	mov	r1, r4
 80097c4:	f000 fa7c 	bl	8009cc0 <_Bfree>
 80097c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80097ca:	2300      	movs	r3, #0
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	27a3      	movs	r7, #163	; 0xa3
 80097d0:	e785      	b.n	80096de <__gethex+0x12a>
 80097d2:	1e73      	subs	r3, r6, #1
 80097d4:	9a05      	ldr	r2, [sp, #20]
 80097d6:	9303      	str	r3, [sp, #12]
 80097d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80097dc:	4293      	cmp	r3, r2
 80097de:	d019      	beq.n	8009814 <__gethex+0x260>
 80097e0:	f1bb 0f20 	cmp.w	fp, #32
 80097e4:	d107      	bne.n	80097f6 <__gethex+0x242>
 80097e6:	9b02      	ldr	r3, [sp, #8]
 80097e8:	9a00      	ldr	r2, [sp, #0]
 80097ea:	f843 2b04 	str.w	r2, [r3], #4
 80097ee:	9302      	str	r3, [sp, #8]
 80097f0:	2300      	movs	r3, #0
 80097f2:	9300      	str	r3, [sp, #0]
 80097f4:	469b      	mov	fp, r3
 80097f6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80097fa:	f7ff fec5 	bl	8009588 <__hexdig_fun>
 80097fe:	9b00      	ldr	r3, [sp, #0]
 8009800:	f000 000f 	and.w	r0, r0, #15
 8009804:	fa00 f00b 	lsl.w	r0, r0, fp
 8009808:	4303      	orrs	r3, r0
 800980a:	9300      	str	r3, [sp, #0]
 800980c:	f10b 0b04 	add.w	fp, fp, #4
 8009810:	9b03      	ldr	r3, [sp, #12]
 8009812:	e00d      	b.n	8009830 <__gethex+0x27c>
 8009814:	9b03      	ldr	r3, [sp, #12]
 8009816:	9a06      	ldr	r2, [sp, #24]
 8009818:	4413      	add	r3, r2
 800981a:	42bb      	cmp	r3, r7
 800981c:	d3e0      	bcc.n	80097e0 <__gethex+0x22c>
 800981e:	4618      	mov	r0, r3
 8009820:	9901      	ldr	r1, [sp, #4]
 8009822:	9307      	str	r3, [sp, #28]
 8009824:	4652      	mov	r2, sl
 8009826:	f7fe f98c 	bl	8007b42 <strncmp>
 800982a:	9b07      	ldr	r3, [sp, #28]
 800982c:	2800      	cmp	r0, #0
 800982e:	d1d7      	bne.n	80097e0 <__gethex+0x22c>
 8009830:	461e      	mov	r6, r3
 8009832:	e78b      	b.n	800974c <__gethex+0x198>
 8009834:	f04f 0a03 	mov.w	sl, #3
 8009838:	e7b8      	b.n	80097ac <__gethex+0x1f8>
 800983a:	da0a      	bge.n	8009852 <__gethex+0x29e>
 800983c:	1a37      	subs	r7, r6, r0
 800983e:	4621      	mov	r1, r4
 8009840:	ee18 0a10 	vmov	r0, s16
 8009844:	463a      	mov	r2, r7
 8009846:	f000 fc57 	bl	800a0f8 <__lshift>
 800984a:	1bed      	subs	r5, r5, r7
 800984c:	4604      	mov	r4, r0
 800984e:	f100 0914 	add.w	r9, r0, #20
 8009852:	f04f 0a00 	mov.w	sl, #0
 8009856:	e7ae      	b.n	80097b6 <__gethex+0x202>
 8009858:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800985c:	42a8      	cmp	r0, r5
 800985e:	dd72      	ble.n	8009946 <__gethex+0x392>
 8009860:	1b45      	subs	r5, r0, r5
 8009862:	42ae      	cmp	r6, r5
 8009864:	dc36      	bgt.n	80098d4 <__gethex+0x320>
 8009866:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800986a:	2b02      	cmp	r3, #2
 800986c:	d02a      	beq.n	80098c4 <__gethex+0x310>
 800986e:	2b03      	cmp	r3, #3
 8009870:	d02c      	beq.n	80098cc <__gethex+0x318>
 8009872:	2b01      	cmp	r3, #1
 8009874:	d115      	bne.n	80098a2 <__gethex+0x2ee>
 8009876:	42ae      	cmp	r6, r5
 8009878:	d113      	bne.n	80098a2 <__gethex+0x2ee>
 800987a:	2e01      	cmp	r6, #1
 800987c:	d10b      	bne.n	8009896 <__gethex+0x2e2>
 800987e:	9a04      	ldr	r2, [sp, #16]
 8009880:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	2301      	movs	r3, #1
 8009888:	6123      	str	r3, [r4, #16]
 800988a:	f8c9 3000 	str.w	r3, [r9]
 800988e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009890:	2762      	movs	r7, #98	; 0x62
 8009892:	601c      	str	r4, [r3, #0]
 8009894:	e723      	b.n	80096de <__gethex+0x12a>
 8009896:	1e71      	subs	r1, r6, #1
 8009898:	4620      	mov	r0, r4
 800989a:	f000 fe6c 	bl	800a576 <__any_on>
 800989e:	2800      	cmp	r0, #0
 80098a0:	d1ed      	bne.n	800987e <__gethex+0x2ca>
 80098a2:	ee18 0a10 	vmov	r0, s16
 80098a6:	4621      	mov	r1, r4
 80098a8:	f000 fa0a 	bl	8009cc0 <_Bfree>
 80098ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80098ae:	2300      	movs	r3, #0
 80098b0:	6013      	str	r3, [r2, #0]
 80098b2:	2750      	movs	r7, #80	; 0x50
 80098b4:	e713      	b.n	80096de <__gethex+0x12a>
 80098b6:	bf00      	nop
 80098b8:	0800c6c0 	.word	0x0800c6c0
 80098bc:	0800c644 	.word	0x0800c644
 80098c0:	0800c655 	.word	0x0800c655
 80098c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1eb      	bne.n	80098a2 <__gethex+0x2ee>
 80098ca:	e7d8      	b.n	800987e <__gethex+0x2ca>
 80098cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1d5      	bne.n	800987e <__gethex+0x2ca>
 80098d2:	e7e6      	b.n	80098a2 <__gethex+0x2ee>
 80098d4:	1e6f      	subs	r7, r5, #1
 80098d6:	f1ba 0f00 	cmp.w	sl, #0
 80098da:	d131      	bne.n	8009940 <__gethex+0x38c>
 80098dc:	b127      	cbz	r7, 80098e8 <__gethex+0x334>
 80098de:	4639      	mov	r1, r7
 80098e0:	4620      	mov	r0, r4
 80098e2:	f000 fe48 	bl	800a576 <__any_on>
 80098e6:	4682      	mov	sl, r0
 80098e8:	117b      	asrs	r3, r7, #5
 80098ea:	2101      	movs	r1, #1
 80098ec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80098f0:	f007 071f 	and.w	r7, r7, #31
 80098f4:	fa01 f707 	lsl.w	r7, r1, r7
 80098f8:	421f      	tst	r7, r3
 80098fa:	4629      	mov	r1, r5
 80098fc:	4620      	mov	r0, r4
 80098fe:	bf18      	it	ne
 8009900:	f04a 0a02 	orrne.w	sl, sl, #2
 8009904:	1b76      	subs	r6, r6, r5
 8009906:	f7ff fded 	bl	80094e4 <rshift>
 800990a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800990e:	2702      	movs	r7, #2
 8009910:	f1ba 0f00 	cmp.w	sl, #0
 8009914:	d048      	beq.n	80099a8 <__gethex+0x3f4>
 8009916:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800991a:	2b02      	cmp	r3, #2
 800991c:	d015      	beq.n	800994a <__gethex+0x396>
 800991e:	2b03      	cmp	r3, #3
 8009920:	d017      	beq.n	8009952 <__gethex+0x39e>
 8009922:	2b01      	cmp	r3, #1
 8009924:	d109      	bne.n	800993a <__gethex+0x386>
 8009926:	f01a 0f02 	tst.w	sl, #2
 800992a:	d006      	beq.n	800993a <__gethex+0x386>
 800992c:	f8d9 0000 	ldr.w	r0, [r9]
 8009930:	ea4a 0a00 	orr.w	sl, sl, r0
 8009934:	f01a 0f01 	tst.w	sl, #1
 8009938:	d10e      	bne.n	8009958 <__gethex+0x3a4>
 800993a:	f047 0710 	orr.w	r7, r7, #16
 800993e:	e033      	b.n	80099a8 <__gethex+0x3f4>
 8009940:	f04f 0a01 	mov.w	sl, #1
 8009944:	e7d0      	b.n	80098e8 <__gethex+0x334>
 8009946:	2701      	movs	r7, #1
 8009948:	e7e2      	b.n	8009910 <__gethex+0x35c>
 800994a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800994c:	f1c3 0301 	rsb	r3, r3, #1
 8009950:	9315      	str	r3, [sp, #84]	; 0x54
 8009952:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009954:	2b00      	cmp	r3, #0
 8009956:	d0f0      	beq.n	800993a <__gethex+0x386>
 8009958:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800995c:	f104 0314 	add.w	r3, r4, #20
 8009960:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009964:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009968:	f04f 0c00 	mov.w	ip, #0
 800996c:	4618      	mov	r0, r3
 800996e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009972:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009976:	d01c      	beq.n	80099b2 <__gethex+0x3fe>
 8009978:	3201      	adds	r2, #1
 800997a:	6002      	str	r2, [r0, #0]
 800997c:	2f02      	cmp	r7, #2
 800997e:	f104 0314 	add.w	r3, r4, #20
 8009982:	d13f      	bne.n	8009a04 <__gethex+0x450>
 8009984:	f8d8 2000 	ldr.w	r2, [r8]
 8009988:	3a01      	subs	r2, #1
 800998a:	42b2      	cmp	r2, r6
 800998c:	d10a      	bne.n	80099a4 <__gethex+0x3f0>
 800998e:	1171      	asrs	r1, r6, #5
 8009990:	2201      	movs	r2, #1
 8009992:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009996:	f006 061f 	and.w	r6, r6, #31
 800999a:	fa02 f606 	lsl.w	r6, r2, r6
 800999e:	421e      	tst	r6, r3
 80099a0:	bf18      	it	ne
 80099a2:	4617      	movne	r7, r2
 80099a4:	f047 0720 	orr.w	r7, r7, #32
 80099a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80099aa:	601c      	str	r4, [r3, #0]
 80099ac:	9b04      	ldr	r3, [sp, #16]
 80099ae:	601d      	str	r5, [r3, #0]
 80099b0:	e695      	b.n	80096de <__gethex+0x12a>
 80099b2:	4299      	cmp	r1, r3
 80099b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80099b8:	d8d8      	bhi.n	800996c <__gethex+0x3b8>
 80099ba:	68a3      	ldr	r3, [r4, #8]
 80099bc:	459b      	cmp	fp, r3
 80099be:	db19      	blt.n	80099f4 <__gethex+0x440>
 80099c0:	6861      	ldr	r1, [r4, #4]
 80099c2:	ee18 0a10 	vmov	r0, s16
 80099c6:	3101      	adds	r1, #1
 80099c8:	f000 f93a 	bl	8009c40 <_Balloc>
 80099cc:	4681      	mov	r9, r0
 80099ce:	b918      	cbnz	r0, 80099d8 <__gethex+0x424>
 80099d0:	4b1a      	ldr	r3, [pc, #104]	; (8009a3c <__gethex+0x488>)
 80099d2:	4602      	mov	r2, r0
 80099d4:	2184      	movs	r1, #132	; 0x84
 80099d6:	e6a8      	b.n	800972a <__gethex+0x176>
 80099d8:	6922      	ldr	r2, [r4, #16]
 80099da:	3202      	adds	r2, #2
 80099dc:	f104 010c 	add.w	r1, r4, #12
 80099e0:	0092      	lsls	r2, r2, #2
 80099e2:	300c      	adds	r0, #12
 80099e4:	f000 f91e 	bl	8009c24 <memcpy>
 80099e8:	4621      	mov	r1, r4
 80099ea:	ee18 0a10 	vmov	r0, s16
 80099ee:	f000 f967 	bl	8009cc0 <_Bfree>
 80099f2:	464c      	mov	r4, r9
 80099f4:	6923      	ldr	r3, [r4, #16]
 80099f6:	1c5a      	adds	r2, r3, #1
 80099f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80099fc:	6122      	str	r2, [r4, #16]
 80099fe:	2201      	movs	r2, #1
 8009a00:	615a      	str	r2, [r3, #20]
 8009a02:	e7bb      	b.n	800997c <__gethex+0x3c8>
 8009a04:	6922      	ldr	r2, [r4, #16]
 8009a06:	455a      	cmp	r2, fp
 8009a08:	dd0b      	ble.n	8009a22 <__gethex+0x46e>
 8009a0a:	2101      	movs	r1, #1
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f7ff fd69 	bl	80094e4 <rshift>
 8009a12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a16:	3501      	adds	r5, #1
 8009a18:	42ab      	cmp	r3, r5
 8009a1a:	f6ff aed0 	blt.w	80097be <__gethex+0x20a>
 8009a1e:	2701      	movs	r7, #1
 8009a20:	e7c0      	b.n	80099a4 <__gethex+0x3f0>
 8009a22:	f016 061f 	ands.w	r6, r6, #31
 8009a26:	d0fa      	beq.n	8009a1e <__gethex+0x46a>
 8009a28:	449a      	add	sl, r3
 8009a2a:	f1c6 0620 	rsb	r6, r6, #32
 8009a2e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009a32:	f000 f9fb 	bl	8009e2c <__hi0bits>
 8009a36:	42b0      	cmp	r0, r6
 8009a38:	dbe7      	blt.n	8009a0a <__gethex+0x456>
 8009a3a:	e7f0      	b.n	8009a1e <__gethex+0x46a>
 8009a3c:	0800c644 	.word	0x0800c644

08009a40 <L_shift>:
 8009a40:	f1c2 0208 	rsb	r2, r2, #8
 8009a44:	0092      	lsls	r2, r2, #2
 8009a46:	b570      	push	{r4, r5, r6, lr}
 8009a48:	f1c2 0620 	rsb	r6, r2, #32
 8009a4c:	6843      	ldr	r3, [r0, #4]
 8009a4e:	6804      	ldr	r4, [r0, #0]
 8009a50:	fa03 f506 	lsl.w	r5, r3, r6
 8009a54:	432c      	orrs	r4, r5
 8009a56:	40d3      	lsrs	r3, r2
 8009a58:	6004      	str	r4, [r0, #0]
 8009a5a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009a5e:	4288      	cmp	r0, r1
 8009a60:	d3f4      	bcc.n	8009a4c <L_shift+0xc>
 8009a62:	bd70      	pop	{r4, r5, r6, pc}

08009a64 <__match>:
 8009a64:	b530      	push	{r4, r5, lr}
 8009a66:	6803      	ldr	r3, [r0, #0]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a6e:	b914      	cbnz	r4, 8009a76 <__match+0x12>
 8009a70:	6003      	str	r3, [r0, #0]
 8009a72:	2001      	movs	r0, #1
 8009a74:	bd30      	pop	{r4, r5, pc}
 8009a76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a7a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009a7e:	2d19      	cmp	r5, #25
 8009a80:	bf98      	it	ls
 8009a82:	3220      	addls	r2, #32
 8009a84:	42a2      	cmp	r2, r4
 8009a86:	d0f0      	beq.n	8009a6a <__match+0x6>
 8009a88:	2000      	movs	r0, #0
 8009a8a:	e7f3      	b.n	8009a74 <__match+0x10>

08009a8c <__hexnan>:
 8009a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a90:	680b      	ldr	r3, [r1, #0]
 8009a92:	6801      	ldr	r1, [r0, #0]
 8009a94:	115e      	asrs	r6, r3, #5
 8009a96:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009a9a:	f013 031f 	ands.w	r3, r3, #31
 8009a9e:	b087      	sub	sp, #28
 8009aa0:	bf18      	it	ne
 8009aa2:	3604      	addne	r6, #4
 8009aa4:	2500      	movs	r5, #0
 8009aa6:	1f37      	subs	r7, r6, #4
 8009aa8:	4682      	mov	sl, r0
 8009aaa:	4690      	mov	r8, r2
 8009aac:	9301      	str	r3, [sp, #4]
 8009aae:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ab2:	46b9      	mov	r9, r7
 8009ab4:	463c      	mov	r4, r7
 8009ab6:	9502      	str	r5, [sp, #8]
 8009ab8:	46ab      	mov	fp, r5
 8009aba:	784a      	ldrb	r2, [r1, #1]
 8009abc:	1c4b      	adds	r3, r1, #1
 8009abe:	9303      	str	r3, [sp, #12]
 8009ac0:	b342      	cbz	r2, 8009b14 <__hexnan+0x88>
 8009ac2:	4610      	mov	r0, r2
 8009ac4:	9105      	str	r1, [sp, #20]
 8009ac6:	9204      	str	r2, [sp, #16]
 8009ac8:	f7ff fd5e 	bl	8009588 <__hexdig_fun>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	d14f      	bne.n	8009b70 <__hexnan+0xe4>
 8009ad0:	9a04      	ldr	r2, [sp, #16]
 8009ad2:	9905      	ldr	r1, [sp, #20]
 8009ad4:	2a20      	cmp	r2, #32
 8009ad6:	d818      	bhi.n	8009b0a <__hexnan+0x7e>
 8009ad8:	9b02      	ldr	r3, [sp, #8]
 8009ada:	459b      	cmp	fp, r3
 8009adc:	dd13      	ble.n	8009b06 <__hexnan+0x7a>
 8009ade:	454c      	cmp	r4, r9
 8009ae0:	d206      	bcs.n	8009af0 <__hexnan+0x64>
 8009ae2:	2d07      	cmp	r5, #7
 8009ae4:	dc04      	bgt.n	8009af0 <__hexnan+0x64>
 8009ae6:	462a      	mov	r2, r5
 8009ae8:	4649      	mov	r1, r9
 8009aea:	4620      	mov	r0, r4
 8009aec:	f7ff ffa8 	bl	8009a40 <L_shift>
 8009af0:	4544      	cmp	r4, r8
 8009af2:	d950      	bls.n	8009b96 <__hexnan+0x10a>
 8009af4:	2300      	movs	r3, #0
 8009af6:	f1a4 0904 	sub.w	r9, r4, #4
 8009afa:	f844 3c04 	str.w	r3, [r4, #-4]
 8009afe:	f8cd b008 	str.w	fp, [sp, #8]
 8009b02:	464c      	mov	r4, r9
 8009b04:	461d      	mov	r5, r3
 8009b06:	9903      	ldr	r1, [sp, #12]
 8009b08:	e7d7      	b.n	8009aba <__hexnan+0x2e>
 8009b0a:	2a29      	cmp	r2, #41	; 0x29
 8009b0c:	d156      	bne.n	8009bbc <__hexnan+0x130>
 8009b0e:	3102      	adds	r1, #2
 8009b10:	f8ca 1000 	str.w	r1, [sl]
 8009b14:	f1bb 0f00 	cmp.w	fp, #0
 8009b18:	d050      	beq.n	8009bbc <__hexnan+0x130>
 8009b1a:	454c      	cmp	r4, r9
 8009b1c:	d206      	bcs.n	8009b2c <__hexnan+0xa0>
 8009b1e:	2d07      	cmp	r5, #7
 8009b20:	dc04      	bgt.n	8009b2c <__hexnan+0xa0>
 8009b22:	462a      	mov	r2, r5
 8009b24:	4649      	mov	r1, r9
 8009b26:	4620      	mov	r0, r4
 8009b28:	f7ff ff8a 	bl	8009a40 <L_shift>
 8009b2c:	4544      	cmp	r4, r8
 8009b2e:	d934      	bls.n	8009b9a <__hexnan+0x10e>
 8009b30:	f1a8 0204 	sub.w	r2, r8, #4
 8009b34:	4623      	mov	r3, r4
 8009b36:	f853 1b04 	ldr.w	r1, [r3], #4
 8009b3a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009b3e:	429f      	cmp	r7, r3
 8009b40:	d2f9      	bcs.n	8009b36 <__hexnan+0xaa>
 8009b42:	1b3b      	subs	r3, r7, r4
 8009b44:	f023 0303 	bic.w	r3, r3, #3
 8009b48:	3304      	adds	r3, #4
 8009b4a:	3401      	adds	r4, #1
 8009b4c:	3e03      	subs	r6, #3
 8009b4e:	42b4      	cmp	r4, r6
 8009b50:	bf88      	it	hi
 8009b52:	2304      	movhi	r3, #4
 8009b54:	4443      	add	r3, r8
 8009b56:	2200      	movs	r2, #0
 8009b58:	f843 2b04 	str.w	r2, [r3], #4
 8009b5c:	429f      	cmp	r7, r3
 8009b5e:	d2fb      	bcs.n	8009b58 <__hexnan+0xcc>
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	b91b      	cbnz	r3, 8009b6c <__hexnan+0xe0>
 8009b64:	4547      	cmp	r7, r8
 8009b66:	d127      	bne.n	8009bb8 <__hexnan+0x12c>
 8009b68:	2301      	movs	r3, #1
 8009b6a:	603b      	str	r3, [r7, #0]
 8009b6c:	2005      	movs	r0, #5
 8009b6e:	e026      	b.n	8009bbe <__hexnan+0x132>
 8009b70:	3501      	adds	r5, #1
 8009b72:	2d08      	cmp	r5, #8
 8009b74:	f10b 0b01 	add.w	fp, fp, #1
 8009b78:	dd06      	ble.n	8009b88 <__hexnan+0xfc>
 8009b7a:	4544      	cmp	r4, r8
 8009b7c:	d9c3      	bls.n	8009b06 <__hexnan+0x7a>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b84:	2501      	movs	r5, #1
 8009b86:	3c04      	subs	r4, #4
 8009b88:	6822      	ldr	r2, [r4, #0]
 8009b8a:	f000 000f 	and.w	r0, r0, #15
 8009b8e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009b92:	6022      	str	r2, [r4, #0]
 8009b94:	e7b7      	b.n	8009b06 <__hexnan+0x7a>
 8009b96:	2508      	movs	r5, #8
 8009b98:	e7b5      	b.n	8009b06 <__hexnan+0x7a>
 8009b9a:	9b01      	ldr	r3, [sp, #4]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d0df      	beq.n	8009b60 <__hexnan+0xd4>
 8009ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ba4:	f1c3 0320 	rsb	r3, r3, #32
 8009ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8009bac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009bb0:	401a      	ands	r2, r3
 8009bb2:	f846 2c04 	str.w	r2, [r6, #-4]
 8009bb6:	e7d3      	b.n	8009b60 <__hexnan+0xd4>
 8009bb8:	3f04      	subs	r7, #4
 8009bba:	e7d1      	b.n	8009b60 <__hexnan+0xd4>
 8009bbc:	2004      	movs	r0, #4
 8009bbe:	b007      	add	sp, #28
 8009bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009bc4 <_localeconv_r>:
 8009bc4:	4800      	ldr	r0, [pc, #0]	; (8009bc8 <_localeconv_r+0x4>)
 8009bc6:	4770      	bx	lr
 8009bc8:	200001c0 	.word	0x200001c0

08009bcc <_lseek_r>:
 8009bcc:	b538      	push	{r3, r4, r5, lr}
 8009bce:	4d07      	ldr	r5, [pc, #28]	; (8009bec <_lseek_r+0x20>)
 8009bd0:	4604      	mov	r4, r0
 8009bd2:	4608      	mov	r0, r1
 8009bd4:	4611      	mov	r1, r2
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	602a      	str	r2, [r5, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	f7f8 fa3e 	bl	800205c <_lseek>
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	d102      	bne.n	8009bea <_lseek_r+0x1e>
 8009be4:	682b      	ldr	r3, [r5, #0]
 8009be6:	b103      	cbz	r3, 8009bea <_lseek_r+0x1e>
 8009be8:	6023      	str	r3, [r4, #0]
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	20010a9c 	.word	0x20010a9c

08009bf0 <malloc>:
 8009bf0:	4b02      	ldr	r3, [pc, #8]	; (8009bfc <malloc+0xc>)
 8009bf2:	4601      	mov	r1, r0
 8009bf4:	6818      	ldr	r0, [r3, #0]
 8009bf6:	f000 bd3f 	b.w	800a678 <_malloc_r>
 8009bfa:	bf00      	nop
 8009bfc:	20000068 	.word	0x20000068

08009c00 <__ascii_mbtowc>:
 8009c00:	b082      	sub	sp, #8
 8009c02:	b901      	cbnz	r1, 8009c06 <__ascii_mbtowc+0x6>
 8009c04:	a901      	add	r1, sp, #4
 8009c06:	b142      	cbz	r2, 8009c1a <__ascii_mbtowc+0x1a>
 8009c08:	b14b      	cbz	r3, 8009c1e <__ascii_mbtowc+0x1e>
 8009c0a:	7813      	ldrb	r3, [r2, #0]
 8009c0c:	600b      	str	r3, [r1, #0]
 8009c0e:	7812      	ldrb	r2, [r2, #0]
 8009c10:	1e10      	subs	r0, r2, #0
 8009c12:	bf18      	it	ne
 8009c14:	2001      	movne	r0, #1
 8009c16:	b002      	add	sp, #8
 8009c18:	4770      	bx	lr
 8009c1a:	4610      	mov	r0, r2
 8009c1c:	e7fb      	b.n	8009c16 <__ascii_mbtowc+0x16>
 8009c1e:	f06f 0001 	mvn.w	r0, #1
 8009c22:	e7f8      	b.n	8009c16 <__ascii_mbtowc+0x16>

08009c24 <memcpy>:
 8009c24:	440a      	add	r2, r1
 8009c26:	4291      	cmp	r1, r2
 8009c28:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c2c:	d100      	bne.n	8009c30 <memcpy+0xc>
 8009c2e:	4770      	bx	lr
 8009c30:	b510      	push	{r4, lr}
 8009c32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c3a:	4291      	cmp	r1, r2
 8009c3c:	d1f9      	bne.n	8009c32 <memcpy+0xe>
 8009c3e:	bd10      	pop	{r4, pc}

08009c40 <_Balloc>:
 8009c40:	b570      	push	{r4, r5, r6, lr}
 8009c42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c44:	4604      	mov	r4, r0
 8009c46:	460d      	mov	r5, r1
 8009c48:	b976      	cbnz	r6, 8009c68 <_Balloc+0x28>
 8009c4a:	2010      	movs	r0, #16
 8009c4c:	f7ff ffd0 	bl	8009bf0 <malloc>
 8009c50:	4602      	mov	r2, r0
 8009c52:	6260      	str	r0, [r4, #36]	; 0x24
 8009c54:	b920      	cbnz	r0, 8009c60 <_Balloc+0x20>
 8009c56:	4b18      	ldr	r3, [pc, #96]	; (8009cb8 <_Balloc+0x78>)
 8009c58:	4818      	ldr	r0, [pc, #96]	; (8009cbc <_Balloc+0x7c>)
 8009c5a:	2166      	movs	r1, #102	; 0x66
 8009c5c:	f001 fb0c 	bl	800b278 <__assert_func>
 8009c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c64:	6006      	str	r6, [r0, #0]
 8009c66:	60c6      	str	r6, [r0, #12]
 8009c68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c6a:	68f3      	ldr	r3, [r6, #12]
 8009c6c:	b183      	cbz	r3, 8009c90 <_Balloc+0x50>
 8009c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c76:	b9b8      	cbnz	r0, 8009ca8 <_Balloc+0x68>
 8009c78:	2101      	movs	r1, #1
 8009c7a:	fa01 f605 	lsl.w	r6, r1, r5
 8009c7e:	1d72      	adds	r2, r6, #5
 8009c80:	0092      	lsls	r2, r2, #2
 8009c82:	4620      	mov	r0, r4
 8009c84:	f000 fc98 	bl	800a5b8 <_calloc_r>
 8009c88:	b160      	cbz	r0, 8009ca4 <_Balloc+0x64>
 8009c8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c8e:	e00e      	b.n	8009cae <_Balloc+0x6e>
 8009c90:	2221      	movs	r2, #33	; 0x21
 8009c92:	2104      	movs	r1, #4
 8009c94:	4620      	mov	r0, r4
 8009c96:	f000 fc8f 	bl	800a5b8 <_calloc_r>
 8009c9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c9c:	60f0      	str	r0, [r6, #12]
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1e4      	bne.n	8009c6e <_Balloc+0x2e>
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	6802      	ldr	r2, [r0, #0]
 8009caa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cae:	2300      	movs	r3, #0
 8009cb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cb4:	e7f7      	b.n	8009ca6 <_Balloc+0x66>
 8009cb6:	bf00      	nop
 8009cb8:	0800c5ce 	.word	0x0800c5ce
 8009cbc:	0800c6d4 	.word	0x0800c6d4

08009cc0 <_Bfree>:
 8009cc0:	b570      	push	{r4, r5, r6, lr}
 8009cc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cc4:	4605      	mov	r5, r0
 8009cc6:	460c      	mov	r4, r1
 8009cc8:	b976      	cbnz	r6, 8009ce8 <_Bfree+0x28>
 8009cca:	2010      	movs	r0, #16
 8009ccc:	f7ff ff90 	bl	8009bf0 <malloc>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	6268      	str	r0, [r5, #36]	; 0x24
 8009cd4:	b920      	cbnz	r0, 8009ce0 <_Bfree+0x20>
 8009cd6:	4b09      	ldr	r3, [pc, #36]	; (8009cfc <_Bfree+0x3c>)
 8009cd8:	4809      	ldr	r0, [pc, #36]	; (8009d00 <_Bfree+0x40>)
 8009cda:	218a      	movs	r1, #138	; 0x8a
 8009cdc:	f001 facc 	bl	800b278 <__assert_func>
 8009ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ce4:	6006      	str	r6, [r0, #0]
 8009ce6:	60c6      	str	r6, [r0, #12]
 8009ce8:	b13c      	cbz	r4, 8009cfa <_Bfree+0x3a>
 8009cea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009cec:	6862      	ldr	r2, [r4, #4]
 8009cee:	68db      	ldr	r3, [r3, #12]
 8009cf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cf4:	6021      	str	r1, [r4, #0]
 8009cf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}
 8009cfc:	0800c5ce 	.word	0x0800c5ce
 8009d00:	0800c6d4 	.word	0x0800c6d4

08009d04 <__multadd>:
 8009d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d08:	690e      	ldr	r6, [r1, #16]
 8009d0a:	4607      	mov	r7, r0
 8009d0c:	4698      	mov	r8, r3
 8009d0e:	460c      	mov	r4, r1
 8009d10:	f101 0014 	add.w	r0, r1, #20
 8009d14:	2300      	movs	r3, #0
 8009d16:	6805      	ldr	r5, [r0, #0]
 8009d18:	b2a9      	uxth	r1, r5
 8009d1a:	fb02 8101 	mla	r1, r2, r1, r8
 8009d1e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009d22:	0c2d      	lsrs	r5, r5, #16
 8009d24:	fb02 c505 	mla	r5, r2, r5, ip
 8009d28:	b289      	uxth	r1, r1
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009d30:	429e      	cmp	r6, r3
 8009d32:	f840 1b04 	str.w	r1, [r0], #4
 8009d36:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009d3a:	dcec      	bgt.n	8009d16 <__multadd+0x12>
 8009d3c:	f1b8 0f00 	cmp.w	r8, #0
 8009d40:	d022      	beq.n	8009d88 <__multadd+0x84>
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	42b3      	cmp	r3, r6
 8009d46:	dc19      	bgt.n	8009d7c <__multadd+0x78>
 8009d48:	6861      	ldr	r1, [r4, #4]
 8009d4a:	4638      	mov	r0, r7
 8009d4c:	3101      	adds	r1, #1
 8009d4e:	f7ff ff77 	bl	8009c40 <_Balloc>
 8009d52:	4605      	mov	r5, r0
 8009d54:	b928      	cbnz	r0, 8009d62 <__multadd+0x5e>
 8009d56:	4602      	mov	r2, r0
 8009d58:	4b0d      	ldr	r3, [pc, #52]	; (8009d90 <__multadd+0x8c>)
 8009d5a:	480e      	ldr	r0, [pc, #56]	; (8009d94 <__multadd+0x90>)
 8009d5c:	21b5      	movs	r1, #181	; 0xb5
 8009d5e:	f001 fa8b 	bl	800b278 <__assert_func>
 8009d62:	6922      	ldr	r2, [r4, #16]
 8009d64:	3202      	adds	r2, #2
 8009d66:	f104 010c 	add.w	r1, r4, #12
 8009d6a:	0092      	lsls	r2, r2, #2
 8009d6c:	300c      	adds	r0, #12
 8009d6e:	f7ff ff59 	bl	8009c24 <memcpy>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4638      	mov	r0, r7
 8009d76:	f7ff ffa3 	bl	8009cc0 <_Bfree>
 8009d7a:	462c      	mov	r4, r5
 8009d7c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009d80:	3601      	adds	r6, #1
 8009d82:	f8c3 8014 	str.w	r8, [r3, #20]
 8009d86:	6126      	str	r6, [r4, #16]
 8009d88:	4620      	mov	r0, r4
 8009d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d8e:	bf00      	nop
 8009d90:	0800c644 	.word	0x0800c644
 8009d94:	0800c6d4 	.word	0x0800c6d4

08009d98 <__s2b>:
 8009d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d9c:	460c      	mov	r4, r1
 8009d9e:	4615      	mov	r5, r2
 8009da0:	461f      	mov	r7, r3
 8009da2:	2209      	movs	r2, #9
 8009da4:	3308      	adds	r3, #8
 8009da6:	4606      	mov	r6, r0
 8009da8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dac:	2100      	movs	r1, #0
 8009dae:	2201      	movs	r2, #1
 8009db0:	429a      	cmp	r2, r3
 8009db2:	db09      	blt.n	8009dc8 <__s2b+0x30>
 8009db4:	4630      	mov	r0, r6
 8009db6:	f7ff ff43 	bl	8009c40 <_Balloc>
 8009dba:	b940      	cbnz	r0, 8009dce <__s2b+0x36>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	4b19      	ldr	r3, [pc, #100]	; (8009e24 <__s2b+0x8c>)
 8009dc0:	4819      	ldr	r0, [pc, #100]	; (8009e28 <__s2b+0x90>)
 8009dc2:	21ce      	movs	r1, #206	; 0xce
 8009dc4:	f001 fa58 	bl	800b278 <__assert_func>
 8009dc8:	0052      	lsls	r2, r2, #1
 8009dca:	3101      	adds	r1, #1
 8009dcc:	e7f0      	b.n	8009db0 <__s2b+0x18>
 8009dce:	9b08      	ldr	r3, [sp, #32]
 8009dd0:	6143      	str	r3, [r0, #20]
 8009dd2:	2d09      	cmp	r5, #9
 8009dd4:	f04f 0301 	mov.w	r3, #1
 8009dd8:	6103      	str	r3, [r0, #16]
 8009dda:	dd16      	ble.n	8009e0a <__s2b+0x72>
 8009ddc:	f104 0909 	add.w	r9, r4, #9
 8009de0:	46c8      	mov	r8, r9
 8009de2:	442c      	add	r4, r5
 8009de4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009de8:	4601      	mov	r1, r0
 8009dea:	3b30      	subs	r3, #48	; 0x30
 8009dec:	220a      	movs	r2, #10
 8009dee:	4630      	mov	r0, r6
 8009df0:	f7ff ff88 	bl	8009d04 <__multadd>
 8009df4:	45a0      	cmp	r8, r4
 8009df6:	d1f5      	bne.n	8009de4 <__s2b+0x4c>
 8009df8:	f1a5 0408 	sub.w	r4, r5, #8
 8009dfc:	444c      	add	r4, r9
 8009dfe:	1b2d      	subs	r5, r5, r4
 8009e00:	1963      	adds	r3, r4, r5
 8009e02:	42bb      	cmp	r3, r7
 8009e04:	db04      	blt.n	8009e10 <__s2b+0x78>
 8009e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e0a:	340a      	adds	r4, #10
 8009e0c:	2509      	movs	r5, #9
 8009e0e:	e7f6      	b.n	8009dfe <__s2b+0x66>
 8009e10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e14:	4601      	mov	r1, r0
 8009e16:	3b30      	subs	r3, #48	; 0x30
 8009e18:	220a      	movs	r2, #10
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	f7ff ff72 	bl	8009d04 <__multadd>
 8009e20:	e7ee      	b.n	8009e00 <__s2b+0x68>
 8009e22:	bf00      	nop
 8009e24:	0800c644 	.word	0x0800c644
 8009e28:	0800c6d4 	.word	0x0800c6d4

08009e2c <__hi0bits>:
 8009e2c:	0c03      	lsrs	r3, r0, #16
 8009e2e:	041b      	lsls	r3, r3, #16
 8009e30:	b9d3      	cbnz	r3, 8009e68 <__hi0bits+0x3c>
 8009e32:	0400      	lsls	r0, r0, #16
 8009e34:	2310      	movs	r3, #16
 8009e36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009e3a:	bf04      	itt	eq
 8009e3c:	0200      	lsleq	r0, r0, #8
 8009e3e:	3308      	addeq	r3, #8
 8009e40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009e44:	bf04      	itt	eq
 8009e46:	0100      	lsleq	r0, r0, #4
 8009e48:	3304      	addeq	r3, #4
 8009e4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009e4e:	bf04      	itt	eq
 8009e50:	0080      	lsleq	r0, r0, #2
 8009e52:	3302      	addeq	r3, #2
 8009e54:	2800      	cmp	r0, #0
 8009e56:	db05      	blt.n	8009e64 <__hi0bits+0x38>
 8009e58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009e5c:	f103 0301 	add.w	r3, r3, #1
 8009e60:	bf08      	it	eq
 8009e62:	2320      	moveq	r3, #32
 8009e64:	4618      	mov	r0, r3
 8009e66:	4770      	bx	lr
 8009e68:	2300      	movs	r3, #0
 8009e6a:	e7e4      	b.n	8009e36 <__hi0bits+0xa>

08009e6c <__lo0bits>:
 8009e6c:	6803      	ldr	r3, [r0, #0]
 8009e6e:	f013 0207 	ands.w	r2, r3, #7
 8009e72:	4601      	mov	r1, r0
 8009e74:	d00b      	beq.n	8009e8e <__lo0bits+0x22>
 8009e76:	07da      	lsls	r2, r3, #31
 8009e78:	d424      	bmi.n	8009ec4 <__lo0bits+0x58>
 8009e7a:	0798      	lsls	r0, r3, #30
 8009e7c:	bf49      	itett	mi
 8009e7e:	085b      	lsrmi	r3, r3, #1
 8009e80:	089b      	lsrpl	r3, r3, #2
 8009e82:	2001      	movmi	r0, #1
 8009e84:	600b      	strmi	r3, [r1, #0]
 8009e86:	bf5c      	itt	pl
 8009e88:	600b      	strpl	r3, [r1, #0]
 8009e8a:	2002      	movpl	r0, #2
 8009e8c:	4770      	bx	lr
 8009e8e:	b298      	uxth	r0, r3
 8009e90:	b9b0      	cbnz	r0, 8009ec0 <__lo0bits+0x54>
 8009e92:	0c1b      	lsrs	r3, r3, #16
 8009e94:	2010      	movs	r0, #16
 8009e96:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009e9a:	bf04      	itt	eq
 8009e9c:	0a1b      	lsreq	r3, r3, #8
 8009e9e:	3008      	addeq	r0, #8
 8009ea0:	071a      	lsls	r2, r3, #28
 8009ea2:	bf04      	itt	eq
 8009ea4:	091b      	lsreq	r3, r3, #4
 8009ea6:	3004      	addeq	r0, #4
 8009ea8:	079a      	lsls	r2, r3, #30
 8009eaa:	bf04      	itt	eq
 8009eac:	089b      	lsreq	r3, r3, #2
 8009eae:	3002      	addeq	r0, #2
 8009eb0:	07da      	lsls	r2, r3, #31
 8009eb2:	d403      	bmi.n	8009ebc <__lo0bits+0x50>
 8009eb4:	085b      	lsrs	r3, r3, #1
 8009eb6:	f100 0001 	add.w	r0, r0, #1
 8009eba:	d005      	beq.n	8009ec8 <__lo0bits+0x5c>
 8009ebc:	600b      	str	r3, [r1, #0]
 8009ebe:	4770      	bx	lr
 8009ec0:	4610      	mov	r0, r2
 8009ec2:	e7e8      	b.n	8009e96 <__lo0bits+0x2a>
 8009ec4:	2000      	movs	r0, #0
 8009ec6:	4770      	bx	lr
 8009ec8:	2020      	movs	r0, #32
 8009eca:	4770      	bx	lr

08009ecc <__i2b>:
 8009ecc:	b510      	push	{r4, lr}
 8009ece:	460c      	mov	r4, r1
 8009ed0:	2101      	movs	r1, #1
 8009ed2:	f7ff feb5 	bl	8009c40 <_Balloc>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	b928      	cbnz	r0, 8009ee6 <__i2b+0x1a>
 8009eda:	4b05      	ldr	r3, [pc, #20]	; (8009ef0 <__i2b+0x24>)
 8009edc:	4805      	ldr	r0, [pc, #20]	; (8009ef4 <__i2b+0x28>)
 8009ede:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009ee2:	f001 f9c9 	bl	800b278 <__assert_func>
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	6144      	str	r4, [r0, #20]
 8009eea:	6103      	str	r3, [r0, #16]
 8009eec:	bd10      	pop	{r4, pc}
 8009eee:	bf00      	nop
 8009ef0:	0800c644 	.word	0x0800c644
 8009ef4:	0800c6d4 	.word	0x0800c6d4

08009ef8 <__multiply>:
 8009ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efc:	4614      	mov	r4, r2
 8009efe:	690a      	ldr	r2, [r1, #16]
 8009f00:	6923      	ldr	r3, [r4, #16]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	bfb8      	it	lt
 8009f06:	460b      	movlt	r3, r1
 8009f08:	460d      	mov	r5, r1
 8009f0a:	bfbc      	itt	lt
 8009f0c:	4625      	movlt	r5, r4
 8009f0e:	461c      	movlt	r4, r3
 8009f10:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009f14:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009f18:	68ab      	ldr	r3, [r5, #8]
 8009f1a:	6869      	ldr	r1, [r5, #4]
 8009f1c:	eb0a 0709 	add.w	r7, sl, r9
 8009f20:	42bb      	cmp	r3, r7
 8009f22:	b085      	sub	sp, #20
 8009f24:	bfb8      	it	lt
 8009f26:	3101      	addlt	r1, #1
 8009f28:	f7ff fe8a 	bl	8009c40 <_Balloc>
 8009f2c:	b930      	cbnz	r0, 8009f3c <__multiply+0x44>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	4b42      	ldr	r3, [pc, #264]	; (800a03c <__multiply+0x144>)
 8009f32:	4843      	ldr	r0, [pc, #268]	; (800a040 <__multiply+0x148>)
 8009f34:	f240 115d 	movw	r1, #349	; 0x15d
 8009f38:	f001 f99e 	bl	800b278 <__assert_func>
 8009f3c:	f100 0614 	add.w	r6, r0, #20
 8009f40:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009f44:	4633      	mov	r3, r6
 8009f46:	2200      	movs	r2, #0
 8009f48:	4543      	cmp	r3, r8
 8009f4a:	d31e      	bcc.n	8009f8a <__multiply+0x92>
 8009f4c:	f105 0c14 	add.w	ip, r5, #20
 8009f50:	f104 0314 	add.w	r3, r4, #20
 8009f54:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009f58:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009f5c:	9202      	str	r2, [sp, #8]
 8009f5e:	ebac 0205 	sub.w	r2, ip, r5
 8009f62:	3a15      	subs	r2, #21
 8009f64:	f022 0203 	bic.w	r2, r2, #3
 8009f68:	3204      	adds	r2, #4
 8009f6a:	f105 0115 	add.w	r1, r5, #21
 8009f6e:	458c      	cmp	ip, r1
 8009f70:	bf38      	it	cc
 8009f72:	2204      	movcc	r2, #4
 8009f74:	9201      	str	r2, [sp, #4]
 8009f76:	9a02      	ldr	r2, [sp, #8]
 8009f78:	9303      	str	r3, [sp, #12]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d808      	bhi.n	8009f90 <__multiply+0x98>
 8009f7e:	2f00      	cmp	r7, #0
 8009f80:	dc55      	bgt.n	800a02e <__multiply+0x136>
 8009f82:	6107      	str	r7, [r0, #16]
 8009f84:	b005      	add	sp, #20
 8009f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f8a:	f843 2b04 	str.w	r2, [r3], #4
 8009f8e:	e7db      	b.n	8009f48 <__multiply+0x50>
 8009f90:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f94:	f1ba 0f00 	cmp.w	sl, #0
 8009f98:	d020      	beq.n	8009fdc <__multiply+0xe4>
 8009f9a:	f105 0e14 	add.w	lr, r5, #20
 8009f9e:	46b1      	mov	r9, r6
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009fa6:	f8d9 b000 	ldr.w	fp, [r9]
 8009faa:	b2a1      	uxth	r1, r4
 8009fac:	fa1f fb8b 	uxth.w	fp, fp
 8009fb0:	fb0a b101 	mla	r1, sl, r1, fp
 8009fb4:	4411      	add	r1, r2
 8009fb6:	f8d9 2000 	ldr.w	r2, [r9]
 8009fba:	0c24      	lsrs	r4, r4, #16
 8009fbc:	0c12      	lsrs	r2, r2, #16
 8009fbe:	fb0a 2404 	mla	r4, sl, r4, r2
 8009fc2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009fc6:	b289      	uxth	r1, r1
 8009fc8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009fcc:	45f4      	cmp	ip, lr
 8009fce:	f849 1b04 	str.w	r1, [r9], #4
 8009fd2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009fd6:	d8e4      	bhi.n	8009fa2 <__multiply+0xaa>
 8009fd8:	9901      	ldr	r1, [sp, #4]
 8009fda:	5072      	str	r2, [r6, r1]
 8009fdc:	9a03      	ldr	r2, [sp, #12]
 8009fde:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009fe2:	3304      	adds	r3, #4
 8009fe4:	f1b9 0f00 	cmp.w	r9, #0
 8009fe8:	d01f      	beq.n	800a02a <__multiply+0x132>
 8009fea:	6834      	ldr	r4, [r6, #0]
 8009fec:	f105 0114 	add.w	r1, r5, #20
 8009ff0:	46b6      	mov	lr, r6
 8009ff2:	f04f 0a00 	mov.w	sl, #0
 8009ff6:	880a      	ldrh	r2, [r1, #0]
 8009ff8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009ffc:	fb09 b202 	mla	r2, r9, r2, fp
 800a000:	4492      	add	sl, r2
 800a002:	b2a4      	uxth	r4, r4
 800a004:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a008:	f84e 4b04 	str.w	r4, [lr], #4
 800a00c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a010:	f8be 2000 	ldrh.w	r2, [lr]
 800a014:	0c24      	lsrs	r4, r4, #16
 800a016:	fb09 2404 	mla	r4, r9, r4, r2
 800a01a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a01e:	458c      	cmp	ip, r1
 800a020:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a024:	d8e7      	bhi.n	8009ff6 <__multiply+0xfe>
 800a026:	9a01      	ldr	r2, [sp, #4]
 800a028:	50b4      	str	r4, [r6, r2]
 800a02a:	3604      	adds	r6, #4
 800a02c:	e7a3      	b.n	8009f76 <__multiply+0x7e>
 800a02e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1a5      	bne.n	8009f82 <__multiply+0x8a>
 800a036:	3f01      	subs	r7, #1
 800a038:	e7a1      	b.n	8009f7e <__multiply+0x86>
 800a03a:	bf00      	nop
 800a03c:	0800c644 	.word	0x0800c644
 800a040:	0800c6d4 	.word	0x0800c6d4

0800a044 <__pow5mult>:
 800a044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a048:	4615      	mov	r5, r2
 800a04a:	f012 0203 	ands.w	r2, r2, #3
 800a04e:	4606      	mov	r6, r0
 800a050:	460f      	mov	r7, r1
 800a052:	d007      	beq.n	800a064 <__pow5mult+0x20>
 800a054:	4c25      	ldr	r4, [pc, #148]	; (800a0ec <__pow5mult+0xa8>)
 800a056:	3a01      	subs	r2, #1
 800a058:	2300      	movs	r3, #0
 800a05a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a05e:	f7ff fe51 	bl	8009d04 <__multadd>
 800a062:	4607      	mov	r7, r0
 800a064:	10ad      	asrs	r5, r5, #2
 800a066:	d03d      	beq.n	800a0e4 <__pow5mult+0xa0>
 800a068:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a06a:	b97c      	cbnz	r4, 800a08c <__pow5mult+0x48>
 800a06c:	2010      	movs	r0, #16
 800a06e:	f7ff fdbf 	bl	8009bf0 <malloc>
 800a072:	4602      	mov	r2, r0
 800a074:	6270      	str	r0, [r6, #36]	; 0x24
 800a076:	b928      	cbnz	r0, 800a084 <__pow5mult+0x40>
 800a078:	4b1d      	ldr	r3, [pc, #116]	; (800a0f0 <__pow5mult+0xac>)
 800a07a:	481e      	ldr	r0, [pc, #120]	; (800a0f4 <__pow5mult+0xb0>)
 800a07c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a080:	f001 f8fa 	bl	800b278 <__assert_func>
 800a084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a088:	6004      	str	r4, [r0, #0]
 800a08a:	60c4      	str	r4, [r0, #12]
 800a08c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a094:	b94c      	cbnz	r4, 800a0aa <__pow5mult+0x66>
 800a096:	f240 2171 	movw	r1, #625	; 0x271
 800a09a:	4630      	mov	r0, r6
 800a09c:	f7ff ff16 	bl	8009ecc <__i2b>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	6003      	str	r3, [r0, #0]
 800a0aa:	f04f 0900 	mov.w	r9, #0
 800a0ae:	07eb      	lsls	r3, r5, #31
 800a0b0:	d50a      	bpl.n	800a0c8 <__pow5mult+0x84>
 800a0b2:	4639      	mov	r1, r7
 800a0b4:	4622      	mov	r2, r4
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	f7ff ff1e 	bl	8009ef8 <__multiply>
 800a0bc:	4639      	mov	r1, r7
 800a0be:	4680      	mov	r8, r0
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7ff fdfd 	bl	8009cc0 <_Bfree>
 800a0c6:	4647      	mov	r7, r8
 800a0c8:	106d      	asrs	r5, r5, #1
 800a0ca:	d00b      	beq.n	800a0e4 <__pow5mult+0xa0>
 800a0cc:	6820      	ldr	r0, [r4, #0]
 800a0ce:	b938      	cbnz	r0, 800a0e0 <__pow5mult+0x9c>
 800a0d0:	4622      	mov	r2, r4
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f7ff ff0f 	bl	8009ef8 <__multiply>
 800a0da:	6020      	str	r0, [r4, #0]
 800a0dc:	f8c0 9000 	str.w	r9, [r0]
 800a0e0:	4604      	mov	r4, r0
 800a0e2:	e7e4      	b.n	800a0ae <__pow5mult+0x6a>
 800a0e4:	4638      	mov	r0, r7
 800a0e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ea:	bf00      	nop
 800a0ec:	0800c828 	.word	0x0800c828
 800a0f0:	0800c5ce 	.word	0x0800c5ce
 800a0f4:	0800c6d4 	.word	0x0800c6d4

0800a0f8 <__lshift>:
 800a0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	6849      	ldr	r1, [r1, #4]
 800a100:	6923      	ldr	r3, [r4, #16]
 800a102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a106:	68a3      	ldr	r3, [r4, #8]
 800a108:	4607      	mov	r7, r0
 800a10a:	4691      	mov	r9, r2
 800a10c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a110:	f108 0601 	add.w	r6, r8, #1
 800a114:	42b3      	cmp	r3, r6
 800a116:	db0b      	blt.n	800a130 <__lshift+0x38>
 800a118:	4638      	mov	r0, r7
 800a11a:	f7ff fd91 	bl	8009c40 <_Balloc>
 800a11e:	4605      	mov	r5, r0
 800a120:	b948      	cbnz	r0, 800a136 <__lshift+0x3e>
 800a122:	4602      	mov	r2, r0
 800a124:	4b28      	ldr	r3, [pc, #160]	; (800a1c8 <__lshift+0xd0>)
 800a126:	4829      	ldr	r0, [pc, #164]	; (800a1cc <__lshift+0xd4>)
 800a128:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a12c:	f001 f8a4 	bl	800b278 <__assert_func>
 800a130:	3101      	adds	r1, #1
 800a132:	005b      	lsls	r3, r3, #1
 800a134:	e7ee      	b.n	800a114 <__lshift+0x1c>
 800a136:	2300      	movs	r3, #0
 800a138:	f100 0114 	add.w	r1, r0, #20
 800a13c:	f100 0210 	add.w	r2, r0, #16
 800a140:	4618      	mov	r0, r3
 800a142:	4553      	cmp	r3, sl
 800a144:	db33      	blt.n	800a1ae <__lshift+0xb6>
 800a146:	6920      	ldr	r0, [r4, #16]
 800a148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a14c:	f104 0314 	add.w	r3, r4, #20
 800a150:	f019 091f 	ands.w	r9, r9, #31
 800a154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a158:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a15c:	d02b      	beq.n	800a1b6 <__lshift+0xbe>
 800a15e:	f1c9 0e20 	rsb	lr, r9, #32
 800a162:	468a      	mov	sl, r1
 800a164:	2200      	movs	r2, #0
 800a166:	6818      	ldr	r0, [r3, #0]
 800a168:	fa00 f009 	lsl.w	r0, r0, r9
 800a16c:	4302      	orrs	r2, r0
 800a16e:	f84a 2b04 	str.w	r2, [sl], #4
 800a172:	f853 2b04 	ldr.w	r2, [r3], #4
 800a176:	459c      	cmp	ip, r3
 800a178:	fa22 f20e 	lsr.w	r2, r2, lr
 800a17c:	d8f3      	bhi.n	800a166 <__lshift+0x6e>
 800a17e:	ebac 0304 	sub.w	r3, ip, r4
 800a182:	3b15      	subs	r3, #21
 800a184:	f023 0303 	bic.w	r3, r3, #3
 800a188:	3304      	adds	r3, #4
 800a18a:	f104 0015 	add.w	r0, r4, #21
 800a18e:	4584      	cmp	ip, r0
 800a190:	bf38      	it	cc
 800a192:	2304      	movcc	r3, #4
 800a194:	50ca      	str	r2, [r1, r3]
 800a196:	b10a      	cbz	r2, 800a19c <__lshift+0xa4>
 800a198:	f108 0602 	add.w	r6, r8, #2
 800a19c:	3e01      	subs	r6, #1
 800a19e:	4638      	mov	r0, r7
 800a1a0:	612e      	str	r6, [r5, #16]
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	f7ff fd8c 	bl	8009cc0 <_Bfree>
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	e7c5      	b.n	800a142 <__lshift+0x4a>
 800a1b6:	3904      	subs	r1, #4
 800a1b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1c0:	459c      	cmp	ip, r3
 800a1c2:	d8f9      	bhi.n	800a1b8 <__lshift+0xc0>
 800a1c4:	e7ea      	b.n	800a19c <__lshift+0xa4>
 800a1c6:	bf00      	nop
 800a1c8:	0800c644 	.word	0x0800c644
 800a1cc:	0800c6d4 	.word	0x0800c6d4

0800a1d0 <__mcmp>:
 800a1d0:	b530      	push	{r4, r5, lr}
 800a1d2:	6902      	ldr	r2, [r0, #16]
 800a1d4:	690c      	ldr	r4, [r1, #16]
 800a1d6:	1b12      	subs	r2, r2, r4
 800a1d8:	d10e      	bne.n	800a1f8 <__mcmp+0x28>
 800a1da:	f100 0314 	add.w	r3, r0, #20
 800a1de:	3114      	adds	r1, #20
 800a1e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a1e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a1e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a1ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a1f0:	42a5      	cmp	r5, r4
 800a1f2:	d003      	beq.n	800a1fc <__mcmp+0x2c>
 800a1f4:	d305      	bcc.n	800a202 <__mcmp+0x32>
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	4610      	mov	r0, r2
 800a1fa:	bd30      	pop	{r4, r5, pc}
 800a1fc:	4283      	cmp	r3, r0
 800a1fe:	d3f3      	bcc.n	800a1e8 <__mcmp+0x18>
 800a200:	e7fa      	b.n	800a1f8 <__mcmp+0x28>
 800a202:	f04f 32ff 	mov.w	r2, #4294967295
 800a206:	e7f7      	b.n	800a1f8 <__mcmp+0x28>

0800a208 <__mdiff>:
 800a208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a20c:	460c      	mov	r4, r1
 800a20e:	4606      	mov	r6, r0
 800a210:	4611      	mov	r1, r2
 800a212:	4620      	mov	r0, r4
 800a214:	4617      	mov	r7, r2
 800a216:	f7ff ffdb 	bl	800a1d0 <__mcmp>
 800a21a:	1e05      	subs	r5, r0, #0
 800a21c:	d110      	bne.n	800a240 <__mdiff+0x38>
 800a21e:	4629      	mov	r1, r5
 800a220:	4630      	mov	r0, r6
 800a222:	f7ff fd0d 	bl	8009c40 <_Balloc>
 800a226:	b930      	cbnz	r0, 800a236 <__mdiff+0x2e>
 800a228:	4b39      	ldr	r3, [pc, #228]	; (800a310 <__mdiff+0x108>)
 800a22a:	4602      	mov	r2, r0
 800a22c:	f240 2132 	movw	r1, #562	; 0x232
 800a230:	4838      	ldr	r0, [pc, #224]	; (800a314 <__mdiff+0x10c>)
 800a232:	f001 f821 	bl	800b278 <__assert_func>
 800a236:	2301      	movs	r3, #1
 800a238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a23c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a240:	bfa4      	itt	ge
 800a242:	463b      	movge	r3, r7
 800a244:	4627      	movge	r7, r4
 800a246:	4630      	mov	r0, r6
 800a248:	6879      	ldr	r1, [r7, #4]
 800a24a:	bfa6      	itte	ge
 800a24c:	461c      	movge	r4, r3
 800a24e:	2500      	movge	r5, #0
 800a250:	2501      	movlt	r5, #1
 800a252:	f7ff fcf5 	bl	8009c40 <_Balloc>
 800a256:	b920      	cbnz	r0, 800a262 <__mdiff+0x5a>
 800a258:	4b2d      	ldr	r3, [pc, #180]	; (800a310 <__mdiff+0x108>)
 800a25a:	4602      	mov	r2, r0
 800a25c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a260:	e7e6      	b.n	800a230 <__mdiff+0x28>
 800a262:	693e      	ldr	r6, [r7, #16]
 800a264:	60c5      	str	r5, [r0, #12]
 800a266:	6925      	ldr	r5, [r4, #16]
 800a268:	f107 0114 	add.w	r1, r7, #20
 800a26c:	f104 0914 	add.w	r9, r4, #20
 800a270:	f100 0e14 	add.w	lr, r0, #20
 800a274:	f107 0210 	add.w	r2, r7, #16
 800a278:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a27c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a280:	46f2      	mov	sl, lr
 800a282:	2700      	movs	r7, #0
 800a284:	f859 3b04 	ldr.w	r3, [r9], #4
 800a288:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a28c:	fa1f f883 	uxth.w	r8, r3
 800a290:	fa17 f78b 	uxtah	r7, r7, fp
 800a294:	0c1b      	lsrs	r3, r3, #16
 800a296:	eba7 0808 	sub.w	r8, r7, r8
 800a29a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a29e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a2a2:	fa1f f888 	uxth.w	r8, r8
 800a2a6:	141f      	asrs	r7, r3, #16
 800a2a8:	454d      	cmp	r5, r9
 800a2aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a2ae:	f84a 3b04 	str.w	r3, [sl], #4
 800a2b2:	d8e7      	bhi.n	800a284 <__mdiff+0x7c>
 800a2b4:	1b2b      	subs	r3, r5, r4
 800a2b6:	3b15      	subs	r3, #21
 800a2b8:	f023 0303 	bic.w	r3, r3, #3
 800a2bc:	3304      	adds	r3, #4
 800a2be:	3415      	adds	r4, #21
 800a2c0:	42a5      	cmp	r5, r4
 800a2c2:	bf38      	it	cc
 800a2c4:	2304      	movcc	r3, #4
 800a2c6:	4419      	add	r1, r3
 800a2c8:	4473      	add	r3, lr
 800a2ca:	469e      	mov	lr, r3
 800a2cc:	460d      	mov	r5, r1
 800a2ce:	4565      	cmp	r5, ip
 800a2d0:	d30e      	bcc.n	800a2f0 <__mdiff+0xe8>
 800a2d2:	f10c 0203 	add.w	r2, ip, #3
 800a2d6:	1a52      	subs	r2, r2, r1
 800a2d8:	f022 0203 	bic.w	r2, r2, #3
 800a2dc:	3903      	subs	r1, #3
 800a2de:	458c      	cmp	ip, r1
 800a2e0:	bf38      	it	cc
 800a2e2:	2200      	movcc	r2, #0
 800a2e4:	441a      	add	r2, r3
 800a2e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a2ea:	b17b      	cbz	r3, 800a30c <__mdiff+0x104>
 800a2ec:	6106      	str	r6, [r0, #16]
 800a2ee:	e7a5      	b.n	800a23c <__mdiff+0x34>
 800a2f0:	f855 8b04 	ldr.w	r8, [r5], #4
 800a2f4:	fa17 f488 	uxtah	r4, r7, r8
 800a2f8:	1422      	asrs	r2, r4, #16
 800a2fa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a2fe:	b2a4      	uxth	r4, r4
 800a300:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a304:	f84e 4b04 	str.w	r4, [lr], #4
 800a308:	1417      	asrs	r7, r2, #16
 800a30a:	e7e0      	b.n	800a2ce <__mdiff+0xc6>
 800a30c:	3e01      	subs	r6, #1
 800a30e:	e7ea      	b.n	800a2e6 <__mdiff+0xde>
 800a310:	0800c644 	.word	0x0800c644
 800a314:	0800c6d4 	.word	0x0800c6d4

0800a318 <__ulp>:
 800a318:	b082      	sub	sp, #8
 800a31a:	ed8d 0b00 	vstr	d0, [sp]
 800a31e:	9b01      	ldr	r3, [sp, #4]
 800a320:	4912      	ldr	r1, [pc, #72]	; (800a36c <__ulp+0x54>)
 800a322:	4019      	ands	r1, r3
 800a324:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a328:	2900      	cmp	r1, #0
 800a32a:	dd05      	ble.n	800a338 <__ulp+0x20>
 800a32c:	2200      	movs	r2, #0
 800a32e:	460b      	mov	r3, r1
 800a330:	ec43 2b10 	vmov	d0, r2, r3
 800a334:	b002      	add	sp, #8
 800a336:	4770      	bx	lr
 800a338:	4249      	negs	r1, r1
 800a33a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a33e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a342:	f04f 0200 	mov.w	r2, #0
 800a346:	f04f 0300 	mov.w	r3, #0
 800a34a:	da04      	bge.n	800a356 <__ulp+0x3e>
 800a34c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a350:	fa41 f300 	asr.w	r3, r1, r0
 800a354:	e7ec      	b.n	800a330 <__ulp+0x18>
 800a356:	f1a0 0114 	sub.w	r1, r0, #20
 800a35a:	291e      	cmp	r1, #30
 800a35c:	bfda      	itte	le
 800a35e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a362:	fa20 f101 	lsrle.w	r1, r0, r1
 800a366:	2101      	movgt	r1, #1
 800a368:	460a      	mov	r2, r1
 800a36a:	e7e1      	b.n	800a330 <__ulp+0x18>
 800a36c:	7ff00000 	.word	0x7ff00000

0800a370 <__b2d>:
 800a370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a372:	6905      	ldr	r5, [r0, #16]
 800a374:	f100 0714 	add.w	r7, r0, #20
 800a378:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a37c:	1f2e      	subs	r6, r5, #4
 800a37e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a382:	4620      	mov	r0, r4
 800a384:	f7ff fd52 	bl	8009e2c <__hi0bits>
 800a388:	f1c0 0320 	rsb	r3, r0, #32
 800a38c:	280a      	cmp	r0, #10
 800a38e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a40c <__b2d+0x9c>
 800a392:	600b      	str	r3, [r1, #0]
 800a394:	dc14      	bgt.n	800a3c0 <__b2d+0x50>
 800a396:	f1c0 0e0b 	rsb	lr, r0, #11
 800a39a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a39e:	42b7      	cmp	r7, r6
 800a3a0:	ea41 030c 	orr.w	r3, r1, ip
 800a3a4:	bf34      	ite	cc
 800a3a6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a3aa:	2100      	movcs	r1, #0
 800a3ac:	3015      	adds	r0, #21
 800a3ae:	fa04 f000 	lsl.w	r0, r4, r0
 800a3b2:	fa21 f10e 	lsr.w	r1, r1, lr
 800a3b6:	ea40 0201 	orr.w	r2, r0, r1
 800a3ba:	ec43 2b10 	vmov	d0, r2, r3
 800a3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3c0:	42b7      	cmp	r7, r6
 800a3c2:	bf3a      	itte	cc
 800a3c4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a3c8:	f1a5 0608 	subcc.w	r6, r5, #8
 800a3cc:	2100      	movcs	r1, #0
 800a3ce:	380b      	subs	r0, #11
 800a3d0:	d017      	beq.n	800a402 <__b2d+0x92>
 800a3d2:	f1c0 0c20 	rsb	ip, r0, #32
 800a3d6:	fa04 f500 	lsl.w	r5, r4, r0
 800a3da:	42be      	cmp	r6, r7
 800a3dc:	fa21 f40c 	lsr.w	r4, r1, ip
 800a3e0:	ea45 0504 	orr.w	r5, r5, r4
 800a3e4:	bf8c      	ite	hi
 800a3e6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a3ea:	2400      	movls	r4, #0
 800a3ec:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a3f0:	fa01 f000 	lsl.w	r0, r1, r0
 800a3f4:	fa24 f40c 	lsr.w	r4, r4, ip
 800a3f8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a3fc:	ea40 0204 	orr.w	r2, r0, r4
 800a400:	e7db      	b.n	800a3ba <__b2d+0x4a>
 800a402:	ea44 030c 	orr.w	r3, r4, ip
 800a406:	460a      	mov	r2, r1
 800a408:	e7d7      	b.n	800a3ba <__b2d+0x4a>
 800a40a:	bf00      	nop
 800a40c:	3ff00000 	.word	0x3ff00000

0800a410 <__d2b>:
 800a410:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a414:	4689      	mov	r9, r1
 800a416:	2101      	movs	r1, #1
 800a418:	ec57 6b10 	vmov	r6, r7, d0
 800a41c:	4690      	mov	r8, r2
 800a41e:	f7ff fc0f 	bl	8009c40 <_Balloc>
 800a422:	4604      	mov	r4, r0
 800a424:	b930      	cbnz	r0, 800a434 <__d2b+0x24>
 800a426:	4602      	mov	r2, r0
 800a428:	4b25      	ldr	r3, [pc, #148]	; (800a4c0 <__d2b+0xb0>)
 800a42a:	4826      	ldr	r0, [pc, #152]	; (800a4c4 <__d2b+0xb4>)
 800a42c:	f240 310a 	movw	r1, #778	; 0x30a
 800a430:	f000 ff22 	bl	800b278 <__assert_func>
 800a434:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a438:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a43c:	bb35      	cbnz	r5, 800a48c <__d2b+0x7c>
 800a43e:	2e00      	cmp	r6, #0
 800a440:	9301      	str	r3, [sp, #4]
 800a442:	d028      	beq.n	800a496 <__d2b+0x86>
 800a444:	4668      	mov	r0, sp
 800a446:	9600      	str	r6, [sp, #0]
 800a448:	f7ff fd10 	bl	8009e6c <__lo0bits>
 800a44c:	9900      	ldr	r1, [sp, #0]
 800a44e:	b300      	cbz	r0, 800a492 <__d2b+0x82>
 800a450:	9a01      	ldr	r2, [sp, #4]
 800a452:	f1c0 0320 	rsb	r3, r0, #32
 800a456:	fa02 f303 	lsl.w	r3, r2, r3
 800a45a:	430b      	orrs	r3, r1
 800a45c:	40c2      	lsrs	r2, r0
 800a45e:	6163      	str	r3, [r4, #20]
 800a460:	9201      	str	r2, [sp, #4]
 800a462:	9b01      	ldr	r3, [sp, #4]
 800a464:	61a3      	str	r3, [r4, #24]
 800a466:	2b00      	cmp	r3, #0
 800a468:	bf14      	ite	ne
 800a46a:	2202      	movne	r2, #2
 800a46c:	2201      	moveq	r2, #1
 800a46e:	6122      	str	r2, [r4, #16]
 800a470:	b1d5      	cbz	r5, 800a4a8 <__d2b+0x98>
 800a472:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a476:	4405      	add	r5, r0
 800a478:	f8c9 5000 	str.w	r5, [r9]
 800a47c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a480:	f8c8 0000 	str.w	r0, [r8]
 800a484:	4620      	mov	r0, r4
 800a486:	b003      	add	sp, #12
 800a488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a48c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a490:	e7d5      	b.n	800a43e <__d2b+0x2e>
 800a492:	6161      	str	r1, [r4, #20]
 800a494:	e7e5      	b.n	800a462 <__d2b+0x52>
 800a496:	a801      	add	r0, sp, #4
 800a498:	f7ff fce8 	bl	8009e6c <__lo0bits>
 800a49c:	9b01      	ldr	r3, [sp, #4]
 800a49e:	6163      	str	r3, [r4, #20]
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	6122      	str	r2, [r4, #16]
 800a4a4:	3020      	adds	r0, #32
 800a4a6:	e7e3      	b.n	800a470 <__d2b+0x60>
 800a4a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a4b0:	f8c9 0000 	str.w	r0, [r9]
 800a4b4:	6918      	ldr	r0, [r3, #16]
 800a4b6:	f7ff fcb9 	bl	8009e2c <__hi0bits>
 800a4ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4be:	e7df      	b.n	800a480 <__d2b+0x70>
 800a4c0:	0800c644 	.word	0x0800c644
 800a4c4:	0800c6d4 	.word	0x0800c6d4

0800a4c8 <__ratio>:
 800a4c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4cc:	468a      	mov	sl, r1
 800a4ce:	4669      	mov	r1, sp
 800a4d0:	4683      	mov	fp, r0
 800a4d2:	f7ff ff4d 	bl	800a370 <__b2d>
 800a4d6:	a901      	add	r1, sp, #4
 800a4d8:	4650      	mov	r0, sl
 800a4da:	ec59 8b10 	vmov	r8, r9, d0
 800a4de:	ee10 6a10 	vmov	r6, s0
 800a4e2:	f7ff ff45 	bl	800a370 <__b2d>
 800a4e6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a4ea:	f8da 2010 	ldr.w	r2, [sl, #16]
 800a4ee:	eba3 0c02 	sub.w	ip, r3, r2
 800a4f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a4f6:	1a9b      	subs	r3, r3, r2
 800a4f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a4fc:	ec55 4b10 	vmov	r4, r5, d0
 800a500:	2b00      	cmp	r3, #0
 800a502:	ee10 0a10 	vmov	r0, s0
 800a506:	bfce      	itee	gt
 800a508:	464a      	movgt	r2, r9
 800a50a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a50e:	462a      	movle	r2, r5
 800a510:	464f      	mov	r7, r9
 800a512:	4629      	mov	r1, r5
 800a514:	bfcc      	ite	gt
 800a516:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a51a:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a51e:	ec47 6b17 	vmov	d7, r6, r7
 800a522:	ec41 0b16 	vmov	d6, r0, r1
 800a526:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800a52a:	b003      	add	sp, #12
 800a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a530 <__copybits>:
 800a530:	3901      	subs	r1, #1
 800a532:	b570      	push	{r4, r5, r6, lr}
 800a534:	1149      	asrs	r1, r1, #5
 800a536:	6914      	ldr	r4, [r2, #16]
 800a538:	3101      	adds	r1, #1
 800a53a:	f102 0314 	add.w	r3, r2, #20
 800a53e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a542:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a546:	1f05      	subs	r5, r0, #4
 800a548:	42a3      	cmp	r3, r4
 800a54a:	d30c      	bcc.n	800a566 <__copybits+0x36>
 800a54c:	1aa3      	subs	r3, r4, r2
 800a54e:	3b11      	subs	r3, #17
 800a550:	f023 0303 	bic.w	r3, r3, #3
 800a554:	3211      	adds	r2, #17
 800a556:	42a2      	cmp	r2, r4
 800a558:	bf88      	it	hi
 800a55a:	2300      	movhi	r3, #0
 800a55c:	4418      	add	r0, r3
 800a55e:	2300      	movs	r3, #0
 800a560:	4288      	cmp	r0, r1
 800a562:	d305      	bcc.n	800a570 <__copybits+0x40>
 800a564:	bd70      	pop	{r4, r5, r6, pc}
 800a566:	f853 6b04 	ldr.w	r6, [r3], #4
 800a56a:	f845 6f04 	str.w	r6, [r5, #4]!
 800a56e:	e7eb      	b.n	800a548 <__copybits+0x18>
 800a570:	f840 3b04 	str.w	r3, [r0], #4
 800a574:	e7f4      	b.n	800a560 <__copybits+0x30>

0800a576 <__any_on>:
 800a576:	f100 0214 	add.w	r2, r0, #20
 800a57a:	6900      	ldr	r0, [r0, #16]
 800a57c:	114b      	asrs	r3, r1, #5
 800a57e:	4298      	cmp	r0, r3
 800a580:	b510      	push	{r4, lr}
 800a582:	db11      	blt.n	800a5a8 <__any_on+0x32>
 800a584:	dd0a      	ble.n	800a59c <__any_on+0x26>
 800a586:	f011 011f 	ands.w	r1, r1, #31
 800a58a:	d007      	beq.n	800a59c <__any_on+0x26>
 800a58c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a590:	fa24 f001 	lsr.w	r0, r4, r1
 800a594:	fa00 f101 	lsl.w	r1, r0, r1
 800a598:	428c      	cmp	r4, r1
 800a59a:	d10b      	bne.n	800a5b4 <__any_on+0x3e>
 800a59c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d803      	bhi.n	800a5ac <__any_on+0x36>
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	bd10      	pop	{r4, pc}
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	e7f7      	b.n	800a59c <__any_on+0x26>
 800a5ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5b0:	2900      	cmp	r1, #0
 800a5b2:	d0f5      	beq.n	800a5a0 <__any_on+0x2a>
 800a5b4:	2001      	movs	r0, #1
 800a5b6:	e7f6      	b.n	800a5a6 <__any_on+0x30>

0800a5b8 <_calloc_r>:
 800a5b8:	b513      	push	{r0, r1, r4, lr}
 800a5ba:	434a      	muls	r2, r1
 800a5bc:	4611      	mov	r1, r2
 800a5be:	9201      	str	r2, [sp, #4]
 800a5c0:	f000 f85a 	bl	800a678 <_malloc_r>
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	b118      	cbz	r0, 800a5d0 <_calloc_r+0x18>
 800a5c8:	9a01      	ldr	r2, [sp, #4]
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	f7fc fbd2 	bl	8006d74 <memset>
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	b002      	add	sp, #8
 800a5d4:	bd10      	pop	{r4, pc}
	...

0800a5d8 <_free_r>:
 800a5d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5da:	2900      	cmp	r1, #0
 800a5dc:	d048      	beq.n	800a670 <_free_r+0x98>
 800a5de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5e2:	9001      	str	r0, [sp, #4]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	f1a1 0404 	sub.w	r4, r1, #4
 800a5ea:	bfb8      	it	lt
 800a5ec:	18e4      	addlt	r4, r4, r3
 800a5ee:	f001 f847 	bl	800b680 <__malloc_lock>
 800a5f2:	4a20      	ldr	r2, [pc, #128]	; (800a674 <_free_r+0x9c>)
 800a5f4:	9801      	ldr	r0, [sp, #4]
 800a5f6:	6813      	ldr	r3, [r2, #0]
 800a5f8:	4615      	mov	r5, r2
 800a5fa:	b933      	cbnz	r3, 800a60a <_free_r+0x32>
 800a5fc:	6063      	str	r3, [r4, #4]
 800a5fe:	6014      	str	r4, [r2, #0]
 800a600:	b003      	add	sp, #12
 800a602:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a606:	f001 b841 	b.w	800b68c <__malloc_unlock>
 800a60a:	42a3      	cmp	r3, r4
 800a60c:	d90b      	bls.n	800a626 <_free_r+0x4e>
 800a60e:	6821      	ldr	r1, [r4, #0]
 800a610:	1862      	adds	r2, r4, r1
 800a612:	4293      	cmp	r3, r2
 800a614:	bf04      	itt	eq
 800a616:	681a      	ldreq	r2, [r3, #0]
 800a618:	685b      	ldreq	r3, [r3, #4]
 800a61a:	6063      	str	r3, [r4, #4]
 800a61c:	bf04      	itt	eq
 800a61e:	1852      	addeq	r2, r2, r1
 800a620:	6022      	streq	r2, [r4, #0]
 800a622:	602c      	str	r4, [r5, #0]
 800a624:	e7ec      	b.n	800a600 <_free_r+0x28>
 800a626:	461a      	mov	r2, r3
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	b10b      	cbz	r3, 800a630 <_free_r+0x58>
 800a62c:	42a3      	cmp	r3, r4
 800a62e:	d9fa      	bls.n	800a626 <_free_r+0x4e>
 800a630:	6811      	ldr	r1, [r2, #0]
 800a632:	1855      	adds	r5, r2, r1
 800a634:	42a5      	cmp	r5, r4
 800a636:	d10b      	bne.n	800a650 <_free_r+0x78>
 800a638:	6824      	ldr	r4, [r4, #0]
 800a63a:	4421      	add	r1, r4
 800a63c:	1854      	adds	r4, r2, r1
 800a63e:	42a3      	cmp	r3, r4
 800a640:	6011      	str	r1, [r2, #0]
 800a642:	d1dd      	bne.n	800a600 <_free_r+0x28>
 800a644:	681c      	ldr	r4, [r3, #0]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	6053      	str	r3, [r2, #4]
 800a64a:	4421      	add	r1, r4
 800a64c:	6011      	str	r1, [r2, #0]
 800a64e:	e7d7      	b.n	800a600 <_free_r+0x28>
 800a650:	d902      	bls.n	800a658 <_free_r+0x80>
 800a652:	230c      	movs	r3, #12
 800a654:	6003      	str	r3, [r0, #0]
 800a656:	e7d3      	b.n	800a600 <_free_r+0x28>
 800a658:	6825      	ldr	r5, [r4, #0]
 800a65a:	1961      	adds	r1, r4, r5
 800a65c:	428b      	cmp	r3, r1
 800a65e:	bf04      	itt	eq
 800a660:	6819      	ldreq	r1, [r3, #0]
 800a662:	685b      	ldreq	r3, [r3, #4]
 800a664:	6063      	str	r3, [r4, #4]
 800a666:	bf04      	itt	eq
 800a668:	1949      	addeq	r1, r1, r5
 800a66a:	6021      	streq	r1, [r4, #0]
 800a66c:	6054      	str	r4, [r2, #4]
 800a66e:	e7c7      	b.n	800a600 <_free_r+0x28>
 800a670:	b003      	add	sp, #12
 800a672:	bd30      	pop	{r4, r5, pc}
 800a674:	20000264 	.word	0x20000264

0800a678 <_malloc_r>:
 800a678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a67a:	1ccd      	adds	r5, r1, #3
 800a67c:	f025 0503 	bic.w	r5, r5, #3
 800a680:	3508      	adds	r5, #8
 800a682:	2d0c      	cmp	r5, #12
 800a684:	bf38      	it	cc
 800a686:	250c      	movcc	r5, #12
 800a688:	2d00      	cmp	r5, #0
 800a68a:	4606      	mov	r6, r0
 800a68c:	db01      	blt.n	800a692 <_malloc_r+0x1a>
 800a68e:	42a9      	cmp	r1, r5
 800a690:	d903      	bls.n	800a69a <_malloc_r+0x22>
 800a692:	230c      	movs	r3, #12
 800a694:	6033      	str	r3, [r6, #0]
 800a696:	2000      	movs	r0, #0
 800a698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a69a:	f000 fff1 	bl	800b680 <__malloc_lock>
 800a69e:	4921      	ldr	r1, [pc, #132]	; (800a724 <_malloc_r+0xac>)
 800a6a0:	680a      	ldr	r2, [r1, #0]
 800a6a2:	4614      	mov	r4, r2
 800a6a4:	b99c      	cbnz	r4, 800a6ce <_malloc_r+0x56>
 800a6a6:	4f20      	ldr	r7, [pc, #128]	; (800a728 <_malloc_r+0xb0>)
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	b923      	cbnz	r3, 800a6b6 <_malloc_r+0x3e>
 800a6ac:	4621      	mov	r1, r4
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f000 fcd2 	bl	800b058 <_sbrk_r>
 800a6b4:	6038      	str	r0, [r7, #0]
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	4630      	mov	r0, r6
 800a6ba:	f000 fccd 	bl	800b058 <_sbrk_r>
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	d123      	bne.n	800a70a <_malloc_r+0x92>
 800a6c2:	230c      	movs	r3, #12
 800a6c4:	6033      	str	r3, [r6, #0]
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	f000 ffe0 	bl	800b68c <__malloc_unlock>
 800a6cc:	e7e3      	b.n	800a696 <_malloc_r+0x1e>
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	1b5b      	subs	r3, r3, r5
 800a6d2:	d417      	bmi.n	800a704 <_malloc_r+0x8c>
 800a6d4:	2b0b      	cmp	r3, #11
 800a6d6:	d903      	bls.n	800a6e0 <_malloc_r+0x68>
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	441c      	add	r4, r3
 800a6dc:	6025      	str	r5, [r4, #0]
 800a6de:	e004      	b.n	800a6ea <_malloc_r+0x72>
 800a6e0:	6863      	ldr	r3, [r4, #4]
 800a6e2:	42a2      	cmp	r2, r4
 800a6e4:	bf0c      	ite	eq
 800a6e6:	600b      	streq	r3, [r1, #0]
 800a6e8:	6053      	strne	r3, [r2, #4]
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f000 ffce 	bl	800b68c <__malloc_unlock>
 800a6f0:	f104 000b 	add.w	r0, r4, #11
 800a6f4:	1d23      	adds	r3, r4, #4
 800a6f6:	f020 0007 	bic.w	r0, r0, #7
 800a6fa:	1ac2      	subs	r2, r0, r3
 800a6fc:	d0cc      	beq.n	800a698 <_malloc_r+0x20>
 800a6fe:	1a1b      	subs	r3, r3, r0
 800a700:	50a3      	str	r3, [r4, r2]
 800a702:	e7c9      	b.n	800a698 <_malloc_r+0x20>
 800a704:	4622      	mov	r2, r4
 800a706:	6864      	ldr	r4, [r4, #4]
 800a708:	e7cc      	b.n	800a6a4 <_malloc_r+0x2c>
 800a70a:	1cc4      	adds	r4, r0, #3
 800a70c:	f024 0403 	bic.w	r4, r4, #3
 800a710:	42a0      	cmp	r0, r4
 800a712:	d0e3      	beq.n	800a6dc <_malloc_r+0x64>
 800a714:	1a21      	subs	r1, r4, r0
 800a716:	4630      	mov	r0, r6
 800a718:	f000 fc9e 	bl	800b058 <_sbrk_r>
 800a71c:	3001      	adds	r0, #1
 800a71e:	d1dd      	bne.n	800a6dc <_malloc_r+0x64>
 800a720:	e7cf      	b.n	800a6c2 <_malloc_r+0x4a>
 800a722:	bf00      	nop
 800a724:	20000264 	.word	0x20000264
 800a728:	20000268 	.word	0x20000268

0800a72c <__ssputs_r>:
 800a72c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a730:	688e      	ldr	r6, [r1, #8]
 800a732:	429e      	cmp	r6, r3
 800a734:	4682      	mov	sl, r0
 800a736:	460c      	mov	r4, r1
 800a738:	4690      	mov	r8, r2
 800a73a:	461f      	mov	r7, r3
 800a73c:	d838      	bhi.n	800a7b0 <__ssputs_r+0x84>
 800a73e:	898a      	ldrh	r2, [r1, #12]
 800a740:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a744:	d032      	beq.n	800a7ac <__ssputs_r+0x80>
 800a746:	6825      	ldr	r5, [r4, #0]
 800a748:	6909      	ldr	r1, [r1, #16]
 800a74a:	eba5 0901 	sub.w	r9, r5, r1
 800a74e:	6965      	ldr	r5, [r4, #20]
 800a750:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a754:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a758:	3301      	adds	r3, #1
 800a75a:	444b      	add	r3, r9
 800a75c:	106d      	asrs	r5, r5, #1
 800a75e:	429d      	cmp	r5, r3
 800a760:	bf38      	it	cc
 800a762:	461d      	movcc	r5, r3
 800a764:	0553      	lsls	r3, r2, #21
 800a766:	d531      	bpl.n	800a7cc <__ssputs_r+0xa0>
 800a768:	4629      	mov	r1, r5
 800a76a:	f7ff ff85 	bl	800a678 <_malloc_r>
 800a76e:	4606      	mov	r6, r0
 800a770:	b950      	cbnz	r0, 800a788 <__ssputs_r+0x5c>
 800a772:	230c      	movs	r3, #12
 800a774:	f8ca 3000 	str.w	r3, [sl]
 800a778:	89a3      	ldrh	r3, [r4, #12]
 800a77a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a77e:	81a3      	strh	r3, [r4, #12]
 800a780:	f04f 30ff 	mov.w	r0, #4294967295
 800a784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a788:	6921      	ldr	r1, [r4, #16]
 800a78a:	464a      	mov	r2, r9
 800a78c:	f7ff fa4a 	bl	8009c24 <memcpy>
 800a790:	89a3      	ldrh	r3, [r4, #12]
 800a792:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a79a:	81a3      	strh	r3, [r4, #12]
 800a79c:	6126      	str	r6, [r4, #16]
 800a79e:	6165      	str	r5, [r4, #20]
 800a7a0:	444e      	add	r6, r9
 800a7a2:	eba5 0509 	sub.w	r5, r5, r9
 800a7a6:	6026      	str	r6, [r4, #0]
 800a7a8:	60a5      	str	r5, [r4, #8]
 800a7aa:	463e      	mov	r6, r7
 800a7ac:	42be      	cmp	r6, r7
 800a7ae:	d900      	bls.n	800a7b2 <__ssputs_r+0x86>
 800a7b0:	463e      	mov	r6, r7
 800a7b2:	4632      	mov	r2, r6
 800a7b4:	6820      	ldr	r0, [r4, #0]
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	f000 ff48 	bl	800b64c <memmove>
 800a7bc:	68a3      	ldr	r3, [r4, #8]
 800a7be:	6822      	ldr	r2, [r4, #0]
 800a7c0:	1b9b      	subs	r3, r3, r6
 800a7c2:	4432      	add	r2, r6
 800a7c4:	60a3      	str	r3, [r4, #8]
 800a7c6:	6022      	str	r2, [r4, #0]
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	e7db      	b.n	800a784 <__ssputs_r+0x58>
 800a7cc:	462a      	mov	r2, r5
 800a7ce:	f000 ff63 	bl	800b698 <_realloc_r>
 800a7d2:	4606      	mov	r6, r0
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	d1e1      	bne.n	800a79c <__ssputs_r+0x70>
 800a7d8:	6921      	ldr	r1, [r4, #16]
 800a7da:	4650      	mov	r0, sl
 800a7dc:	f7ff fefc 	bl	800a5d8 <_free_r>
 800a7e0:	e7c7      	b.n	800a772 <__ssputs_r+0x46>
	...

0800a7e4 <_svfiprintf_r>:
 800a7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e8:	4698      	mov	r8, r3
 800a7ea:	898b      	ldrh	r3, [r1, #12]
 800a7ec:	061b      	lsls	r3, r3, #24
 800a7ee:	b09d      	sub	sp, #116	; 0x74
 800a7f0:	4607      	mov	r7, r0
 800a7f2:	460d      	mov	r5, r1
 800a7f4:	4614      	mov	r4, r2
 800a7f6:	d50e      	bpl.n	800a816 <_svfiprintf_r+0x32>
 800a7f8:	690b      	ldr	r3, [r1, #16]
 800a7fa:	b963      	cbnz	r3, 800a816 <_svfiprintf_r+0x32>
 800a7fc:	2140      	movs	r1, #64	; 0x40
 800a7fe:	f7ff ff3b 	bl	800a678 <_malloc_r>
 800a802:	6028      	str	r0, [r5, #0]
 800a804:	6128      	str	r0, [r5, #16]
 800a806:	b920      	cbnz	r0, 800a812 <_svfiprintf_r+0x2e>
 800a808:	230c      	movs	r3, #12
 800a80a:	603b      	str	r3, [r7, #0]
 800a80c:	f04f 30ff 	mov.w	r0, #4294967295
 800a810:	e0d1      	b.n	800a9b6 <_svfiprintf_r+0x1d2>
 800a812:	2340      	movs	r3, #64	; 0x40
 800a814:	616b      	str	r3, [r5, #20]
 800a816:	2300      	movs	r3, #0
 800a818:	9309      	str	r3, [sp, #36]	; 0x24
 800a81a:	2320      	movs	r3, #32
 800a81c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a820:	f8cd 800c 	str.w	r8, [sp, #12]
 800a824:	2330      	movs	r3, #48	; 0x30
 800a826:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a9d0 <_svfiprintf_r+0x1ec>
 800a82a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a82e:	f04f 0901 	mov.w	r9, #1
 800a832:	4623      	mov	r3, r4
 800a834:	469a      	mov	sl, r3
 800a836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a83a:	b10a      	cbz	r2, 800a840 <_svfiprintf_r+0x5c>
 800a83c:	2a25      	cmp	r2, #37	; 0x25
 800a83e:	d1f9      	bne.n	800a834 <_svfiprintf_r+0x50>
 800a840:	ebba 0b04 	subs.w	fp, sl, r4
 800a844:	d00b      	beq.n	800a85e <_svfiprintf_r+0x7a>
 800a846:	465b      	mov	r3, fp
 800a848:	4622      	mov	r2, r4
 800a84a:	4629      	mov	r1, r5
 800a84c:	4638      	mov	r0, r7
 800a84e:	f7ff ff6d 	bl	800a72c <__ssputs_r>
 800a852:	3001      	adds	r0, #1
 800a854:	f000 80aa 	beq.w	800a9ac <_svfiprintf_r+0x1c8>
 800a858:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a85a:	445a      	add	r2, fp
 800a85c:	9209      	str	r2, [sp, #36]	; 0x24
 800a85e:	f89a 3000 	ldrb.w	r3, [sl]
 800a862:	2b00      	cmp	r3, #0
 800a864:	f000 80a2 	beq.w	800a9ac <_svfiprintf_r+0x1c8>
 800a868:	2300      	movs	r3, #0
 800a86a:	f04f 32ff 	mov.w	r2, #4294967295
 800a86e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a872:	f10a 0a01 	add.w	sl, sl, #1
 800a876:	9304      	str	r3, [sp, #16]
 800a878:	9307      	str	r3, [sp, #28]
 800a87a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a87e:	931a      	str	r3, [sp, #104]	; 0x68
 800a880:	4654      	mov	r4, sl
 800a882:	2205      	movs	r2, #5
 800a884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a888:	4851      	ldr	r0, [pc, #324]	; (800a9d0 <_svfiprintf_r+0x1ec>)
 800a88a:	f7f5 fcf1 	bl	8000270 <memchr>
 800a88e:	9a04      	ldr	r2, [sp, #16]
 800a890:	b9d8      	cbnz	r0, 800a8ca <_svfiprintf_r+0xe6>
 800a892:	06d0      	lsls	r0, r2, #27
 800a894:	bf44      	itt	mi
 800a896:	2320      	movmi	r3, #32
 800a898:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a89c:	0711      	lsls	r1, r2, #28
 800a89e:	bf44      	itt	mi
 800a8a0:	232b      	movmi	r3, #43	; 0x2b
 800a8a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8a6:	f89a 3000 	ldrb.w	r3, [sl]
 800a8aa:	2b2a      	cmp	r3, #42	; 0x2a
 800a8ac:	d015      	beq.n	800a8da <_svfiprintf_r+0xf6>
 800a8ae:	9a07      	ldr	r2, [sp, #28]
 800a8b0:	4654      	mov	r4, sl
 800a8b2:	2000      	movs	r0, #0
 800a8b4:	f04f 0c0a 	mov.w	ip, #10
 800a8b8:	4621      	mov	r1, r4
 800a8ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8be:	3b30      	subs	r3, #48	; 0x30
 800a8c0:	2b09      	cmp	r3, #9
 800a8c2:	d94e      	bls.n	800a962 <_svfiprintf_r+0x17e>
 800a8c4:	b1b0      	cbz	r0, 800a8f4 <_svfiprintf_r+0x110>
 800a8c6:	9207      	str	r2, [sp, #28]
 800a8c8:	e014      	b.n	800a8f4 <_svfiprintf_r+0x110>
 800a8ca:	eba0 0308 	sub.w	r3, r0, r8
 800a8ce:	fa09 f303 	lsl.w	r3, r9, r3
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	9304      	str	r3, [sp, #16]
 800a8d6:	46a2      	mov	sl, r4
 800a8d8:	e7d2      	b.n	800a880 <_svfiprintf_r+0x9c>
 800a8da:	9b03      	ldr	r3, [sp, #12]
 800a8dc:	1d19      	adds	r1, r3, #4
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	9103      	str	r1, [sp, #12]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	bfbb      	ittet	lt
 800a8e6:	425b      	neglt	r3, r3
 800a8e8:	f042 0202 	orrlt.w	r2, r2, #2
 800a8ec:	9307      	strge	r3, [sp, #28]
 800a8ee:	9307      	strlt	r3, [sp, #28]
 800a8f0:	bfb8      	it	lt
 800a8f2:	9204      	strlt	r2, [sp, #16]
 800a8f4:	7823      	ldrb	r3, [r4, #0]
 800a8f6:	2b2e      	cmp	r3, #46	; 0x2e
 800a8f8:	d10c      	bne.n	800a914 <_svfiprintf_r+0x130>
 800a8fa:	7863      	ldrb	r3, [r4, #1]
 800a8fc:	2b2a      	cmp	r3, #42	; 0x2a
 800a8fe:	d135      	bne.n	800a96c <_svfiprintf_r+0x188>
 800a900:	9b03      	ldr	r3, [sp, #12]
 800a902:	1d1a      	adds	r2, r3, #4
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	9203      	str	r2, [sp, #12]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	bfb8      	it	lt
 800a90c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a910:	3402      	adds	r4, #2
 800a912:	9305      	str	r3, [sp, #20]
 800a914:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a9e0 <_svfiprintf_r+0x1fc>
 800a918:	7821      	ldrb	r1, [r4, #0]
 800a91a:	2203      	movs	r2, #3
 800a91c:	4650      	mov	r0, sl
 800a91e:	f7f5 fca7 	bl	8000270 <memchr>
 800a922:	b140      	cbz	r0, 800a936 <_svfiprintf_r+0x152>
 800a924:	2340      	movs	r3, #64	; 0x40
 800a926:	eba0 000a 	sub.w	r0, r0, sl
 800a92a:	fa03 f000 	lsl.w	r0, r3, r0
 800a92e:	9b04      	ldr	r3, [sp, #16]
 800a930:	4303      	orrs	r3, r0
 800a932:	3401      	adds	r4, #1
 800a934:	9304      	str	r3, [sp, #16]
 800a936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a93a:	4826      	ldr	r0, [pc, #152]	; (800a9d4 <_svfiprintf_r+0x1f0>)
 800a93c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a940:	2206      	movs	r2, #6
 800a942:	f7f5 fc95 	bl	8000270 <memchr>
 800a946:	2800      	cmp	r0, #0
 800a948:	d038      	beq.n	800a9bc <_svfiprintf_r+0x1d8>
 800a94a:	4b23      	ldr	r3, [pc, #140]	; (800a9d8 <_svfiprintf_r+0x1f4>)
 800a94c:	bb1b      	cbnz	r3, 800a996 <_svfiprintf_r+0x1b2>
 800a94e:	9b03      	ldr	r3, [sp, #12]
 800a950:	3307      	adds	r3, #7
 800a952:	f023 0307 	bic.w	r3, r3, #7
 800a956:	3308      	adds	r3, #8
 800a958:	9303      	str	r3, [sp, #12]
 800a95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a95c:	4433      	add	r3, r6
 800a95e:	9309      	str	r3, [sp, #36]	; 0x24
 800a960:	e767      	b.n	800a832 <_svfiprintf_r+0x4e>
 800a962:	fb0c 3202 	mla	r2, ip, r2, r3
 800a966:	460c      	mov	r4, r1
 800a968:	2001      	movs	r0, #1
 800a96a:	e7a5      	b.n	800a8b8 <_svfiprintf_r+0xd4>
 800a96c:	2300      	movs	r3, #0
 800a96e:	3401      	adds	r4, #1
 800a970:	9305      	str	r3, [sp, #20]
 800a972:	4619      	mov	r1, r3
 800a974:	f04f 0c0a 	mov.w	ip, #10
 800a978:	4620      	mov	r0, r4
 800a97a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a97e:	3a30      	subs	r2, #48	; 0x30
 800a980:	2a09      	cmp	r2, #9
 800a982:	d903      	bls.n	800a98c <_svfiprintf_r+0x1a8>
 800a984:	2b00      	cmp	r3, #0
 800a986:	d0c5      	beq.n	800a914 <_svfiprintf_r+0x130>
 800a988:	9105      	str	r1, [sp, #20]
 800a98a:	e7c3      	b.n	800a914 <_svfiprintf_r+0x130>
 800a98c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a990:	4604      	mov	r4, r0
 800a992:	2301      	movs	r3, #1
 800a994:	e7f0      	b.n	800a978 <_svfiprintf_r+0x194>
 800a996:	ab03      	add	r3, sp, #12
 800a998:	9300      	str	r3, [sp, #0]
 800a99a:	462a      	mov	r2, r5
 800a99c:	4b0f      	ldr	r3, [pc, #60]	; (800a9dc <_svfiprintf_r+0x1f8>)
 800a99e:	a904      	add	r1, sp, #16
 800a9a0:	4638      	mov	r0, r7
 800a9a2:	f7fc fa81 	bl	8006ea8 <_printf_float>
 800a9a6:	1c42      	adds	r2, r0, #1
 800a9a8:	4606      	mov	r6, r0
 800a9aa:	d1d6      	bne.n	800a95a <_svfiprintf_r+0x176>
 800a9ac:	89ab      	ldrh	r3, [r5, #12]
 800a9ae:	065b      	lsls	r3, r3, #25
 800a9b0:	f53f af2c 	bmi.w	800a80c <_svfiprintf_r+0x28>
 800a9b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9b6:	b01d      	add	sp, #116	; 0x74
 800a9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9bc:	ab03      	add	r3, sp, #12
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	462a      	mov	r2, r5
 800a9c2:	4b06      	ldr	r3, [pc, #24]	; (800a9dc <_svfiprintf_r+0x1f8>)
 800a9c4:	a904      	add	r1, sp, #16
 800a9c6:	4638      	mov	r0, r7
 800a9c8:	f7fc fcfa 	bl	80073c0 <_printf_i>
 800a9cc:	e7eb      	b.n	800a9a6 <_svfiprintf_r+0x1c2>
 800a9ce:	bf00      	nop
 800a9d0:	0800c834 	.word	0x0800c834
 800a9d4:	0800c83e 	.word	0x0800c83e
 800a9d8:	08006ea9 	.word	0x08006ea9
 800a9dc:	0800a72d 	.word	0x0800a72d
 800a9e0:	0800c83a 	.word	0x0800c83a

0800a9e4 <_sungetc_r>:
 800a9e4:	b538      	push	{r3, r4, r5, lr}
 800a9e6:	1c4b      	adds	r3, r1, #1
 800a9e8:	4614      	mov	r4, r2
 800a9ea:	d103      	bne.n	800a9f4 <_sungetc_r+0x10>
 800a9ec:	f04f 35ff 	mov.w	r5, #4294967295
 800a9f0:	4628      	mov	r0, r5
 800a9f2:	bd38      	pop	{r3, r4, r5, pc}
 800a9f4:	8993      	ldrh	r3, [r2, #12]
 800a9f6:	f023 0320 	bic.w	r3, r3, #32
 800a9fa:	8193      	strh	r3, [r2, #12]
 800a9fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a9fe:	6852      	ldr	r2, [r2, #4]
 800aa00:	b2cd      	uxtb	r5, r1
 800aa02:	b18b      	cbz	r3, 800aa28 <_sungetc_r+0x44>
 800aa04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aa06:	4293      	cmp	r3, r2
 800aa08:	dd08      	ble.n	800aa1c <_sungetc_r+0x38>
 800aa0a:	6823      	ldr	r3, [r4, #0]
 800aa0c:	1e5a      	subs	r2, r3, #1
 800aa0e:	6022      	str	r2, [r4, #0]
 800aa10:	f803 5c01 	strb.w	r5, [r3, #-1]
 800aa14:	6863      	ldr	r3, [r4, #4]
 800aa16:	3301      	adds	r3, #1
 800aa18:	6063      	str	r3, [r4, #4]
 800aa1a:	e7e9      	b.n	800a9f0 <_sungetc_r+0xc>
 800aa1c:	4621      	mov	r1, r4
 800aa1e:	f000 fbe3 	bl	800b1e8 <__submore>
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d0f1      	beq.n	800aa0a <_sungetc_r+0x26>
 800aa26:	e7e1      	b.n	800a9ec <_sungetc_r+0x8>
 800aa28:	6921      	ldr	r1, [r4, #16]
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	b151      	cbz	r1, 800aa44 <_sungetc_r+0x60>
 800aa2e:	4299      	cmp	r1, r3
 800aa30:	d208      	bcs.n	800aa44 <_sungetc_r+0x60>
 800aa32:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800aa36:	42a9      	cmp	r1, r5
 800aa38:	d104      	bne.n	800aa44 <_sungetc_r+0x60>
 800aa3a:	3b01      	subs	r3, #1
 800aa3c:	3201      	adds	r2, #1
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	6062      	str	r2, [r4, #4]
 800aa42:	e7d5      	b.n	800a9f0 <_sungetc_r+0xc>
 800aa44:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800aa48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa4c:	6363      	str	r3, [r4, #52]	; 0x34
 800aa4e:	2303      	movs	r3, #3
 800aa50:	63a3      	str	r3, [r4, #56]	; 0x38
 800aa52:	4623      	mov	r3, r4
 800aa54:	f803 5f46 	strb.w	r5, [r3, #70]!
 800aa58:	6023      	str	r3, [r4, #0]
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e7dc      	b.n	800aa18 <_sungetc_r+0x34>

0800aa5e <__ssrefill_r>:
 800aa5e:	b510      	push	{r4, lr}
 800aa60:	460c      	mov	r4, r1
 800aa62:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800aa64:	b169      	cbz	r1, 800aa82 <__ssrefill_r+0x24>
 800aa66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa6a:	4299      	cmp	r1, r3
 800aa6c:	d001      	beq.n	800aa72 <__ssrefill_r+0x14>
 800aa6e:	f7ff fdb3 	bl	800a5d8 <_free_r>
 800aa72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa74:	6063      	str	r3, [r4, #4]
 800aa76:	2000      	movs	r0, #0
 800aa78:	6360      	str	r0, [r4, #52]	; 0x34
 800aa7a:	b113      	cbz	r3, 800aa82 <__ssrefill_r+0x24>
 800aa7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aa7e:	6023      	str	r3, [r4, #0]
 800aa80:	bd10      	pop	{r4, pc}
 800aa82:	6923      	ldr	r3, [r4, #16]
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	2300      	movs	r3, #0
 800aa88:	6063      	str	r3, [r4, #4]
 800aa8a:	89a3      	ldrh	r3, [r4, #12]
 800aa8c:	f043 0320 	orr.w	r3, r3, #32
 800aa90:	81a3      	strh	r3, [r4, #12]
 800aa92:	f04f 30ff 	mov.w	r0, #4294967295
 800aa96:	e7f3      	b.n	800aa80 <__ssrefill_r+0x22>

0800aa98 <__ssvfiscanf_r>:
 800aa98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa9c:	460c      	mov	r4, r1
 800aa9e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800aaa8:	49b2      	ldr	r1, [pc, #712]	; (800ad74 <__ssvfiscanf_r+0x2dc>)
 800aaaa:	91a0      	str	r1, [sp, #640]	; 0x280
 800aaac:	f10d 0804 	add.w	r8, sp, #4
 800aab0:	49b1      	ldr	r1, [pc, #708]	; (800ad78 <__ssvfiscanf_r+0x2e0>)
 800aab2:	4fb2      	ldr	r7, [pc, #712]	; (800ad7c <__ssvfiscanf_r+0x2e4>)
 800aab4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800ad80 <__ssvfiscanf_r+0x2e8>
 800aab8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800aabc:	4606      	mov	r6, r0
 800aabe:	91a1      	str	r1, [sp, #644]	; 0x284
 800aac0:	9300      	str	r3, [sp, #0]
 800aac2:	f892 a000 	ldrb.w	sl, [r2]
 800aac6:	f1ba 0f00 	cmp.w	sl, #0
 800aaca:	f000 8151 	beq.w	800ad70 <__ssvfiscanf_r+0x2d8>
 800aace:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800aad2:	f013 0308 	ands.w	r3, r3, #8
 800aad6:	f102 0501 	add.w	r5, r2, #1
 800aada:	d019      	beq.n	800ab10 <__ssvfiscanf_r+0x78>
 800aadc:	6863      	ldr	r3, [r4, #4]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	dd0f      	ble.n	800ab02 <__ssvfiscanf_r+0x6a>
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	781a      	ldrb	r2, [r3, #0]
 800aae6:	5cba      	ldrb	r2, [r7, r2]
 800aae8:	0712      	lsls	r2, r2, #28
 800aaea:	d401      	bmi.n	800aaf0 <__ssvfiscanf_r+0x58>
 800aaec:	462a      	mov	r2, r5
 800aaee:	e7e8      	b.n	800aac2 <__ssvfiscanf_r+0x2a>
 800aaf0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aaf2:	3201      	adds	r2, #1
 800aaf4:	9245      	str	r2, [sp, #276]	; 0x114
 800aaf6:	6862      	ldr	r2, [r4, #4]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	3a01      	subs	r2, #1
 800aafc:	6062      	str	r2, [r4, #4]
 800aafe:	6023      	str	r3, [r4, #0]
 800ab00:	e7ec      	b.n	800aadc <__ssvfiscanf_r+0x44>
 800ab02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ab04:	4621      	mov	r1, r4
 800ab06:	4630      	mov	r0, r6
 800ab08:	4798      	blx	r3
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d0e9      	beq.n	800aae2 <__ssvfiscanf_r+0x4a>
 800ab0e:	e7ed      	b.n	800aaec <__ssvfiscanf_r+0x54>
 800ab10:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800ab14:	f040 8083 	bne.w	800ac1e <__ssvfiscanf_r+0x186>
 800ab18:	9341      	str	r3, [sp, #260]	; 0x104
 800ab1a:	9343      	str	r3, [sp, #268]	; 0x10c
 800ab1c:	7853      	ldrb	r3, [r2, #1]
 800ab1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ab20:	bf02      	ittt	eq
 800ab22:	2310      	moveq	r3, #16
 800ab24:	1c95      	addeq	r5, r2, #2
 800ab26:	9341      	streq	r3, [sp, #260]	; 0x104
 800ab28:	220a      	movs	r2, #10
 800ab2a:	46ab      	mov	fp, r5
 800ab2c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800ab30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ab34:	2b09      	cmp	r3, #9
 800ab36:	d91d      	bls.n	800ab74 <__ssvfiscanf_r+0xdc>
 800ab38:	4891      	ldr	r0, [pc, #580]	; (800ad80 <__ssvfiscanf_r+0x2e8>)
 800ab3a:	2203      	movs	r2, #3
 800ab3c:	f7f5 fb98 	bl	8000270 <memchr>
 800ab40:	b140      	cbz	r0, 800ab54 <__ssvfiscanf_r+0xbc>
 800ab42:	2301      	movs	r3, #1
 800ab44:	eba0 0009 	sub.w	r0, r0, r9
 800ab48:	fa03 f000 	lsl.w	r0, r3, r0
 800ab4c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ab4e:	4318      	orrs	r0, r3
 800ab50:	9041      	str	r0, [sp, #260]	; 0x104
 800ab52:	465d      	mov	r5, fp
 800ab54:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ab58:	2b78      	cmp	r3, #120	; 0x78
 800ab5a:	d806      	bhi.n	800ab6a <__ssvfiscanf_r+0xd2>
 800ab5c:	2b57      	cmp	r3, #87	; 0x57
 800ab5e:	d810      	bhi.n	800ab82 <__ssvfiscanf_r+0xea>
 800ab60:	2b25      	cmp	r3, #37	; 0x25
 800ab62:	d05c      	beq.n	800ac1e <__ssvfiscanf_r+0x186>
 800ab64:	d856      	bhi.n	800ac14 <__ssvfiscanf_r+0x17c>
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d074      	beq.n	800ac54 <__ssvfiscanf_r+0x1bc>
 800ab6a:	2303      	movs	r3, #3
 800ab6c:	9347      	str	r3, [sp, #284]	; 0x11c
 800ab6e:	230a      	movs	r3, #10
 800ab70:	9342      	str	r3, [sp, #264]	; 0x108
 800ab72:	e081      	b.n	800ac78 <__ssvfiscanf_r+0x1e0>
 800ab74:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ab76:	fb02 1303 	mla	r3, r2, r3, r1
 800ab7a:	3b30      	subs	r3, #48	; 0x30
 800ab7c:	9343      	str	r3, [sp, #268]	; 0x10c
 800ab7e:	465d      	mov	r5, fp
 800ab80:	e7d3      	b.n	800ab2a <__ssvfiscanf_r+0x92>
 800ab82:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ab86:	2a20      	cmp	r2, #32
 800ab88:	d8ef      	bhi.n	800ab6a <__ssvfiscanf_r+0xd2>
 800ab8a:	a101      	add	r1, pc, #4	; (adr r1, 800ab90 <__ssvfiscanf_r+0xf8>)
 800ab8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab90:	0800ac63 	.word	0x0800ac63
 800ab94:	0800ab6b 	.word	0x0800ab6b
 800ab98:	0800ab6b 	.word	0x0800ab6b
 800ab9c:	0800acc1 	.word	0x0800acc1
 800aba0:	0800ab6b 	.word	0x0800ab6b
 800aba4:	0800ab6b 	.word	0x0800ab6b
 800aba8:	0800ab6b 	.word	0x0800ab6b
 800abac:	0800ab6b 	.word	0x0800ab6b
 800abb0:	0800ab6b 	.word	0x0800ab6b
 800abb4:	0800ab6b 	.word	0x0800ab6b
 800abb8:	0800ab6b 	.word	0x0800ab6b
 800abbc:	0800acd7 	.word	0x0800acd7
 800abc0:	0800acad 	.word	0x0800acad
 800abc4:	0800ac1b 	.word	0x0800ac1b
 800abc8:	0800ac1b 	.word	0x0800ac1b
 800abcc:	0800ac1b 	.word	0x0800ac1b
 800abd0:	0800ab6b 	.word	0x0800ab6b
 800abd4:	0800acb1 	.word	0x0800acb1
 800abd8:	0800ab6b 	.word	0x0800ab6b
 800abdc:	0800ab6b 	.word	0x0800ab6b
 800abe0:	0800ab6b 	.word	0x0800ab6b
 800abe4:	0800ab6b 	.word	0x0800ab6b
 800abe8:	0800ace7 	.word	0x0800ace7
 800abec:	0800acb9 	.word	0x0800acb9
 800abf0:	0800ac5b 	.word	0x0800ac5b
 800abf4:	0800ab6b 	.word	0x0800ab6b
 800abf8:	0800ab6b 	.word	0x0800ab6b
 800abfc:	0800ace3 	.word	0x0800ace3
 800ac00:	0800ab6b 	.word	0x0800ab6b
 800ac04:	0800acad 	.word	0x0800acad
 800ac08:	0800ab6b 	.word	0x0800ab6b
 800ac0c:	0800ab6b 	.word	0x0800ab6b
 800ac10:	0800ac63 	.word	0x0800ac63
 800ac14:	3b45      	subs	r3, #69	; 0x45
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d8a7      	bhi.n	800ab6a <__ssvfiscanf_r+0xd2>
 800ac1a:	2305      	movs	r3, #5
 800ac1c:	e02b      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800ac1e:	6863      	ldr	r3, [r4, #4]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	dd0d      	ble.n	800ac40 <__ssvfiscanf_r+0x1a8>
 800ac24:	6823      	ldr	r3, [r4, #0]
 800ac26:	781a      	ldrb	r2, [r3, #0]
 800ac28:	4552      	cmp	r2, sl
 800ac2a:	f040 80a1 	bne.w	800ad70 <__ssvfiscanf_r+0x2d8>
 800ac2e:	3301      	adds	r3, #1
 800ac30:	6862      	ldr	r2, [r4, #4]
 800ac32:	6023      	str	r3, [r4, #0]
 800ac34:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ac36:	3a01      	subs	r2, #1
 800ac38:	3301      	adds	r3, #1
 800ac3a:	6062      	str	r2, [r4, #4]
 800ac3c:	9345      	str	r3, [sp, #276]	; 0x114
 800ac3e:	e755      	b.n	800aaec <__ssvfiscanf_r+0x54>
 800ac40:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ac42:	4621      	mov	r1, r4
 800ac44:	4630      	mov	r0, r6
 800ac46:	4798      	blx	r3
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d0eb      	beq.n	800ac24 <__ssvfiscanf_r+0x18c>
 800ac4c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	f040 8084 	bne.w	800ad5c <__ssvfiscanf_r+0x2c4>
 800ac54:	f04f 30ff 	mov.w	r0, #4294967295
 800ac58:	e086      	b.n	800ad68 <__ssvfiscanf_r+0x2d0>
 800ac5a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ac5c:	f042 0220 	orr.w	r2, r2, #32
 800ac60:	9241      	str	r2, [sp, #260]	; 0x104
 800ac62:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ac64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac68:	9241      	str	r2, [sp, #260]	; 0x104
 800ac6a:	2210      	movs	r2, #16
 800ac6c:	2b6f      	cmp	r3, #111	; 0x6f
 800ac6e:	9242      	str	r2, [sp, #264]	; 0x108
 800ac70:	bf34      	ite	cc
 800ac72:	2303      	movcc	r3, #3
 800ac74:	2304      	movcs	r3, #4
 800ac76:	9347      	str	r3, [sp, #284]	; 0x11c
 800ac78:	6863      	ldr	r3, [r4, #4]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	dd41      	ble.n	800ad02 <__ssvfiscanf_r+0x26a>
 800ac7e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ac80:	0659      	lsls	r1, r3, #25
 800ac82:	d404      	bmi.n	800ac8e <__ssvfiscanf_r+0x1f6>
 800ac84:	6823      	ldr	r3, [r4, #0]
 800ac86:	781a      	ldrb	r2, [r3, #0]
 800ac88:	5cba      	ldrb	r2, [r7, r2]
 800ac8a:	0712      	lsls	r2, r2, #28
 800ac8c:	d440      	bmi.n	800ad10 <__ssvfiscanf_r+0x278>
 800ac8e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ac90:	2b02      	cmp	r3, #2
 800ac92:	dc4f      	bgt.n	800ad34 <__ssvfiscanf_r+0x29c>
 800ac94:	466b      	mov	r3, sp
 800ac96:	4622      	mov	r2, r4
 800ac98:	a941      	add	r1, sp, #260	; 0x104
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f000 f874 	bl	800ad88 <_scanf_chars>
 800aca0:	2801      	cmp	r0, #1
 800aca2:	d065      	beq.n	800ad70 <__ssvfiscanf_r+0x2d8>
 800aca4:	2802      	cmp	r0, #2
 800aca6:	f47f af21 	bne.w	800aaec <__ssvfiscanf_r+0x54>
 800acaa:	e7cf      	b.n	800ac4c <__ssvfiscanf_r+0x1b4>
 800acac:	220a      	movs	r2, #10
 800acae:	e7dd      	b.n	800ac6c <__ssvfiscanf_r+0x1d4>
 800acb0:	2300      	movs	r3, #0
 800acb2:	9342      	str	r3, [sp, #264]	; 0x108
 800acb4:	2303      	movs	r3, #3
 800acb6:	e7de      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800acb8:	2308      	movs	r3, #8
 800acba:	9342      	str	r3, [sp, #264]	; 0x108
 800acbc:	2304      	movs	r3, #4
 800acbe:	e7da      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800acc0:	4629      	mov	r1, r5
 800acc2:	4640      	mov	r0, r8
 800acc4:	f000 f9d8 	bl	800b078 <__sccl>
 800acc8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800acca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acce:	9341      	str	r3, [sp, #260]	; 0x104
 800acd0:	4605      	mov	r5, r0
 800acd2:	2301      	movs	r3, #1
 800acd4:	e7cf      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800acd6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800acd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acdc:	9341      	str	r3, [sp, #260]	; 0x104
 800acde:	2300      	movs	r3, #0
 800ace0:	e7c9      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800ace2:	2302      	movs	r3, #2
 800ace4:	e7c7      	b.n	800ac76 <__ssvfiscanf_r+0x1de>
 800ace6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ace8:	06c3      	lsls	r3, r0, #27
 800acea:	f53f aeff 	bmi.w	800aaec <__ssvfiscanf_r+0x54>
 800acee:	9b00      	ldr	r3, [sp, #0]
 800acf0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800acf2:	1d19      	adds	r1, r3, #4
 800acf4:	9100      	str	r1, [sp, #0]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	07c0      	lsls	r0, r0, #31
 800acfa:	bf4c      	ite	mi
 800acfc:	801a      	strhmi	r2, [r3, #0]
 800acfe:	601a      	strpl	r2, [r3, #0]
 800ad00:	e6f4      	b.n	800aaec <__ssvfiscanf_r+0x54>
 800ad02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ad04:	4621      	mov	r1, r4
 800ad06:	4630      	mov	r0, r6
 800ad08:	4798      	blx	r3
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	d0b7      	beq.n	800ac7e <__ssvfiscanf_r+0x1e6>
 800ad0e:	e79d      	b.n	800ac4c <__ssvfiscanf_r+0x1b4>
 800ad10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ad12:	3201      	adds	r2, #1
 800ad14:	9245      	str	r2, [sp, #276]	; 0x114
 800ad16:	6862      	ldr	r2, [r4, #4]
 800ad18:	3a01      	subs	r2, #1
 800ad1a:	2a00      	cmp	r2, #0
 800ad1c:	6062      	str	r2, [r4, #4]
 800ad1e:	dd02      	ble.n	800ad26 <__ssvfiscanf_r+0x28e>
 800ad20:	3301      	adds	r3, #1
 800ad22:	6023      	str	r3, [r4, #0]
 800ad24:	e7ae      	b.n	800ac84 <__ssvfiscanf_r+0x1ec>
 800ad26:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ad28:	4621      	mov	r1, r4
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	4798      	blx	r3
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d0a8      	beq.n	800ac84 <__ssvfiscanf_r+0x1ec>
 800ad32:	e78b      	b.n	800ac4c <__ssvfiscanf_r+0x1b4>
 800ad34:	2b04      	cmp	r3, #4
 800ad36:	dc06      	bgt.n	800ad46 <__ssvfiscanf_r+0x2ae>
 800ad38:	466b      	mov	r3, sp
 800ad3a:	4622      	mov	r2, r4
 800ad3c:	a941      	add	r1, sp, #260	; 0x104
 800ad3e:	4630      	mov	r0, r6
 800ad40:	f000 f87a 	bl	800ae38 <_scanf_i>
 800ad44:	e7ac      	b.n	800aca0 <__ssvfiscanf_r+0x208>
 800ad46:	4b0f      	ldr	r3, [pc, #60]	; (800ad84 <__ssvfiscanf_r+0x2ec>)
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	f43f aecf 	beq.w	800aaec <__ssvfiscanf_r+0x54>
 800ad4e:	466b      	mov	r3, sp
 800ad50:	4622      	mov	r2, r4
 800ad52:	a941      	add	r1, sp, #260	; 0x104
 800ad54:	4630      	mov	r0, r6
 800ad56:	f7fc fc59 	bl	800760c <_scanf_float>
 800ad5a:	e7a1      	b.n	800aca0 <__ssvfiscanf_r+0x208>
 800ad5c:	89a3      	ldrh	r3, [r4, #12]
 800ad5e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ad62:	bf18      	it	ne
 800ad64:	f04f 30ff 	movne.w	r0, #4294967295
 800ad68:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800ad6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad70:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ad72:	e7f9      	b.n	800ad68 <__ssvfiscanf_r+0x2d0>
 800ad74:	0800a9e5 	.word	0x0800a9e5
 800ad78:	0800aa5f 	.word	0x0800aa5f
 800ad7c:	0800c4c1 	.word	0x0800c4c1
 800ad80:	0800c83a 	.word	0x0800c83a
 800ad84:	0800760d 	.word	0x0800760d

0800ad88 <_scanf_chars>:
 800ad88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad8c:	4615      	mov	r5, r2
 800ad8e:	688a      	ldr	r2, [r1, #8]
 800ad90:	4680      	mov	r8, r0
 800ad92:	460c      	mov	r4, r1
 800ad94:	b932      	cbnz	r2, 800ada4 <_scanf_chars+0x1c>
 800ad96:	698a      	ldr	r2, [r1, #24]
 800ad98:	2a00      	cmp	r2, #0
 800ad9a:	bf0c      	ite	eq
 800ad9c:	2201      	moveq	r2, #1
 800ad9e:	f04f 32ff 	movne.w	r2, #4294967295
 800ada2:	608a      	str	r2, [r1, #8]
 800ada4:	6822      	ldr	r2, [r4, #0]
 800ada6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800ae34 <_scanf_chars+0xac>
 800adaa:	06d1      	lsls	r1, r2, #27
 800adac:	bf5f      	itttt	pl
 800adae:	681a      	ldrpl	r2, [r3, #0]
 800adb0:	1d11      	addpl	r1, r2, #4
 800adb2:	6019      	strpl	r1, [r3, #0]
 800adb4:	6816      	ldrpl	r6, [r2, #0]
 800adb6:	2700      	movs	r7, #0
 800adb8:	69a0      	ldr	r0, [r4, #24]
 800adba:	b188      	cbz	r0, 800ade0 <_scanf_chars+0x58>
 800adbc:	2801      	cmp	r0, #1
 800adbe:	d107      	bne.n	800add0 <_scanf_chars+0x48>
 800adc0:	682b      	ldr	r3, [r5, #0]
 800adc2:	781a      	ldrb	r2, [r3, #0]
 800adc4:	6963      	ldr	r3, [r4, #20]
 800adc6:	5c9b      	ldrb	r3, [r3, r2]
 800adc8:	b953      	cbnz	r3, 800ade0 <_scanf_chars+0x58>
 800adca:	bb27      	cbnz	r7, 800ae16 <_scanf_chars+0x8e>
 800adcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800add0:	2802      	cmp	r0, #2
 800add2:	d120      	bne.n	800ae16 <_scanf_chars+0x8e>
 800add4:	682b      	ldr	r3, [r5, #0]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800addc:	071b      	lsls	r3, r3, #28
 800adde:	d41a      	bmi.n	800ae16 <_scanf_chars+0x8e>
 800ade0:	6823      	ldr	r3, [r4, #0]
 800ade2:	06da      	lsls	r2, r3, #27
 800ade4:	bf5e      	ittt	pl
 800ade6:	682b      	ldrpl	r3, [r5, #0]
 800ade8:	781b      	ldrbpl	r3, [r3, #0]
 800adea:	f806 3b01 	strbpl.w	r3, [r6], #1
 800adee:	682a      	ldr	r2, [r5, #0]
 800adf0:	686b      	ldr	r3, [r5, #4]
 800adf2:	3201      	adds	r2, #1
 800adf4:	602a      	str	r2, [r5, #0]
 800adf6:	68a2      	ldr	r2, [r4, #8]
 800adf8:	3b01      	subs	r3, #1
 800adfa:	3a01      	subs	r2, #1
 800adfc:	606b      	str	r3, [r5, #4]
 800adfe:	3701      	adds	r7, #1
 800ae00:	60a2      	str	r2, [r4, #8]
 800ae02:	b142      	cbz	r2, 800ae16 <_scanf_chars+0x8e>
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	dcd7      	bgt.n	800adb8 <_scanf_chars+0x30>
 800ae08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	4640      	mov	r0, r8
 800ae10:	4798      	blx	r3
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d0d0      	beq.n	800adb8 <_scanf_chars+0x30>
 800ae16:	6823      	ldr	r3, [r4, #0]
 800ae18:	f013 0310 	ands.w	r3, r3, #16
 800ae1c:	d105      	bne.n	800ae2a <_scanf_chars+0xa2>
 800ae1e:	68e2      	ldr	r2, [r4, #12]
 800ae20:	3201      	adds	r2, #1
 800ae22:	60e2      	str	r2, [r4, #12]
 800ae24:	69a2      	ldr	r2, [r4, #24]
 800ae26:	b102      	cbz	r2, 800ae2a <_scanf_chars+0xa2>
 800ae28:	7033      	strb	r3, [r6, #0]
 800ae2a:	6923      	ldr	r3, [r4, #16]
 800ae2c:	441f      	add	r7, r3
 800ae2e:	6127      	str	r7, [r4, #16]
 800ae30:	2000      	movs	r0, #0
 800ae32:	e7cb      	b.n	800adcc <_scanf_chars+0x44>
 800ae34:	0800c4c1 	.word	0x0800c4c1

0800ae38 <_scanf_i>:
 800ae38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae3c:	4698      	mov	r8, r3
 800ae3e:	4b74      	ldr	r3, [pc, #464]	; (800b010 <_scanf_i+0x1d8>)
 800ae40:	460c      	mov	r4, r1
 800ae42:	4682      	mov	sl, r0
 800ae44:	4616      	mov	r6, r2
 800ae46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ae4a:	b087      	sub	sp, #28
 800ae4c:	ab03      	add	r3, sp, #12
 800ae4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ae52:	4b70      	ldr	r3, [pc, #448]	; (800b014 <_scanf_i+0x1dc>)
 800ae54:	69a1      	ldr	r1, [r4, #24]
 800ae56:	4a70      	ldr	r2, [pc, #448]	; (800b018 <_scanf_i+0x1e0>)
 800ae58:	2903      	cmp	r1, #3
 800ae5a:	bf18      	it	ne
 800ae5c:	461a      	movne	r2, r3
 800ae5e:	68a3      	ldr	r3, [r4, #8]
 800ae60:	9201      	str	r2, [sp, #4]
 800ae62:	1e5a      	subs	r2, r3, #1
 800ae64:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ae68:	bf88      	it	hi
 800ae6a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ae6e:	4627      	mov	r7, r4
 800ae70:	bf82      	ittt	hi
 800ae72:	eb03 0905 	addhi.w	r9, r3, r5
 800ae76:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ae7a:	60a3      	strhi	r3, [r4, #8]
 800ae7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ae80:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ae84:	bf98      	it	ls
 800ae86:	f04f 0900 	movls.w	r9, #0
 800ae8a:	6023      	str	r3, [r4, #0]
 800ae8c:	463d      	mov	r5, r7
 800ae8e:	f04f 0b00 	mov.w	fp, #0
 800ae92:	6831      	ldr	r1, [r6, #0]
 800ae94:	ab03      	add	r3, sp, #12
 800ae96:	7809      	ldrb	r1, [r1, #0]
 800ae98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ae9c:	2202      	movs	r2, #2
 800ae9e:	f7f5 f9e7 	bl	8000270 <memchr>
 800aea2:	b328      	cbz	r0, 800aef0 <_scanf_i+0xb8>
 800aea4:	f1bb 0f01 	cmp.w	fp, #1
 800aea8:	d159      	bne.n	800af5e <_scanf_i+0x126>
 800aeaa:	6862      	ldr	r2, [r4, #4]
 800aeac:	b92a      	cbnz	r2, 800aeba <_scanf_i+0x82>
 800aeae:	6822      	ldr	r2, [r4, #0]
 800aeb0:	2308      	movs	r3, #8
 800aeb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aeb6:	6063      	str	r3, [r4, #4]
 800aeb8:	6022      	str	r2, [r4, #0]
 800aeba:	6822      	ldr	r2, [r4, #0]
 800aebc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800aec0:	6022      	str	r2, [r4, #0]
 800aec2:	68a2      	ldr	r2, [r4, #8]
 800aec4:	1e51      	subs	r1, r2, #1
 800aec6:	60a1      	str	r1, [r4, #8]
 800aec8:	b192      	cbz	r2, 800aef0 <_scanf_i+0xb8>
 800aeca:	6832      	ldr	r2, [r6, #0]
 800aecc:	1c51      	adds	r1, r2, #1
 800aece:	6031      	str	r1, [r6, #0]
 800aed0:	7812      	ldrb	r2, [r2, #0]
 800aed2:	f805 2b01 	strb.w	r2, [r5], #1
 800aed6:	6872      	ldr	r2, [r6, #4]
 800aed8:	3a01      	subs	r2, #1
 800aeda:	2a00      	cmp	r2, #0
 800aedc:	6072      	str	r2, [r6, #4]
 800aede:	dc07      	bgt.n	800aef0 <_scanf_i+0xb8>
 800aee0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800aee4:	4631      	mov	r1, r6
 800aee6:	4650      	mov	r0, sl
 800aee8:	4790      	blx	r2
 800aeea:	2800      	cmp	r0, #0
 800aeec:	f040 8085 	bne.w	800affa <_scanf_i+0x1c2>
 800aef0:	f10b 0b01 	add.w	fp, fp, #1
 800aef4:	f1bb 0f03 	cmp.w	fp, #3
 800aef8:	d1cb      	bne.n	800ae92 <_scanf_i+0x5a>
 800aefa:	6863      	ldr	r3, [r4, #4]
 800aefc:	b90b      	cbnz	r3, 800af02 <_scanf_i+0xca>
 800aefe:	230a      	movs	r3, #10
 800af00:	6063      	str	r3, [r4, #4]
 800af02:	6863      	ldr	r3, [r4, #4]
 800af04:	4945      	ldr	r1, [pc, #276]	; (800b01c <_scanf_i+0x1e4>)
 800af06:	6960      	ldr	r0, [r4, #20]
 800af08:	1ac9      	subs	r1, r1, r3
 800af0a:	f000 f8b5 	bl	800b078 <__sccl>
 800af0e:	f04f 0b00 	mov.w	fp, #0
 800af12:	68a3      	ldr	r3, [r4, #8]
 800af14:	6822      	ldr	r2, [r4, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d03d      	beq.n	800af96 <_scanf_i+0x15e>
 800af1a:	6831      	ldr	r1, [r6, #0]
 800af1c:	6960      	ldr	r0, [r4, #20]
 800af1e:	f891 c000 	ldrb.w	ip, [r1]
 800af22:	f810 000c 	ldrb.w	r0, [r0, ip]
 800af26:	2800      	cmp	r0, #0
 800af28:	d035      	beq.n	800af96 <_scanf_i+0x15e>
 800af2a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800af2e:	d124      	bne.n	800af7a <_scanf_i+0x142>
 800af30:	0510      	lsls	r0, r2, #20
 800af32:	d522      	bpl.n	800af7a <_scanf_i+0x142>
 800af34:	f10b 0b01 	add.w	fp, fp, #1
 800af38:	f1b9 0f00 	cmp.w	r9, #0
 800af3c:	d003      	beq.n	800af46 <_scanf_i+0x10e>
 800af3e:	3301      	adds	r3, #1
 800af40:	f109 39ff 	add.w	r9, r9, #4294967295
 800af44:	60a3      	str	r3, [r4, #8]
 800af46:	6873      	ldr	r3, [r6, #4]
 800af48:	3b01      	subs	r3, #1
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	6073      	str	r3, [r6, #4]
 800af4e:	dd1b      	ble.n	800af88 <_scanf_i+0x150>
 800af50:	6833      	ldr	r3, [r6, #0]
 800af52:	3301      	adds	r3, #1
 800af54:	6033      	str	r3, [r6, #0]
 800af56:	68a3      	ldr	r3, [r4, #8]
 800af58:	3b01      	subs	r3, #1
 800af5a:	60a3      	str	r3, [r4, #8]
 800af5c:	e7d9      	b.n	800af12 <_scanf_i+0xda>
 800af5e:	f1bb 0f02 	cmp.w	fp, #2
 800af62:	d1ae      	bne.n	800aec2 <_scanf_i+0x8a>
 800af64:	6822      	ldr	r2, [r4, #0]
 800af66:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800af6a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800af6e:	d1bf      	bne.n	800aef0 <_scanf_i+0xb8>
 800af70:	2310      	movs	r3, #16
 800af72:	6063      	str	r3, [r4, #4]
 800af74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af78:	e7a2      	b.n	800aec0 <_scanf_i+0x88>
 800af7a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800af7e:	6022      	str	r2, [r4, #0]
 800af80:	780b      	ldrb	r3, [r1, #0]
 800af82:	f805 3b01 	strb.w	r3, [r5], #1
 800af86:	e7de      	b.n	800af46 <_scanf_i+0x10e>
 800af88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800af8c:	4631      	mov	r1, r6
 800af8e:	4650      	mov	r0, sl
 800af90:	4798      	blx	r3
 800af92:	2800      	cmp	r0, #0
 800af94:	d0df      	beq.n	800af56 <_scanf_i+0x11e>
 800af96:	6823      	ldr	r3, [r4, #0]
 800af98:	05d9      	lsls	r1, r3, #23
 800af9a:	d50d      	bpl.n	800afb8 <_scanf_i+0x180>
 800af9c:	42bd      	cmp	r5, r7
 800af9e:	d909      	bls.n	800afb4 <_scanf_i+0x17c>
 800afa0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800afa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800afa8:	4632      	mov	r2, r6
 800afaa:	4650      	mov	r0, sl
 800afac:	4798      	blx	r3
 800afae:	f105 39ff 	add.w	r9, r5, #4294967295
 800afb2:	464d      	mov	r5, r9
 800afb4:	42bd      	cmp	r5, r7
 800afb6:	d028      	beq.n	800b00a <_scanf_i+0x1d2>
 800afb8:	6822      	ldr	r2, [r4, #0]
 800afba:	f012 0210 	ands.w	r2, r2, #16
 800afbe:	d113      	bne.n	800afe8 <_scanf_i+0x1b0>
 800afc0:	702a      	strb	r2, [r5, #0]
 800afc2:	6863      	ldr	r3, [r4, #4]
 800afc4:	9e01      	ldr	r6, [sp, #4]
 800afc6:	4639      	mov	r1, r7
 800afc8:	4650      	mov	r0, sl
 800afca:	47b0      	blx	r6
 800afcc:	f8d8 3000 	ldr.w	r3, [r8]
 800afd0:	6821      	ldr	r1, [r4, #0]
 800afd2:	1d1a      	adds	r2, r3, #4
 800afd4:	f8c8 2000 	str.w	r2, [r8]
 800afd8:	f011 0f20 	tst.w	r1, #32
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	d00f      	beq.n	800b000 <_scanf_i+0x1c8>
 800afe0:	6018      	str	r0, [r3, #0]
 800afe2:	68e3      	ldr	r3, [r4, #12]
 800afe4:	3301      	adds	r3, #1
 800afe6:	60e3      	str	r3, [r4, #12]
 800afe8:	1bed      	subs	r5, r5, r7
 800afea:	44ab      	add	fp, r5
 800afec:	6925      	ldr	r5, [r4, #16]
 800afee:	445d      	add	r5, fp
 800aff0:	6125      	str	r5, [r4, #16]
 800aff2:	2000      	movs	r0, #0
 800aff4:	b007      	add	sp, #28
 800aff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affa:	f04f 0b00 	mov.w	fp, #0
 800affe:	e7ca      	b.n	800af96 <_scanf_i+0x15e>
 800b000:	07ca      	lsls	r2, r1, #31
 800b002:	bf4c      	ite	mi
 800b004:	8018      	strhmi	r0, [r3, #0]
 800b006:	6018      	strpl	r0, [r3, #0]
 800b008:	e7eb      	b.n	800afe2 <_scanf_i+0x1aa>
 800b00a:	2001      	movs	r0, #1
 800b00c:	e7f2      	b.n	800aff4 <_scanf_i+0x1bc>
 800b00e:	bf00      	nop
 800b010:	0800c410 	.word	0x0800c410
 800b014:	0800b1e5 	.word	0x0800b1e5
 800b018:	08008881 	.word	0x08008881
 800b01c:	0800c85e 	.word	0x0800c85e

0800b020 <_read_r>:
 800b020:	b538      	push	{r3, r4, r5, lr}
 800b022:	4d07      	ldr	r5, [pc, #28]	; (800b040 <_read_r+0x20>)
 800b024:	4604      	mov	r4, r0
 800b026:	4608      	mov	r0, r1
 800b028:	4611      	mov	r1, r2
 800b02a:	2200      	movs	r2, #0
 800b02c:	602a      	str	r2, [r5, #0]
 800b02e:	461a      	mov	r2, r3
 800b030:	f7f6 ffb4 	bl	8001f9c <_read>
 800b034:	1c43      	adds	r3, r0, #1
 800b036:	d102      	bne.n	800b03e <_read_r+0x1e>
 800b038:	682b      	ldr	r3, [r5, #0]
 800b03a:	b103      	cbz	r3, 800b03e <_read_r+0x1e>
 800b03c:	6023      	str	r3, [r4, #0]
 800b03e:	bd38      	pop	{r3, r4, r5, pc}
 800b040:	20010a9c 	.word	0x20010a9c
 800b044:	00000000 	.word	0x00000000

0800b048 <nan>:
 800b048:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b050 <nan+0x8>
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop
 800b050:	00000000 	.word	0x00000000
 800b054:	7ff80000 	.word	0x7ff80000

0800b058 <_sbrk_r>:
 800b058:	b538      	push	{r3, r4, r5, lr}
 800b05a:	4d06      	ldr	r5, [pc, #24]	; (800b074 <_sbrk_r+0x1c>)
 800b05c:	2300      	movs	r3, #0
 800b05e:	4604      	mov	r4, r0
 800b060:	4608      	mov	r0, r1
 800b062:	602b      	str	r3, [r5, #0]
 800b064:	f7f7 f808 	bl	8002078 <_sbrk>
 800b068:	1c43      	adds	r3, r0, #1
 800b06a:	d102      	bne.n	800b072 <_sbrk_r+0x1a>
 800b06c:	682b      	ldr	r3, [r5, #0]
 800b06e:	b103      	cbz	r3, 800b072 <_sbrk_r+0x1a>
 800b070:	6023      	str	r3, [r4, #0]
 800b072:	bd38      	pop	{r3, r4, r5, pc}
 800b074:	20010a9c 	.word	0x20010a9c

0800b078 <__sccl>:
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	780b      	ldrb	r3, [r1, #0]
 800b07c:	4604      	mov	r4, r0
 800b07e:	2b5e      	cmp	r3, #94	; 0x5e
 800b080:	bf0b      	itete	eq
 800b082:	784b      	ldrbeq	r3, [r1, #1]
 800b084:	1c48      	addne	r0, r1, #1
 800b086:	1c88      	addeq	r0, r1, #2
 800b088:	2200      	movne	r2, #0
 800b08a:	bf08      	it	eq
 800b08c:	2201      	moveq	r2, #1
 800b08e:	1e61      	subs	r1, r4, #1
 800b090:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b094:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b098:	42a9      	cmp	r1, r5
 800b09a:	d1fb      	bne.n	800b094 <__sccl+0x1c>
 800b09c:	b90b      	cbnz	r3, 800b0a2 <__sccl+0x2a>
 800b09e:	3801      	subs	r0, #1
 800b0a0:	bd70      	pop	{r4, r5, r6, pc}
 800b0a2:	f082 0101 	eor.w	r1, r2, #1
 800b0a6:	54e1      	strb	r1, [r4, r3]
 800b0a8:	1c42      	adds	r2, r0, #1
 800b0aa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800b0ae:	2d2d      	cmp	r5, #45	; 0x2d
 800b0b0:	f102 36ff 	add.w	r6, r2, #4294967295
 800b0b4:	4610      	mov	r0, r2
 800b0b6:	d006      	beq.n	800b0c6 <__sccl+0x4e>
 800b0b8:	2d5d      	cmp	r5, #93	; 0x5d
 800b0ba:	d0f1      	beq.n	800b0a0 <__sccl+0x28>
 800b0bc:	b90d      	cbnz	r5, 800b0c2 <__sccl+0x4a>
 800b0be:	4630      	mov	r0, r6
 800b0c0:	e7ee      	b.n	800b0a0 <__sccl+0x28>
 800b0c2:	462b      	mov	r3, r5
 800b0c4:	e7ef      	b.n	800b0a6 <__sccl+0x2e>
 800b0c6:	7816      	ldrb	r6, [r2, #0]
 800b0c8:	2e5d      	cmp	r6, #93	; 0x5d
 800b0ca:	d0fa      	beq.n	800b0c2 <__sccl+0x4a>
 800b0cc:	42b3      	cmp	r3, r6
 800b0ce:	dcf8      	bgt.n	800b0c2 <__sccl+0x4a>
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3001      	adds	r0, #1
 800b0d4:	4286      	cmp	r6, r0
 800b0d6:	5421      	strb	r1, [r4, r0]
 800b0d8:	dcfb      	bgt.n	800b0d2 <__sccl+0x5a>
 800b0da:	43d8      	mvns	r0, r3
 800b0dc:	4430      	add	r0, r6
 800b0de:	1c5d      	adds	r5, r3, #1
 800b0e0:	42b3      	cmp	r3, r6
 800b0e2:	bfa8      	it	ge
 800b0e4:	2000      	movge	r0, #0
 800b0e6:	182b      	adds	r3, r5, r0
 800b0e8:	3202      	adds	r2, #2
 800b0ea:	e7de      	b.n	800b0aa <__sccl+0x32>

0800b0ec <_strtoul_l.isra.0>:
 800b0ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b0f0:	4e3b      	ldr	r6, [pc, #236]	; (800b1e0 <_strtoul_l.isra.0+0xf4>)
 800b0f2:	4686      	mov	lr, r0
 800b0f4:	468c      	mov	ip, r1
 800b0f6:	4660      	mov	r0, ip
 800b0f8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b0fc:	5da5      	ldrb	r5, [r4, r6]
 800b0fe:	f015 0508 	ands.w	r5, r5, #8
 800b102:	d1f8      	bne.n	800b0f6 <_strtoul_l.isra.0+0xa>
 800b104:	2c2d      	cmp	r4, #45	; 0x2d
 800b106:	d134      	bne.n	800b172 <_strtoul_l.isra.0+0x86>
 800b108:	f89c 4000 	ldrb.w	r4, [ip]
 800b10c:	f04f 0801 	mov.w	r8, #1
 800b110:	f100 0c02 	add.w	ip, r0, #2
 800b114:	2b00      	cmp	r3, #0
 800b116:	d05e      	beq.n	800b1d6 <_strtoul_l.isra.0+0xea>
 800b118:	2b10      	cmp	r3, #16
 800b11a:	d10c      	bne.n	800b136 <_strtoul_l.isra.0+0x4a>
 800b11c:	2c30      	cmp	r4, #48	; 0x30
 800b11e:	d10a      	bne.n	800b136 <_strtoul_l.isra.0+0x4a>
 800b120:	f89c 0000 	ldrb.w	r0, [ip]
 800b124:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b128:	2858      	cmp	r0, #88	; 0x58
 800b12a:	d14f      	bne.n	800b1cc <_strtoul_l.isra.0+0xe0>
 800b12c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800b130:	2310      	movs	r3, #16
 800b132:	f10c 0c02 	add.w	ip, ip, #2
 800b136:	f04f 37ff 	mov.w	r7, #4294967295
 800b13a:	2500      	movs	r5, #0
 800b13c:	fbb7 f7f3 	udiv	r7, r7, r3
 800b140:	fb03 f907 	mul.w	r9, r3, r7
 800b144:	ea6f 0909 	mvn.w	r9, r9
 800b148:	4628      	mov	r0, r5
 800b14a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800b14e:	2e09      	cmp	r6, #9
 800b150:	d818      	bhi.n	800b184 <_strtoul_l.isra.0+0x98>
 800b152:	4634      	mov	r4, r6
 800b154:	42a3      	cmp	r3, r4
 800b156:	dd24      	ble.n	800b1a2 <_strtoul_l.isra.0+0xb6>
 800b158:	2d00      	cmp	r5, #0
 800b15a:	db1f      	blt.n	800b19c <_strtoul_l.isra.0+0xb0>
 800b15c:	4287      	cmp	r7, r0
 800b15e:	d31d      	bcc.n	800b19c <_strtoul_l.isra.0+0xb0>
 800b160:	d101      	bne.n	800b166 <_strtoul_l.isra.0+0x7a>
 800b162:	45a1      	cmp	r9, r4
 800b164:	db1a      	blt.n	800b19c <_strtoul_l.isra.0+0xb0>
 800b166:	fb00 4003 	mla	r0, r0, r3, r4
 800b16a:	2501      	movs	r5, #1
 800b16c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b170:	e7eb      	b.n	800b14a <_strtoul_l.isra.0+0x5e>
 800b172:	2c2b      	cmp	r4, #43	; 0x2b
 800b174:	bf08      	it	eq
 800b176:	f89c 4000 	ldrbeq.w	r4, [ip]
 800b17a:	46a8      	mov	r8, r5
 800b17c:	bf08      	it	eq
 800b17e:	f100 0c02 	addeq.w	ip, r0, #2
 800b182:	e7c7      	b.n	800b114 <_strtoul_l.isra.0+0x28>
 800b184:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800b188:	2e19      	cmp	r6, #25
 800b18a:	d801      	bhi.n	800b190 <_strtoul_l.isra.0+0xa4>
 800b18c:	3c37      	subs	r4, #55	; 0x37
 800b18e:	e7e1      	b.n	800b154 <_strtoul_l.isra.0+0x68>
 800b190:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800b194:	2e19      	cmp	r6, #25
 800b196:	d804      	bhi.n	800b1a2 <_strtoul_l.isra.0+0xb6>
 800b198:	3c57      	subs	r4, #87	; 0x57
 800b19a:	e7db      	b.n	800b154 <_strtoul_l.isra.0+0x68>
 800b19c:	f04f 35ff 	mov.w	r5, #4294967295
 800b1a0:	e7e4      	b.n	800b16c <_strtoul_l.isra.0+0x80>
 800b1a2:	2d00      	cmp	r5, #0
 800b1a4:	da07      	bge.n	800b1b6 <_strtoul_l.isra.0+0xca>
 800b1a6:	2322      	movs	r3, #34	; 0x22
 800b1a8:	f8ce 3000 	str.w	r3, [lr]
 800b1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b0:	b942      	cbnz	r2, 800b1c4 <_strtoul_l.isra.0+0xd8>
 800b1b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1b6:	f1b8 0f00 	cmp.w	r8, #0
 800b1ba:	d000      	beq.n	800b1be <_strtoul_l.isra.0+0xd2>
 800b1bc:	4240      	negs	r0, r0
 800b1be:	2a00      	cmp	r2, #0
 800b1c0:	d0f7      	beq.n	800b1b2 <_strtoul_l.isra.0+0xc6>
 800b1c2:	b10d      	cbz	r5, 800b1c8 <_strtoul_l.isra.0+0xdc>
 800b1c4:	f10c 31ff 	add.w	r1, ip, #4294967295
 800b1c8:	6011      	str	r1, [r2, #0]
 800b1ca:	e7f2      	b.n	800b1b2 <_strtoul_l.isra.0+0xc6>
 800b1cc:	2430      	movs	r4, #48	; 0x30
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1b1      	bne.n	800b136 <_strtoul_l.isra.0+0x4a>
 800b1d2:	2308      	movs	r3, #8
 800b1d4:	e7af      	b.n	800b136 <_strtoul_l.isra.0+0x4a>
 800b1d6:	2c30      	cmp	r4, #48	; 0x30
 800b1d8:	d0a2      	beq.n	800b120 <_strtoul_l.isra.0+0x34>
 800b1da:	230a      	movs	r3, #10
 800b1dc:	e7ab      	b.n	800b136 <_strtoul_l.isra.0+0x4a>
 800b1de:	bf00      	nop
 800b1e0:	0800c4c1 	.word	0x0800c4c1

0800b1e4 <_strtoul_r>:
 800b1e4:	f7ff bf82 	b.w	800b0ec <_strtoul_l.isra.0>

0800b1e8 <__submore>:
 800b1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ec:	460c      	mov	r4, r1
 800b1ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b1f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1f4:	4299      	cmp	r1, r3
 800b1f6:	d11d      	bne.n	800b234 <__submore+0x4c>
 800b1f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b1fc:	f7ff fa3c 	bl	800a678 <_malloc_r>
 800b200:	b918      	cbnz	r0, 800b20a <__submore+0x22>
 800b202:	f04f 30ff 	mov.w	r0, #4294967295
 800b206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b20a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b20e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b210:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b214:	6360      	str	r0, [r4, #52]	; 0x34
 800b216:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b21a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b21e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b222:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b226:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b22a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b22e:	6020      	str	r0, [r4, #0]
 800b230:	2000      	movs	r0, #0
 800b232:	e7e8      	b.n	800b206 <__submore+0x1e>
 800b234:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b236:	0077      	lsls	r7, r6, #1
 800b238:	463a      	mov	r2, r7
 800b23a:	f000 fa2d 	bl	800b698 <_realloc_r>
 800b23e:	4605      	mov	r5, r0
 800b240:	2800      	cmp	r0, #0
 800b242:	d0de      	beq.n	800b202 <__submore+0x1a>
 800b244:	eb00 0806 	add.w	r8, r0, r6
 800b248:	4601      	mov	r1, r0
 800b24a:	4632      	mov	r2, r6
 800b24c:	4640      	mov	r0, r8
 800b24e:	f7fe fce9 	bl	8009c24 <memcpy>
 800b252:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b256:	f8c4 8000 	str.w	r8, [r4]
 800b25a:	e7e9      	b.n	800b230 <__submore+0x48>

0800b25c <__ascii_wctomb>:
 800b25c:	b149      	cbz	r1, 800b272 <__ascii_wctomb+0x16>
 800b25e:	2aff      	cmp	r2, #255	; 0xff
 800b260:	bf85      	ittet	hi
 800b262:	238a      	movhi	r3, #138	; 0x8a
 800b264:	6003      	strhi	r3, [r0, #0]
 800b266:	700a      	strbls	r2, [r1, #0]
 800b268:	f04f 30ff 	movhi.w	r0, #4294967295
 800b26c:	bf98      	it	ls
 800b26e:	2001      	movls	r0, #1
 800b270:	4770      	bx	lr
 800b272:	4608      	mov	r0, r1
 800b274:	4770      	bx	lr
	...

0800b278 <__assert_func>:
 800b278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b27a:	4614      	mov	r4, r2
 800b27c:	461a      	mov	r2, r3
 800b27e:	4b09      	ldr	r3, [pc, #36]	; (800b2a4 <__assert_func+0x2c>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4605      	mov	r5, r0
 800b284:	68d8      	ldr	r0, [r3, #12]
 800b286:	b14c      	cbz	r4, 800b29c <__assert_func+0x24>
 800b288:	4b07      	ldr	r3, [pc, #28]	; (800b2a8 <__assert_func+0x30>)
 800b28a:	9100      	str	r1, [sp, #0]
 800b28c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b290:	4906      	ldr	r1, [pc, #24]	; (800b2ac <__assert_func+0x34>)
 800b292:	462b      	mov	r3, r5
 800b294:	f000 f9a6 	bl	800b5e4 <fiprintf>
 800b298:	f000 fc3e 	bl	800bb18 <abort>
 800b29c:	4b04      	ldr	r3, [pc, #16]	; (800b2b0 <__assert_func+0x38>)
 800b29e:	461c      	mov	r4, r3
 800b2a0:	e7f3      	b.n	800b28a <__assert_func+0x12>
 800b2a2:	bf00      	nop
 800b2a4:	20000068 	.word	0x20000068
 800b2a8:	0800c860 	.word	0x0800c860
 800b2ac:	0800c86d 	.word	0x0800c86d
 800b2b0:	0800c89b 	.word	0x0800c89b

0800b2b4 <__sflush_r>:
 800b2b4:	898a      	ldrh	r2, [r1, #12]
 800b2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	0710      	lsls	r0, r2, #28
 800b2be:	460c      	mov	r4, r1
 800b2c0:	d458      	bmi.n	800b374 <__sflush_r+0xc0>
 800b2c2:	684b      	ldr	r3, [r1, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	dc05      	bgt.n	800b2d4 <__sflush_r+0x20>
 800b2c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	dc02      	bgt.n	800b2d4 <__sflush_r+0x20>
 800b2ce:	2000      	movs	r0, #0
 800b2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2d6:	2e00      	cmp	r6, #0
 800b2d8:	d0f9      	beq.n	800b2ce <__sflush_r+0x1a>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2e0:	682f      	ldr	r7, [r5, #0]
 800b2e2:	602b      	str	r3, [r5, #0]
 800b2e4:	d032      	beq.n	800b34c <__sflush_r+0x98>
 800b2e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b2e8:	89a3      	ldrh	r3, [r4, #12]
 800b2ea:	075a      	lsls	r2, r3, #29
 800b2ec:	d505      	bpl.n	800b2fa <__sflush_r+0x46>
 800b2ee:	6863      	ldr	r3, [r4, #4]
 800b2f0:	1ac0      	subs	r0, r0, r3
 800b2f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b2f4:	b10b      	cbz	r3, 800b2fa <__sflush_r+0x46>
 800b2f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2f8:	1ac0      	subs	r0, r0, r3
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b300:	6a21      	ldr	r1, [r4, #32]
 800b302:	4628      	mov	r0, r5
 800b304:	47b0      	blx	r6
 800b306:	1c43      	adds	r3, r0, #1
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	d106      	bne.n	800b31a <__sflush_r+0x66>
 800b30c:	6829      	ldr	r1, [r5, #0]
 800b30e:	291d      	cmp	r1, #29
 800b310:	d82c      	bhi.n	800b36c <__sflush_r+0xb8>
 800b312:	4a2a      	ldr	r2, [pc, #168]	; (800b3bc <__sflush_r+0x108>)
 800b314:	40ca      	lsrs	r2, r1
 800b316:	07d6      	lsls	r6, r2, #31
 800b318:	d528      	bpl.n	800b36c <__sflush_r+0xb8>
 800b31a:	2200      	movs	r2, #0
 800b31c:	6062      	str	r2, [r4, #4]
 800b31e:	04d9      	lsls	r1, r3, #19
 800b320:	6922      	ldr	r2, [r4, #16]
 800b322:	6022      	str	r2, [r4, #0]
 800b324:	d504      	bpl.n	800b330 <__sflush_r+0x7c>
 800b326:	1c42      	adds	r2, r0, #1
 800b328:	d101      	bne.n	800b32e <__sflush_r+0x7a>
 800b32a:	682b      	ldr	r3, [r5, #0]
 800b32c:	b903      	cbnz	r3, 800b330 <__sflush_r+0x7c>
 800b32e:	6560      	str	r0, [r4, #84]	; 0x54
 800b330:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b332:	602f      	str	r7, [r5, #0]
 800b334:	2900      	cmp	r1, #0
 800b336:	d0ca      	beq.n	800b2ce <__sflush_r+0x1a>
 800b338:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b33c:	4299      	cmp	r1, r3
 800b33e:	d002      	beq.n	800b346 <__sflush_r+0x92>
 800b340:	4628      	mov	r0, r5
 800b342:	f7ff f949 	bl	800a5d8 <_free_r>
 800b346:	2000      	movs	r0, #0
 800b348:	6360      	str	r0, [r4, #52]	; 0x34
 800b34a:	e7c1      	b.n	800b2d0 <__sflush_r+0x1c>
 800b34c:	6a21      	ldr	r1, [r4, #32]
 800b34e:	2301      	movs	r3, #1
 800b350:	4628      	mov	r0, r5
 800b352:	47b0      	blx	r6
 800b354:	1c41      	adds	r1, r0, #1
 800b356:	d1c7      	bne.n	800b2e8 <__sflush_r+0x34>
 800b358:	682b      	ldr	r3, [r5, #0]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d0c4      	beq.n	800b2e8 <__sflush_r+0x34>
 800b35e:	2b1d      	cmp	r3, #29
 800b360:	d001      	beq.n	800b366 <__sflush_r+0xb2>
 800b362:	2b16      	cmp	r3, #22
 800b364:	d101      	bne.n	800b36a <__sflush_r+0xb6>
 800b366:	602f      	str	r7, [r5, #0]
 800b368:	e7b1      	b.n	800b2ce <__sflush_r+0x1a>
 800b36a:	89a3      	ldrh	r3, [r4, #12]
 800b36c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b370:	81a3      	strh	r3, [r4, #12]
 800b372:	e7ad      	b.n	800b2d0 <__sflush_r+0x1c>
 800b374:	690f      	ldr	r7, [r1, #16]
 800b376:	2f00      	cmp	r7, #0
 800b378:	d0a9      	beq.n	800b2ce <__sflush_r+0x1a>
 800b37a:	0793      	lsls	r3, r2, #30
 800b37c:	680e      	ldr	r6, [r1, #0]
 800b37e:	bf08      	it	eq
 800b380:	694b      	ldreq	r3, [r1, #20]
 800b382:	600f      	str	r7, [r1, #0]
 800b384:	bf18      	it	ne
 800b386:	2300      	movne	r3, #0
 800b388:	eba6 0807 	sub.w	r8, r6, r7
 800b38c:	608b      	str	r3, [r1, #8]
 800b38e:	f1b8 0f00 	cmp.w	r8, #0
 800b392:	dd9c      	ble.n	800b2ce <__sflush_r+0x1a>
 800b394:	6a21      	ldr	r1, [r4, #32]
 800b396:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b398:	4643      	mov	r3, r8
 800b39a:	463a      	mov	r2, r7
 800b39c:	4628      	mov	r0, r5
 800b39e:	47b0      	blx	r6
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	dc06      	bgt.n	800b3b2 <__sflush_r+0xfe>
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3aa:	81a3      	strh	r3, [r4, #12]
 800b3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b0:	e78e      	b.n	800b2d0 <__sflush_r+0x1c>
 800b3b2:	4407      	add	r7, r0
 800b3b4:	eba8 0800 	sub.w	r8, r8, r0
 800b3b8:	e7e9      	b.n	800b38e <__sflush_r+0xda>
 800b3ba:	bf00      	nop
 800b3bc:	20400001 	.word	0x20400001

0800b3c0 <_fflush_r>:
 800b3c0:	b538      	push	{r3, r4, r5, lr}
 800b3c2:	690b      	ldr	r3, [r1, #16]
 800b3c4:	4605      	mov	r5, r0
 800b3c6:	460c      	mov	r4, r1
 800b3c8:	b913      	cbnz	r3, 800b3d0 <_fflush_r+0x10>
 800b3ca:	2500      	movs	r5, #0
 800b3cc:	4628      	mov	r0, r5
 800b3ce:	bd38      	pop	{r3, r4, r5, pc}
 800b3d0:	b118      	cbz	r0, 800b3da <_fflush_r+0x1a>
 800b3d2:	6983      	ldr	r3, [r0, #24]
 800b3d4:	b90b      	cbnz	r3, 800b3da <_fflush_r+0x1a>
 800b3d6:	f000 f887 	bl	800b4e8 <__sinit>
 800b3da:	4b14      	ldr	r3, [pc, #80]	; (800b42c <_fflush_r+0x6c>)
 800b3dc:	429c      	cmp	r4, r3
 800b3de:	d11b      	bne.n	800b418 <_fflush_r+0x58>
 800b3e0:	686c      	ldr	r4, [r5, #4]
 800b3e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d0ef      	beq.n	800b3ca <_fflush_r+0xa>
 800b3ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3ec:	07d0      	lsls	r0, r2, #31
 800b3ee:	d404      	bmi.n	800b3fa <_fflush_r+0x3a>
 800b3f0:	0599      	lsls	r1, r3, #22
 800b3f2:	d402      	bmi.n	800b3fa <_fflush_r+0x3a>
 800b3f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3f6:	f000 f927 	bl	800b648 <__retarget_lock_acquire_recursive>
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	f7ff ff59 	bl	800b2b4 <__sflush_r>
 800b402:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b404:	07da      	lsls	r2, r3, #31
 800b406:	4605      	mov	r5, r0
 800b408:	d4e0      	bmi.n	800b3cc <_fflush_r+0xc>
 800b40a:	89a3      	ldrh	r3, [r4, #12]
 800b40c:	059b      	lsls	r3, r3, #22
 800b40e:	d4dd      	bmi.n	800b3cc <_fflush_r+0xc>
 800b410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b412:	f000 f91a 	bl	800b64a <__retarget_lock_release_recursive>
 800b416:	e7d9      	b.n	800b3cc <_fflush_r+0xc>
 800b418:	4b05      	ldr	r3, [pc, #20]	; (800b430 <_fflush_r+0x70>)
 800b41a:	429c      	cmp	r4, r3
 800b41c:	d101      	bne.n	800b422 <_fflush_r+0x62>
 800b41e:	68ac      	ldr	r4, [r5, #8]
 800b420:	e7df      	b.n	800b3e2 <_fflush_r+0x22>
 800b422:	4b04      	ldr	r3, [pc, #16]	; (800b434 <_fflush_r+0x74>)
 800b424:	429c      	cmp	r4, r3
 800b426:	bf08      	it	eq
 800b428:	68ec      	ldreq	r4, [r5, #12]
 800b42a:	e7da      	b.n	800b3e2 <_fflush_r+0x22>
 800b42c:	0800c8bc 	.word	0x0800c8bc
 800b430:	0800c8dc 	.word	0x0800c8dc
 800b434:	0800c89c 	.word	0x0800c89c

0800b438 <std>:
 800b438:	2300      	movs	r3, #0
 800b43a:	b510      	push	{r4, lr}
 800b43c:	4604      	mov	r4, r0
 800b43e:	e9c0 3300 	strd	r3, r3, [r0]
 800b442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b446:	6083      	str	r3, [r0, #8]
 800b448:	8181      	strh	r1, [r0, #12]
 800b44a:	6643      	str	r3, [r0, #100]	; 0x64
 800b44c:	81c2      	strh	r2, [r0, #14]
 800b44e:	6183      	str	r3, [r0, #24]
 800b450:	4619      	mov	r1, r3
 800b452:	2208      	movs	r2, #8
 800b454:	305c      	adds	r0, #92	; 0x5c
 800b456:	f7fb fc8d 	bl	8006d74 <memset>
 800b45a:	4b05      	ldr	r3, [pc, #20]	; (800b470 <std+0x38>)
 800b45c:	6263      	str	r3, [r4, #36]	; 0x24
 800b45e:	4b05      	ldr	r3, [pc, #20]	; (800b474 <std+0x3c>)
 800b460:	62a3      	str	r3, [r4, #40]	; 0x28
 800b462:	4b05      	ldr	r3, [pc, #20]	; (800b478 <std+0x40>)
 800b464:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b466:	4b05      	ldr	r3, [pc, #20]	; (800b47c <std+0x44>)
 800b468:	6224      	str	r4, [r4, #32]
 800b46a:	6323      	str	r3, [r4, #48]	; 0x30
 800b46c:	bd10      	pop	{r4, pc}
 800b46e:	bf00      	nop
 800b470:	08007ab9 	.word	0x08007ab9
 800b474:	08007adf 	.word	0x08007adf
 800b478:	08007b17 	.word	0x08007b17
 800b47c:	08007b3b 	.word	0x08007b3b

0800b480 <_cleanup_r>:
 800b480:	4901      	ldr	r1, [pc, #4]	; (800b488 <_cleanup_r+0x8>)
 800b482:	f000 b8c1 	b.w	800b608 <_fwalk_reent>
 800b486:	bf00      	nop
 800b488:	0800b3c1 	.word	0x0800b3c1

0800b48c <__sfmoreglue>:
 800b48c:	b570      	push	{r4, r5, r6, lr}
 800b48e:	1e4a      	subs	r2, r1, #1
 800b490:	2568      	movs	r5, #104	; 0x68
 800b492:	4355      	muls	r5, r2
 800b494:	460e      	mov	r6, r1
 800b496:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b49a:	f7ff f8ed 	bl	800a678 <_malloc_r>
 800b49e:	4604      	mov	r4, r0
 800b4a0:	b140      	cbz	r0, 800b4b4 <__sfmoreglue+0x28>
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	e9c0 1600 	strd	r1, r6, [r0]
 800b4a8:	300c      	adds	r0, #12
 800b4aa:	60a0      	str	r0, [r4, #8]
 800b4ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b4b0:	f7fb fc60 	bl	8006d74 <memset>
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	bd70      	pop	{r4, r5, r6, pc}

0800b4b8 <__sfp_lock_acquire>:
 800b4b8:	4801      	ldr	r0, [pc, #4]	; (800b4c0 <__sfp_lock_acquire+0x8>)
 800b4ba:	f000 b8c5 	b.w	800b648 <__retarget_lock_acquire_recursive>
 800b4be:	bf00      	nop
 800b4c0:	20010aa8 	.word	0x20010aa8

0800b4c4 <__sfp_lock_release>:
 800b4c4:	4801      	ldr	r0, [pc, #4]	; (800b4cc <__sfp_lock_release+0x8>)
 800b4c6:	f000 b8c0 	b.w	800b64a <__retarget_lock_release_recursive>
 800b4ca:	bf00      	nop
 800b4cc:	20010aa8 	.word	0x20010aa8

0800b4d0 <__sinit_lock_acquire>:
 800b4d0:	4801      	ldr	r0, [pc, #4]	; (800b4d8 <__sinit_lock_acquire+0x8>)
 800b4d2:	f000 b8b9 	b.w	800b648 <__retarget_lock_acquire_recursive>
 800b4d6:	bf00      	nop
 800b4d8:	20010aa3 	.word	0x20010aa3

0800b4dc <__sinit_lock_release>:
 800b4dc:	4801      	ldr	r0, [pc, #4]	; (800b4e4 <__sinit_lock_release+0x8>)
 800b4de:	f000 b8b4 	b.w	800b64a <__retarget_lock_release_recursive>
 800b4e2:	bf00      	nop
 800b4e4:	20010aa3 	.word	0x20010aa3

0800b4e8 <__sinit>:
 800b4e8:	b510      	push	{r4, lr}
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	f7ff fff0 	bl	800b4d0 <__sinit_lock_acquire>
 800b4f0:	69a3      	ldr	r3, [r4, #24]
 800b4f2:	b11b      	cbz	r3, 800b4fc <__sinit+0x14>
 800b4f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4f8:	f7ff bff0 	b.w	800b4dc <__sinit_lock_release>
 800b4fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b500:	6523      	str	r3, [r4, #80]	; 0x50
 800b502:	4b13      	ldr	r3, [pc, #76]	; (800b550 <__sinit+0x68>)
 800b504:	4a13      	ldr	r2, [pc, #76]	; (800b554 <__sinit+0x6c>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	62a2      	str	r2, [r4, #40]	; 0x28
 800b50a:	42a3      	cmp	r3, r4
 800b50c:	bf04      	itt	eq
 800b50e:	2301      	moveq	r3, #1
 800b510:	61a3      	streq	r3, [r4, #24]
 800b512:	4620      	mov	r0, r4
 800b514:	f000 f820 	bl	800b558 <__sfp>
 800b518:	6060      	str	r0, [r4, #4]
 800b51a:	4620      	mov	r0, r4
 800b51c:	f000 f81c 	bl	800b558 <__sfp>
 800b520:	60a0      	str	r0, [r4, #8]
 800b522:	4620      	mov	r0, r4
 800b524:	f000 f818 	bl	800b558 <__sfp>
 800b528:	2200      	movs	r2, #0
 800b52a:	60e0      	str	r0, [r4, #12]
 800b52c:	2104      	movs	r1, #4
 800b52e:	6860      	ldr	r0, [r4, #4]
 800b530:	f7ff ff82 	bl	800b438 <std>
 800b534:	68a0      	ldr	r0, [r4, #8]
 800b536:	2201      	movs	r2, #1
 800b538:	2109      	movs	r1, #9
 800b53a:	f7ff ff7d 	bl	800b438 <std>
 800b53e:	68e0      	ldr	r0, [r4, #12]
 800b540:	2202      	movs	r2, #2
 800b542:	2112      	movs	r1, #18
 800b544:	f7ff ff78 	bl	800b438 <std>
 800b548:	2301      	movs	r3, #1
 800b54a:	61a3      	str	r3, [r4, #24]
 800b54c:	e7d2      	b.n	800b4f4 <__sinit+0xc>
 800b54e:	bf00      	nop
 800b550:	0800c434 	.word	0x0800c434
 800b554:	0800b481 	.word	0x0800b481

0800b558 <__sfp>:
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	4607      	mov	r7, r0
 800b55c:	f7ff ffac 	bl	800b4b8 <__sfp_lock_acquire>
 800b560:	4b1e      	ldr	r3, [pc, #120]	; (800b5dc <__sfp+0x84>)
 800b562:	681e      	ldr	r6, [r3, #0]
 800b564:	69b3      	ldr	r3, [r6, #24]
 800b566:	b913      	cbnz	r3, 800b56e <__sfp+0x16>
 800b568:	4630      	mov	r0, r6
 800b56a:	f7ff ffbd 	bl	800b4e8 <__sinit>
 800b56e:	3648      	adds	r6, #72	; 0x48
 800b570:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b574:	3b01      	subs	r3, #1
 800b576:	d503      	bpl.n	800b580 <__sfp+0x28>
 800b578:	6833      	ldr	r3, [r6, #0]
 800b57a:	b30b      	cbz	r3, 800b5c0 <__sfp+0x68>
 800b57c:	6836      	ldr	r6, [r6, #0]
 800b57e:	e7f7      	b.n	800b570 <__sfp+0x18>
 800b580:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b584:	b9d5      	cbnz	r5, 800b5bc <__sfp+0x64>
 800b586:	4b16      	ldr	r3, [pc, #88]	; (800b5e0 <__sfp+0x88>)
 800b588:	60e3      	str	r3, [r4, #12]
 800b58a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b58e:	6665      	str	r5, [r4, #100]	; 0x64
 800b590:	f000 f859 	bl	800b646 <__retarget_lock_init_recursive>
 800b594:	f7ff ff96 	bl	800b4c4 <__sfp_lock_release>
 800b598:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b59c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b5a0:	6025      	str	r5, [r4, #0]
 800b5a2:	61a5      	str	r5, [r4, #24]
 800b5a4:	2208      	movs	r2, #8
 800b5a6:	4629      	mov	r1, r5
 800b5a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b5ac:	f7fb fbe2 	bl	8006d74 <memset>
 800b5b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b5b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5bc:	3468      	adds	r4, #104	; 0x68
 800b5be:	e7d9      	b.n	800b574 <__sfp+0x1c>
 800b5c0:	2104      	movs	r1, #4
 800b5c2:	4638      	mov	r0, r7
 800b5c4:	f7ff ff62 	bl	800b48c <__sfmoreglue>
 800b5c8:	4604      	mov	r4, r0
 800b5ca:	6030      	str	r0, [r6, #0]
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d1d5      	bne.n	800b57c <__sfp+0x24>
 800b5d0:	f7ff ff78 	bl	800b4c4 <__sfp_lock_release>
 800b5d4:	230c      	movs	r3, #12
 800b5d6:	603b      	str	r3, [r7, #0]
 800b5d8:	e7ee      	b.n	800b5b8 <__sfp+0x60>
 800b5da:	bf00      	nop
 800b5dc:	0800c434 	.word	0x0800c434
 800b5e0:	ffff0001 	.word	0xffff0001

0800b5e4 <fiprintf>:
 800b5e4:	b40e      	push	{r1, r2, r3}
 800b5e6:	b503      	push	{r0, r1, lr}
 800b5e8:	4601      	mov	r1, r0
 800b5ea:	ab03      	add	r3, sp, #12
 800b5ec:	4805      	ldr	r0, [pc, #20]	; (800b604 <fiprintf+0x20>)
 800b5ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5f2:	6800      	ldr	r0, [r0, #0]
 800b5f4:	9301      	str	r3, [sp, #4]
 800b5f6:	f000 f89f 	bl	800b738 <_vfiprintf_r>
 800b5fa:	b002      	add	sp, #8
 800b5fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b600:	b003      	add	sp, #12
 800b602:	4770      	bx	lr
 800b604:	20000068 	.word	0x20000068

0800b608 <_fwalk_reent>:
 800b608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b60c:	4606      	mov	r6, r0
 800b60e:	4688      	mov	r8, r1
 800b610:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b614:	2700      	movs	r7, #0
 800b616:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b61a:	f1b9 0901 	subs.w	r9, r9, #1
 800b61e:	d505      	bpl.n	800b62c <_fwalk_reent+0x24>
 800b620:	6824      	ldr	r4, [r4, #0]
 800b622:	2c00      	cmp	r4, #0
 800b624:	d1f7      	bne.n	800b616 <_fwalk_reent+0xe>
 800b626:	4638      	mov	r0, r7
 800b628:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b62c:	89ab      	ldrh	r3, [r5, #12]
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d907      	bls.n	800b642 <_fwalk_reent+0x3a>
 800b632:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b636:	3301      	adds	r3, #1
 800b638:	d003      	beq.n	800b642 <_fwalk_reent+0x3a>
 800b63a:	4629      	mov	r1, r5
 800b63c:	4630      	mov	r0, r6
 800b63e:	47c0      	blx	r8
 800b640:	4307      	orrs	r7, r0
 800b642:	3568      	adds	r5, #104	; 0x68
 800b644:	e7e9      	b.n	800b61a <_fwalk_reent+0x12>

0800b646 <__retarget_lock_init_recursive>:
 800b646:	4770      	bx	lr

0800b648 <__retarget_lock_acquire_recursive>:
 800b648:	4770      	bx	lr

0800b64a <__retarget_lock_release_recursive>:
 800b64a:	4770      	bx	lr

0800b64c <memmove>:
 800b64c:	4288      	cmp	r0, r1
 800b64e:	b510      	push	{r4, lr}
 800b650:	eb01 0402 	add.w	r4, r1, r2
 800b654:	d902      	bls.n	800b65c <memmove+0x10>
 800b656:	4284      	cmp	r4, r0
 800b658:	4623      	mov	r3, r4
 800b65a:	d807      	bhi.n	800b66c <memmove+0x20>
 800b65c:	1e43      	subs	r3, r0, #1
 800b65e:	42a1      	cmp	r1, r4
 800b660:	d008      	beq.n	800b674 <memmove+0x28>
 800b662:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b666:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b66a:	e7f8      	b.n	800b65e <memmove+0x12>
 800b66c:	4402      	add	r2, r0
 800b66e:	4601      	mov	r1, r0
 800b670:	428a      	cmp	r2, r1
 800b672:	d100      	bne.n	800b676 <memmove+0x2a>
 800b674:	bd10      	pop	{r4, pc}
 800b676:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b67a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b67e:	e7f7      	b.n	800b670 <memmove+0x24>

0800b680 <__malloc_lock>:
 800b680:	4801      	ldr	r0, [pc, #4]	; (800b688 <__malloc_lock+0x8>)
 800b682:	f7ff bfe1 	b.w	800b648 <__retarget_lock_acquire_recursive>
 800b686:	bf00      	nop
 800b688:	20010aa4 	.word	0x20010aa4

0800b68c <__malloc_unlock>:
 800b68c:	4801      	ldr	r0, [pc, #4]	; (800b694 <__malloc_unlock+0x8>)
 800b68e:	f7ff bfdc 	b.w	800b64a <__retarget_lock_release_recursive>
 800b692:	bf00      	nop
 800b694:	20010aa4 	.word	0x20010aa4

0800b698 <_realloc_r>:
 800b698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69a:	4607      	mov	r7, r0
 800b69c:	4614      	mov	r4, r2
 800b69e:	460e      	mov	r6, r1
 800b6a0:	b921      	cbnz	r1, 800b6ac <_realloc_r+0x14>
 800b6a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6a6:	4611      	mov	r1, r2
 800b6a8:	f7fe bfe6 	b.w	800a678 <_malloc_r>
 800b6ac:	b922      	cbnz	r2, 800b6b8 <_realloc_r+0x20>
 800b6ae:	f7fe ff93 	bl	800a5d8 <_free_r>
 800b6b2:	4625      	mov	r5, r4
 800b6b4:	4628      	mov	r0, r5
 800b6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6b8:	f000 fa9a 	bl	800bbf0 <_malloc_usable_size_r>
 800b6bc:	42a0      	cmp	r0, r4
 800b6be:	d20f      	bcs.n	800b6e0 <_realloc_r+0x48>
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	4638      	mov	r0, r7
 800b6c4:	f7fe ffd8 	bl	800a678 <_malloc_r>
 800b6c8:	4605      	mov	r5, r0
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d0f2      	beq.n	800b6b4 <_realloc_r+0x1c>
 800b6ce:	4631      	mov	r1, r6
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	f7fe faa7 	bl	8009c24 <memcpy>
 800b6d6:	4631      	mov	r1, r6
 800b6d8:	4638      	mov	r0, r7
 800b6da:	f7fe ff7d 	bl	800a5d8 <_free_r>
 800b6de:	e7e9      	b.n	800b6b4 <_realloc_r+0x1c>
 800b6e0:	4635      	mov	r5, r6
 800b6e2:	e7e7      	b.n	800b6b4 <_realloc_r+0x1c>

0800b6e4 <__sfputc_r>:
 800b6e4:	6893      	ldr	r3, [r2, #8]
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	b410      	push	{r4}
 800b6ec:	6093      	str	r3, [r2, #8]
 800b6ee:	da08      	bge.n	800b702 <__sfputc_r+0x1e>
 800b6f0:	6994      	ldr	r4, [r2, #24]
 800b6f2:	42a3      	cmp	r3, r4
 800b6f4:	db01      	blt.n	800b6fa <__sfputc_r+0x16>
 800b6f6:	290a      	cmp	r1, #10
 800b6f8:	d103      	bne.n	800b702 <__sfputc_r+0x1e>
 800b6fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6fe:	f000 b94b 	b.w	800b998 <__swbuf_r>
 800b702:	6813      	ldr	r3, [r2, #0]
 800b704:	1c58      	adds	r0, r3, #1
 800b706:	6010      	str	r0, [r2, #0]
 800b708:	7019      	strb	r1, [r3, #0]
 800b70a:	4608      	mov	r0, r1
 800b70c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b710:	4770      	bx	lr

0800b712 <__sfputs_r>:
 800b712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b714:	4606      	mov	r6, r0
 800b716:	460f      	mov	r7, r1
 800b718:	4614      	mov	r4, r2
 800b71a:	18d5      	adds	r5, r2, r3
 800b71c:	42ac      	cmp	r4, r5
 800b71e:	d101      	bne.n	800b724 <__sfputs_r+0x12>
 800b720:	2000      	movs	r0, #0
 800b722:	e007      	b.n	800b734 <__sfputs_r+0x22>
 800b724:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b728:	463a      	mov	r2, r7
 800b72a:	4630      	mov	r0, r6
 800b72c:	f7ff ffda 	bl	800b6e4 <__sfputc_r>
 800b730:	1c43      	adds	r3, r0, #1
 800b732:	d1f3      	bne.n	800b71c <__sfputs_r+0xa>
 800b734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b738 <_vfiprintf_r>:
 800b738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b73c:	460d      	mov	r5, r1
 800b73e:	b09d      	sub	sp, #116	; 0x74
 800b740:	4614      	mov	r4, r2
 800b742:	4698      	mov	r8, r3
 800b744:	4606      	mov	r6, r0
 800b746:	b118      	cbz	r0, 800b750 <_vfiprintf_r+0x18>
 800b748:	6983      	ldr	r3, [r0, #24]
 800b74a:	b90b      	cbnz	r3, 800b750 <_vfiprintf_r+0x18>
 800b74c:	f7ff fecc 	bl	800b4e8 <__sinit>
 800b750:	4b89      	ldr	r3, [pc, #548]	; (800b978 <_vfiprintf_r+0x240>)
 800b752:	429d      	cmp	r5, r3
 800b754:	d11b      	bne.n	800b78e <_vfiprintf_r+0x56>
 800b756:	6875      	ldr	r5, [r6, #4]
 800b758:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b75a:	07d9      	lsls	r1, r3, #31
 800b75c:	d405      	bmi.n	800b76a <_vfiprintf_r+0x32>
 800b75e:	89ab      	ldrh	r3, [r5, #12]
 800b760:	059a      	lsls	r2, r3, #22
 800b762:	d402      	bmi.n	800b76a <_vfiprintf_r+0x32>
 800b764:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b766:	f7ff ff6f 	bl	800b648 <__retarget_lock_acquire_recursive>
 800b76a:	89ab      	ldrh	r3, [r5, #12]
 800b76c:	071b      	lsls	r3, r3, #28
 800b76e:	d501      	bpl.n	800b774 <_vfiprintf_r+0x3c>
 800b770:	692b      	ldr	r3, [r5, #16]
 800b772:	b9eb      	cbnz	r3, 800b7b0 <_vfiprintf_r+0x78>
 800b774:	4629      	mov	r1, r5
 800b776:	4630      	mov	r0, r6
 800b778:	f000 f960 	bl	800ba3c <__swsetup_r>
 800b77c:	b1c0      	cbz	r0, 800b7b0 <_vfiprintf_r+0x78>
 800b77e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b780:	07dc      	lsls	r4, r3, #31
 800b782:	d50e      	bpl.n	800b7a2 <_vfiprintf_r+0x6a>
 800b784:	f04f 30ff 	mov.w	r0, #4294967295
 800b788:	b01d      	add	sp, #116	; 0x74
 800b78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b78e:	4b7b      	ldr	r3, [pc, #492]	; (800b97c <_vfiprintf_r+0x244>)
 800b790:	429d      	cmp	r5, r3
 800b792:	d101      	bne.n	800b798 <_vfiprintf_r+0x60>
 800b794:	68b5      	ldr	r5, [r6, #8]
 800b796:	e7df      	b.n	800b758 <_vfiprintf_r+0x20>
 800b798:	4b79      	ldr	r3, [pc, #484]	; (800b980 <_vfiprintf_r+0x248>)
 800b79a:	429d      	cmp	r5, r3
 800b79c:	bf08      	it	eq
 800b79e:	68f5      	ldreq	r5, [r6, #12]
 800b7a0:	e7da      	b.n	800b758 <_vfiprintf_r+0x20>
 800b7a2:	89ab      	ldrh	r3, [r5, #12]
 800b7a4:	0598      	lsls	r0, r3, #22
 800b7a6:	d4ed      	bmi.n	800b784 <_vfiprintf_r+0x4c>
 800b7a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7aa:	f7ff ff4e 	bl	800b64a <__retarget_lock_release_recursive>
 800b7ae:	e7e9      	b.n	800b784 <_vfiprintf_r+0x4c>
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b7b4:	2320      	movs	r3, #32
 800b7b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b7ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7be:	2330      	movs	r3, #48	; 0x30
 800b7c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b984 <_vfiprintf_r+0x24c>
 800b7c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7c8:	f04f 0901 	mov.w	r9, #1
 800b7cc:	4623      	mov	r3, r4
 800b7ce:	469a      	mov	sl, r3
 800b7d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7d4:	b10a      	cbz	r2, 800b7da <_vfiprintf_r+0xa2>
 800b7d6:	2a25      	cmp	r2, #37	; 0x25
 800b7d8:	d1f9      	bne.n	800b7ce <_vfiprintf_r+0x96>
 800b7da:	ebba 0b04 	subs.w	fp, sl, r4
 800b7de:	d00b      	beq.n	800b7f8 <_vfiprintf_r+0xc0>
 800b7e0:	465b      	mov	r3, fp
 800b7e2:	4622      	mov	r2, r4
 800b7e4:	4629      	mov	r1, r5
 800b7e6:	4630      	mov	r0, r6
 800b7e8:	f7ff ff93 	bl	800b712 <__sfputs_r>
 800b7ec:	3001      	adds	r0, #1
 800b7ee:	f000 80aa 	beq.w	800b946 <_vfiprintf_r+0x20e>
 800b7f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7f4:	445a      	add	r2, fp
 800b7f6:	9209      	str	r2, [sp, #36]	; 0x24
 800b7f8:	f89a 3000 	ldrb.w	r3, [sl]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	f000 80a2 	beq.w	800b946 <_vfiprintf_r+0x20e>
 800b802:	2300      	movs	r3, #0
 800b804:	f04f 32ff 	mov.w	r2, #4294967295
 800b808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b80c:	f10a 0a01 	add.w	sl, sl, #1
 800b810:	9304      	str	r3, [sp, #16]
 800b812:	9307      	str	r3, [sp, #28]
 800b814:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b818:	931a      	str	r3, [sp, #104]	; 0x68
 800b81a:	4654      	mov	r4, sl
 800b81c:	2205      	movs	r2, #5
 800b81e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b822:	4858      	ldr	r0, [pc, #352]	; (800b984 <_vfiprintf_r+0x24c>)
 800b824:	f7f4 fd24 	bl	8000270 <memchr>
 800b828:	9a04      	ldr	r2, [sp, #16]
 800b82a:	b9d8      	cbnz	r0, 800b864 <_vfiprintf_r+0x12c>
 800b82c:	06d1      	lsls	r1, r2, #27
 800b82e:	bf44      	itt	mi
 800b830:	2320      	movmi	r3, #32
 800b832:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b836:	0713      	lsls	r3, r2, #28
 800b838:	bf44      	itt	mi
 800b83a:	232b      	movmi	r3, #43	; 0x2b
 800b83c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b840:	f89a 3000 	ldrb.w	r3, [sl]
 800b844:	2b2a      	cmp	r3, #42	; 0x2a
 800b846:	d015      	beq.n	800b874 <_vfiprintf_r+0x13c>
 800b848:	9a07      	ldr	r2, [sp, #28]
 800b84a:	4654      	mov	r4, sl
 800b84c:	2000      	movs	r0, #0
 800b84e:	f04f 0c0a 	mov.w	ip, #10
 800b852:	4621      	mov	r1, r4
 800b854:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b858:	3b30      	subs	r3, #48	; 0x30
 800b85a:	2b09      	cmp	r3, #9
 800b85c:	d94e      	bls.n	800b8fc <_vfiprintf_r+0x1c4>
 800b85e:	b1b0      	cbz	r0, 800b88e <_vfiprintf_r+0x156>
 800b860:	9207      	str	r2, [sp, #28]
 800b862:	e014      	b.n	800b88e <_vfiprintf_r+0x156>
 800b864:	eba0 0308 	sub.w	r3, r0, r8
 800b868:	fa09 f303 	lsl.w	r3, r9, r3
 800b86c:	4313      	orrs	r3, r2
 800b86e:	9304      	str	r3, [sp, #16]
 800b870:	46a2      	mov	sl, r4
 800b872:	e7d2      	b.n	800b81a <_vfiprintf_r+0xe2>
 800b874:	9b03      	ldr	r3, [sp, #12]
 800b876:	1d19      	adds	r1, r3, #4
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	9103      	str	r1, [sp, #12]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	bfbb      	ittet	lt
 800b880:	425b      	neglt	r3, r3
 800b882:	f042 0202 	orrlt.w	r2, r2, #2
 800b886:	9307      	strge	r3, [sp, #28]
 800b888:	9307      	strlt	r3, [sp, #28]
 800b88a:	bfb8      	it	lt
 800b88c:	9204      	strlt	r2, [sp, #16]
 800b88e:	7823      	ldrb	r3, [r4, #0]
 800b890:	2b2e      	cmp	r3, #46	; 0x2e
 800b892:	d10c      	bne.n	800b8ae <_vfiprintf_r+0x176>
 800b894:	7863      	ldrb	r3, [r4, #1]
 800b896:	2b2a      	cmp	r3, #42	; 0x2a
 800b898:	d135      	bne.n	800b906 <_vfiprintf_r+0x1ce>
 800b89a:	9b03      	ldr	r3, [sp, #12]
 800b89c:	1d1a      	adds	r2, r3, #4
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	9203      	str	r2, [sp, #12]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	bfb8      	it	lt
 800b8a6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b8aa:	3402      	adds	r4, #2
 800b8ac:	9305      	str	r3, [sp, #20]
 800b8ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b994 <_vfiprintf_r+0x25c>
 800b8b2:	7821      	ldrb	r1, [r4, #0]
 800b8b4:	2203      	movs	r2, #3
 800b8b6:	4650      	mov	r0, sl
 800b8b8:	f7f4 fcda 	bl	8000270 <memchr>
 800b8bc:	b140      	cbz	r0, 800b8d0 <_vfiprintf_r+0x198>
 800b8be:	2340      	movs	r3, #64	; 0x40
 800b8c0:	eba0 000a 	sub.w	r0, r0, sl
 800b8c4:	fa03 f000 	lsl.w	r0, r3, r0
 800b8c8:	9b04      	ldr	r3, [sp, #16]
 800b8ca:	4303      	orrs	r3, r0
 800b8cc:	3401      	adds	r4, #1
 800b8ce:	9304      	str	r3, [sp, #16]
 800b8d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8d4:	482c      	ldr	r0, [pc, #176]	; (800b988 <_vfiprintf_r+0x250>)
 800b8d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8da:	2206      	movs	r2, #6
 800b8dc:	f7f4 fcc8 	bl	8000270 <memchr>
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	d03f      	beq.n	800b964 <_vfiprintf_r+0x22c>
 800b8e4:	4b29      	ldr	r3, [pc, #164]	; (800b98c <_vfiprintf_r+0x254>)
 800b8e6:	bb1b      	cbnz	r3, 800b930 <_vfiprintf_r+0x1f8>
 800b8e8:	9b03      	ldr	r3, [sp, #12]
 800b8ea:	3307      	adds	r3, #7
 800b8ec:	f023 0307 	bic.w	r3, r3, #7
 800b8f0:	3308      	adds	r3, #8
 800b8f2:	9303      	str	r3, [sp, #12]
 800b8f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8f6:	443b      	add	r3, r7
 800b8f8:	9309      	str	r3, [sp, #36]	; 0x24
 800b8fa:	e767      	b.n	800b7cc <_vfiprintf_r+0x94>
 800b8fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b900:	460c      	mov	r4, r1
 800b902:	2001      	movs	r0, #1
 800b904:	e7a5      	b.n	800b852 <_vfiprintf_r+0x11a>
 800b906:	2300      	movs	r3, #0
 800b908:	3401      	adds	r4, #1
 800b90a:	9305      	str	r3, [sp, #20]
 800b90c:	4619      	mov	r1, r3
 800b90e:	f04f 0c0a 	mov.w	ip, #10
 800b912:	4620      	mov	r0, r4
 800b914:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b918:	3a30      	subs	r2, #48	; 0x30
 800b91a:	2a09      	cmp	r2, #9
 800b91c:	d903      	bls.n	800b926 <_vfiprintf_r+0x1ee>
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d0c5      	beq.n	800b8ae <_vfiprintf_r+0x176>
 800b922:	9105      	str	r1, [sp, #20]
 800b924:	e7c3      	b.n	800b8ae <_vfiprintf_r+0x176>
 800b926:	fb0c 2101 	mla	r1, ip, r1, r2
 800b92a:	4604      	mov	r4, r0
 800b92c:	2301      	movs	r3, #1
 800b92e:	e7f0      	b.n	800b912 <_vfiprintf_r+0x1da>
 800b930:	ab03      	add	r3, sp, #12
 800b932:	9300      	str	r3, [sp, #0]
 800b934:	462a      	mov	r2, r5
 800b936:	4b16      	ldr	r3, [pc, #88]	; (800b990 <_vfiprintf_r+0x258>)
 800b938:	a904      	add	r1, sp, #16
 800b93a:	4630      	mov	r0, r6
 800b93c:	f7fb fab4 	bl	8006ea8 <_printf_float>
 800b940:	4607      	mov	r7, r0
 800b942:	1c78      	adds	r0, r7, #1
 800b944:	d1d6      	bne.n	800b8f4 <_vfiprintf_r+0x1bc>
 800b946:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b948:	07d9      	lsls	r1, r3, #31
 800b94a:	d405      	bmi.n	800b958 <_vfiprintf_r+0x220>
 800b94c:	89ab      	ldrh	r3, [r5, #12]
 800b94e:	059a      	lsls	r2, r3, #22
 800b950:	d402      	bmi.n	800b958 <_vfiprintf_r+0x220>
 800b952:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b954:	f7ff fe79 	bl	800b64a <__retarget_lock_release_recursive>
 800b958:	89ab      	ldrh	r3, [r5, #12]
 800b95a:	065b      	lsls	r3, r3, #25
 800b95c:	f53f af12 	bmi.w	800b784 <_vfiprintf_r+0x4c>
 800b960:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b962:	e711      	b.n	800b788 <_vfiprintf_r+0x50>
 800b964:	ab03      	add	r3, sp, #12
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	462a      	mov	r2, r5
 800b96a:	4b09      	ldr	r3, [pc, #36]	; (800b990 <_vfiprintf_r+0x258>)
 800b96c:	a904      	add	r1, sp, #16
 800b96e:	4630      	mov	r0, r6
 800b970:	f7fb fd26 	bl	80073c0 <_printf_i>
 800b974:	e7e4      	b.n	800b940 <_vfiprintf_r+0x208>
 800b976:	bf00      	nop
 800b978:	0800c8bc 	.word	0x0800c8bc
 800b97c:	0800c8dc 	.word	0x0800c8dc
 800b980:	0800c89c 	.word	0x0800c89c
 800b984:	0800c834 	.word	0x0800c834
 800b988:	0800c83e 	.word	0x0800c83e
 800b98c:	08006ea9 	.word	0x08006ea9
 800b990:	0800b713 	.word	0x0800b713
 800b994:	0800c83a 	.word	0x0800c83a

0800b998 <__swbuf_r>:
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	460e      	mov	r6, r1
 800b99c:	4614      	mov	r4, r2
 800b99e:	4605      	mov	r5, r0
 800b9a0:	b118      	cbz	r0, 800b9aa <__swbuf_r+0x12>
 800b9a2:	6983      	ldr	r3, [r0, #24]
 800b9a4:	b90b      	cbnz	r3, 800b9aa <__swbuf_r+0x12>
 800b9a6:	f7ff fd9f 	bl	800b4e8 <__sinit>
 800b9aa:	4b21      	ldr	r3, [pc, #132]	; (800ba30 <__swbuf_r+0x98>)
 800b9ac:	429c      	cmp	r4, r3
 800b9ae:	d12b      	bne.n	800ba08 <__swbuf_r+0x70>
 800b9b0:	686c      	ldr	r4, [r5, #4]
 800b9b2:	69a3      	ldr	r3, [r4, #24]
 800b9b4:	60a3      	str	r3, [r4, #8]
 800b9b6:	89a3      	ldrh	r3, [r4, #12]
 800b9b8:	071a      	lsls	r2, r3, #28
 800b9ba:	d52f      	bpl.n	800ba1c <__swbuf_r+0x84>
 800b9bc:	6923      	ldr	r3, [r4, #16]
 800b9be:	b36b      	cbz	r3, 800ba1c <__swbuf_r+0x84>
 800b9c0:	6923      	ldr	r3, [r4, #16]
 800b9c2:	6820      	ldr	r0, [r4, #0]
 800b9c4:	1ac0      	subs	r0, r0, r3
 800b9c6:	6963      	ldr	r3, [r4, #20]
 800b9c8:	b2f6      	uxtb	r6, r6
 800b9ca:	4283      	cmp	r3, r0
 800b9cc:	4637      	mov	r7, r6
 800b9ce:	dc04      	bgt.n	800b9da <__swbuf_r+0x42>
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f7ff fcf4 	bl	800b3c0 <_fflush_r>
 800b9d8:	bb30      	cbnz	r0, 800ba28 <__swbuf_r+0x90>
 800b9da:	68a3      	ldr	r3, [r4, #8]
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	60a3      	str	r3, [r4, #8]
 800b9e0:	6823      	ldr	r3, [r4, #0]
 800b9e2:	1c5a      	adds	r2, r3, #1
 800b9e4:	6022      	str	r2, [r4, #0]
 800b9e6:	701e      	strb	r6, [r3, #0]
 800b9e8:	6963      	ldr	r3, [r4, #20]
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	4283      	cmp	r3, r0
 800b9ee:	d004      	beq.n	800b9fa <__swbuf_r+0x62>
 800b9f0:	89a3      	ldrh	r3, [r4, #12]
 800b9f2:	07db      	lsls	r3, r3, #31
 800b9f4:	d506      	bpl.n	800ba04 <__swbuf_r+0x6c>
 800b9f6:	2e0a      	cmp	r6, #10
 800b9f8:	d104      	bne.n	800ba04 <__swbuf_r+0x6c>
 800b9fa:	4621      	mov	r1, r4
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	f7ff fcdf 	bl	800b3c0 <_fflush_r>
 800ba02:	b988      	cbnz	r0, 800ba28 <__swbuf_r+0x90>
 800ba04:	4638      	mov	r0, r7
 800ba06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba08:	4b0a      	ldr	r3, [pc, #40]	; (800ba34 <__swbuf_r+0x9c>)
 800ba0a:	429c      	cmp	r4, r3
 800ba0c:	d101      	bne.n	800ba12 <__swbuf_r+0x7a>
 800ba0e:	68ac      	ldr	r4, [r5, #8]
 800ba10:	e7cf      	b.n	800b9b2 <__swbuf_r+0x1a>
 800ba12:	4b09      	ldr	r3, [pc, #36]	; (800ba38 <__swbuf_r+0xa0>)
 800ba14:	429c      	cmp	r4, r3
 800ba16:	bf08      	it	eq
 800ba18:	68ec      	ldreq	r4, [r5, #12]
 800ba1a:	e7ca      	b.n	800b9b2 <__swbuf_r+0x1a>
 800ba1c:	4621      	mov	r1, r4
 800ba1e:	4628      	mov	r0, r5
 800ba20:	f000 f80c 	bl	800ba3c <__swsetup_r>
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d0cb      	beq.n	800b9c0 <__swbuf_r+0x28>
 800ba28:	f04f 37ff 	mov.w	r7, #4294967295
 800ba2c:	e7ea      	b.n	800ba04 <__swbuf_r+0x6c>
 800ba2e:	bf00      	nop
 800ba30:	0800c8bc 	.word	0x0800c8bc
 800ba34:	0800c8dc 	.word	0x0800c8dc
 800ba38:	0800c89c 	.word	0x0800c89c

0800ba3c <__swsetup_r>:
 800ba3c:	4b32      	ldr	r3, [pc, #200]	; (800bb08 <__swsetup_r+0xcc>)
 800ba3e:	b570      	push	{r4, r5, r6, lr}
 800ba40:	681d      	ldr	r5, [r3, #0]
 800ba42:	4606      	mov	r6, r0
 800ba44:	460c      	mov	r4, r1
 800ba46:	b125      	cbz	r5, 800ba52 <__swsetup_r+0x16>
 800ba48:	69ab      	ldr	r3, [r5, #24]
 800ba4a:	b913      	cbnz	r3, 800ba52 <__swsetup_r+0x16>
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	f7ff fd4b 	bl	800b4e8 <__sinit>
 800ba52:	4b2e      	ldr	r3, [pc, #184]	; (800bb0c <__swsetup_r+0xd0>)
 800ba54:	429c      	cmp	r4, r3
 800ba56:	d10f      	bne.n	800ba78 <__swsetup_r+0x3c>
 800ba58:	686c      	ldr	r4, [r5, #4]
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba60:	0719      	lsls	r1, r3, #28
 800ba62:	d42c      	bmi.n	800babe <__swsetup_r+0x82>
 800ba64:	06dd      	lsls	r5, r3, #27
 800ba66:	d411      	bmi.n	800ba8c <__swsetup_r+0x50>
 800ba68:	2309      	movs	r3, #9
 800ba6a:	6033      	str	r3, [r6, #0]
 800ba6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba70:	81a3      	strh	r3, [r4, #12]
 800ba72:	f04f 30ff 	mov.w	r0, #4294967295
 800ba76:	e03e      	b.n	800baf6 <__swsetup_r+0xba>
 800ba78:	4b25      	ldr	r3, [pc, #148]	; (800bb10 <__swsetup_r+0xd4>)
 800ba7a:	429c      	cmp	r4, r3
 800ba7c:	d101      	bne.n	800ba82 <__swsetup_r+0x46>
 800ba7e:	68ac      	ldr	r4, [r5, #8]
 800ba80:	e7eb      	b.n	800ba5a <__swsetup_r+0x1e>
 800ba82:	4b24      	ldr	r3, [pc, #144]	; (800bb14 <__swsetup_r+0xd8>)
 800ba84:	429c      	cmp	r4, r3
 800ba86:	bf08      	it	eq
 800ba88:	68ec      	ldreq	r4, [r5, #12]
 800ba8a:	e7e6      	b.n	800ba5a <__swsetup_r+0x1e>
 800ba8c:	0758      	lsls	r0, r3, #29
 800ba8e:	d512      	bpl.n	800bab6 <__swsetup_r+0x7a>
 800ba90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba92:	b141      	cbz	r1, 800baa6 <__swsetup_r+0x6a>
 800ba94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba98:	4299      	cmp	r1, r3
 800ba9a:	d002      	beq.n	800baa2 <__swsetup_r+0x66>
 800ba9c:	4630      	mov	r0, r6
 800ba9e:	f7fe fd9b 	bl	800a5d8 <_free_r>
 800baa2:	2300      	movs	r3, #0
 800baa4:	6363      	str	r3, [r4, #52]	; 0x34
 800baa6:	89a3      	ldrh	r3, [r4, #12]
 800baa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800baac:	81a3      	strh	r3, [r4, #12]
 800baae:	2300      	movs	r3, #0
 800bab0:	6063      	str	r3, [r4, #4]
 800bab2:	6923      	ldr	r3, [r4, #16]
 800bab4:	6023      	str	r3, [r4, #0]
 800bab6:	89a3      	ldrh	r3, [r4, #12]
 800bab8:	f043 0308 	orr.w	r3, r3, #8
 800babc:	81a3      	strh	r3, [r4, #12]
 800babe:	6923      	ldr	r3, [r4, #16]
 800bac0:	b94b      	cbnz	r3, 800bad6 <__swsetup_r+0x9a>
 800bac2:	89a3      	ldrh	r3, [r4, #12]
 800bac4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bacc:	d003      	beq.n	800bad6 <__swsetup_r+0x9a>
 800bace:	4621      	mov	r1, r4
 800bad0:	4630      	mov	r0, r6
 800bad2:	f000 f84d 	bl	800bb70 <__smakebuf_r>
 800bad6:	89a0      	ldrh	r0, [r4, #12]
 800bad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800badc:	f010 0301 	ands.w	r3, r0, #1
 800bae0:	d00a      	beq.n	800baf8 <__swsetup_r+0xbc>
 800bae2:	2300      	movs	r3, #0
 800bae4:	60a3      	str	r3, [r4, #8]
 800bae6:	6963      	ldr	r3, [r4, #20]
 800bae8:	425b      	negs	r3, r3
 800baea:	61a3      	str	r3, [r4, #24]
 800baec:	6923      	ldr	r3, [r4, #16]
 800baee:	b943      	cbnz	r3, 800bb02 <__swsetup_r+0xc6>
 800baf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800baf4:	d1ba      	bne.n	800ba6c <__swsetup_r+0x30>
 800baf6:	bd70      	pop	{r4, r5, r6, pc}
 800baf8:	0781      	lsls	r1, r0, #30
 800bafa:	bf58      	it	pl
 800bafc:	6963      	ldrpl	r3, [r4, #20]
 800bafe:	60a3      	str	r3, [r4, #8]
 800bb00:	e7f4      	b.n	800baec <__swsetup_r+0xb0>
 800bb02:	2000      	movs	r0, #0
 800bb04:	e7f7      	b.n	800baf6 <__swsetup_r+0xba>
 800bb06:	bf00      	nop
 800bb08:	20000068 	.word	0x20000068
 800bb0c:	0800c8bc 	.word	0x0800c8bc
 800bb10:	0800c8dc 	.word	0x0800c8dc
 800bb14:	0800c89c 	.word	0x0800c89c

0800bb18 <abort>:
 800bb18:	b508      	push	{r3, lr}
 800bb1a:	2006      	movs	r0, #6
 800bb1c:	f000 f898 	bl	800bc50 <raise>
 800bb20:	2001      	movs	r0, #1
 800bb22:	f7f6 fa31 	bl	8001f88 <_exit>

0800bb26 <__swhatbuf_r>:
 800bb26:	b570      	push	{r4, r5, r6, lr}
 800bb28:	460e      	mov	r6, r1
 800bb2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb2e:	2900      	cmp	r1, #0
 800bb30:	b096      	sub	sp, #88	; 0x58
 800bb32:	4614      	mov	r4, r2
 800bb34:	461d      	mov	r5, r3
 800bb36:	da07      	bge.n	800bb48 <__swhatbuf_r+0x22>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	602b      	str	r3, [r5, #0]
 800bb3c:	89b3      	ldrh	r3, [r6, #12]
 800bb3e:	061a      	lsls	r2, r3, #24
 800bb40:	d410      	bmi.n	800bb64 <__swhatbuf_r+0x3e>
 800bb42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb46:	e00e      	b.n	800bb66 <__swhatbuf_r+0x40>
 800bb48:	466a      	mov	r2, sp
 800bb4a:	f000 f89d 	bl	800bc88 <_fstat_r>
 800bb4e:	2800      	cmp	r0, #0
 800bb50:	dbf2      	blt.n	800bb38 <__swhatbuf_r+0x12>
 800bb52:	9a01      	ldr	r2, [sp, #4]
 800bb54:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bb58:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bb5c:	425a      	negs	r2, r3
 800bb5e:	415a      	adcs	r2, r3
 800bb60:	602a      	str	r2, [r5, #0]
 800bb62:	e7ee      	b.n	800bb42 <__swhatbuf_r+0x1c>
 800bb64:	2340      	movs	r3, #64	; 0x40
 800bb66:	2000      	movs	r0, #0
 800bb68:	6023      	str	r3, [r4, #0]
 800bb6a:	b016      	add	sp, #88	; 0x58
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bb70 <__smakebuf_r>:
 800bb70:	898b      	ldrh	r3, [r1, #12]
 800bb72:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb74:	079d      	lsls	r5, r3, #30
 800bb76:	4606      	mov	r6, r0
 800bb78:	460c      	mov	r4, r1
 800bb7a:	d507      	bpl.n	800bb8c <__smakebuf_r+0x1c>
 800bb7c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb80:	6023      	str	r3, [r4, #0]
 800bb82:	6123      	str	r3, [r4, #16]
 800bb84:	2301      	movs	r3, #1
 800bb86:	6163      	str	r3, [r4, #20]
 800bb88:	b002      	add	sp, #8
 800bb8a:	bd70      	pop	{r4, r5, r6, pc}
 800bb8c:	ab01      	add	r3, sp, #4
 800bb8e:	466a      	mov	r2, sp
 800bb90:	f7ff ffc9 	bl	800bb26 <__swhatbuf_r>
 800bb94:	9900      	ldr	r1, [sp, #0]
 800bb96:	4605      	mov	r5, r0
 800bb98:	4630      	mov	r0, r6
 800bb9a:	f7fe fd6d 	bl	800a678 <_malloc_r>
 800bb9e:	b948      	cbnz	r0, 800bbb4 <__smakebuf_r+0x44>
 800bba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bba4:	059a      	lsls	r2, r3, #22
 800bba6:	d4ef      	bmi.n	800bb88 <__smakebuf_r+0x18>
 800bba8:	f023 0303 	bic.w	r3, r3, #3
 800bbac:	f043 0302 	orr.w	r3, r3, #2
 800bbb0:	81a3      	strh	r3, [r4, #12]
 800bbb2:	e7e3      	b.n	800bb7c <__smakebuf_r+0xc>
 800bbb4:	4b0d      	ldr	r3, [pc, #52]	; (800bbec <__smakebuf_r+0x7c>)
 800bbb6:	62b3      	str	r3, [r6, #40]	; 0x28
 800bbb8:	89a3      	ldrh	r3, [r4, #12]
 800bbba:	6020      	str	r0, [r4, #0]
 800bbbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbc0:	81a3      	strh	r3, [r4, #12]
 800bbc2:	9b00      	ldr	r3, [sp, #0]
 800bbc4:	6163      	str	r3, [r4, #20]
 800bbc6:	9b01      	ldr	r3, [sp, #4]
 800bbc8:	6120      	str	r0, [r4, #16]
 800bbca:	b15b      	cbz	r3, 800bbe4 <__smakebuf_r+0x74>
 800bbcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	f000 f86b 	bl	800bcac <_isatty_r>
 800bbd6:	b128      	cbz	r0, 800bbe4 <__smakebuf_r+0x74>
 800bbd8:	89a3      	ldrh	r3, [r4, #12]
 800bbda:	f023 0303 	bic.w	r3, r3, #3
 800bbde:	f043 0301 	orr.w	r3, r3, #1
 800bbe2:	81a3      	strh	r3, [r4, #12]
 800bbe4:	89a0      	ldrh	r0, [r4, #12]
 800bbe6:	4305      	orrs	r5, r0
 800bbe8:	81a5      	strh	r5, [r4, #12]
 800bbea:	e7cd      	b.n	800bb88 <__smakebuf_r+0x18>
 800bbec:	0800b481 	.word	0x0800b481

0800bbf0 <_malloc_usable_size_r>:
 800bbf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbf4:	1f18      	subs	r0, r3, #4
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	bfbc      	itt	lt
 800bbfa:	580b      	ldrlt	r3, [r1, r0]
 800bbfc:	18c0      	addlt	r0, r0, r3
 800bbfe:	4770      	bx	lr

0800bc00 <_raise_r>:
 800bc00:	291f      	cmp	r1, #31
 800bc02:	b538      	push	{r3, r4, r5, lr}
 800bc04:	4604      	mov	r4, r0
 800bc06:	460d      	mov	r5, r1
 800bc08:	d904      	bls.n	800bc14 <_raise_r+0x14>
 800bc0a:	2316      	movs	r3, #22
 800bc0c:	6003      	str	r3, [r0, #0]
 800bc0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc16:	b112      	cbz	r2, 800bc1e <_raise_r+0x1e>
 800bc18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc1c:	b94b      	cbnz	r3, 800bc32 <_raise_r+0x32>
 800bc1e:	4620      	mov	r0, r4
 800bc20:	f000 f830 	bl	800bc84 <_getpid_r>
 800bc24:	462a      	mov	r2, r5
 800bc26:	4601      	mov	r1, r0
 800bc28:	4620      	mov	r0, r4
 800bc2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc2e:	f000 b817 	b.w	800bc60 <_kill_r>
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d00a      	beq.n	800bc4c <_raise_r+0x4c>
 800bc36:	1c59      	adds	r1, r3, #1
 800bc38:	d103      	bne.n	800bc42 <_raise_r+0x42>
 800bc3a:	2316      	movs	r3, #22
 800bc3c:	6003      	str	r3, [r0, #0]
 800bc3e:	2001      	movs	r0, #1
 800bc40:	e7e7      	b.n	800bc12 <_raise_r+0x12>
 800bc42:	2400      	movs	r4, #0
 800bc44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bc48:	4628      	mov	r0, r5
 800bc4a:	4798      	blx	r3
 800bc4c:	2000      	movs	r0, #0
 800bc4e:	e7e0      	b.n	800bc12 <_raise_r+0x12>

0800bc50 <raise>:
 800bc50:	4b02      	ldr	r3, [pc, #8]	; (800bc5c <raise+0xc>)
 800bc52:	4601      	mov	r1, r0
 800bc54:	6818      	ldr	r0, [r3, #0]
 800bc56:	f7ff bfd3 	b.w	800bc00 <_raise_r>
 800bc5a:	bf00      	nop
 800bc5c:	20000068 	.word	0x20000068

0800bc60 <_kill_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	4d07      	ldr	r5, [pc, #28]	; (800bc80 <_kill_r+0x20>)
 800bc64:	2300      	movs	r3, #0
 800bc66:	4604      	mov	r4, r0
 800bc68:	4608      	mov	r0, r1
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	602b      	str	r3, [r5, #0]
 800bc6e:	f7f6 f97b 	bl	8001f68 <_kill>
 800bc72:	1c43      	adds	r3, r0, #1
 800bc74:	d102      	bne.n	800bc7c <_kill_r+0x1c>
 800bc76:	682b      	ldr	r3, [r5, #0]
 800bc78:	b103      	cbz	r3, 800bc7c <_kill_r+0x1c>
 800bc7a:	6023      	str	r3, [r4, #0]
 800bc7c:	bd38      	pop	{r3, r4, r5, pc}
 800bc7e:	bf00      	nop
 800bc80:	20010a9c 	.word	0x20010a9c

0800bc84 <_getpid_r>:
 800bc84:	f7f6 b968 	b.w	8001f58 <_getpid>

0800bc88 <_fstat_r>:
 800bc88:	b538      	push	{r3, r4, r5, lr}
 800bc8a:	4d07      	ldr	r5, [pc, #28]	; (800bca8 <_fstat_r+0x20>)
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	4604      	mov	r4, r0
 800bc90:	4608      	mov	r0, r1
 800bc92:	4611      	mov	r1, r2
 800bc94:	602b      	str	r3, [r5, #0]
 800bc96:	f7f6 f9c6 	bl	8002026 <_fstat>
 800bc9a:	1c43      	adds	r3, r0, #1
 800bc9c:	d102      	bne.n	800bca4 <_fstat_r+0x1c>
 800bc9e:	682b      	ldr	r3, [r5, #0]
 800bca0:	b103      	cbz	r3, 800bca4 <_fstat_r+0x1c>
 800bca2:	6023      	str	r3, [r4, #0]
 800bca4:	bd38      	pop	{r3, r4, r5, pc}
 800bca6:	bf00      	nop
 800bca8:	20010a9c 	.word	0x20010a9c

0800bcac <_isatty_r>:
 800bcac:	b538      	push	{r3, r4, r5, lr}
 800bcae:	4d06      	ldr	r5, [pc, #24]	; (800bcc8 <_isatty_r+0x1c>)
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	4604      	mov	r4, r0
 800bcb4:	4608      	mov	r0, r1
 800bcb6:	602b      	str	r3, [r5, #0]
 800bcb8:	f7f6 f9c5 	bl	8002046 <_isatty>
 800bcbc:	1c43      	adds	r3, r0, #1
 800bcbe:	d102      	bne.n	800bcc6 <_isatty_r+0x1a>
 800bcc0:	682b      	ldr	r3, [r5, #0]
 800bcc2:	b103      	cbz	r3, 800bcc6 <_isatty_r+0x1a>
 800bcc4:	6023      	str	r3, [r4, #0]
 800bcc6:	bd38      	pop	{r3, r4, r5, pc}
 800bcc8:	20010a9c 	.word	0x20010a9c

0800bccc <_init>:
 800bccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcce:	bf00      	nop
 800bcd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcd2:	bc08      	pop	{r3}
 800bcd4:	469e      	mov	lr, r3
 800bcd6:	4770      	bx	lr

0800bcd8 <_fini>:
 800bcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcda:	bf00      	nop
 800bcdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcde:	bc08      	pop	{r3}
 800bce0:	469e      	mov	lr, r3
 800bce2:	4770      	bx	lr
