Information: Updating graph... (UID-83)
Warning: A non-unate path in clock network for clock 'CLK0'
 from pin 'U56/ZN' is detected. (TIM-052)
 
****************************************
Report : reference
Design : grid_io_bottomL_bottom
Version: Q-2019.12-SP4
--removed--
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
   td - set_target_library_subset -dont_use somewhere in design
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AOI21V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.744800       2     1.489600
AOI22V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.931000       1     0.931000
AOI221V1_7TH40     scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.303400       1     1.303400
CLKINV2_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.372400       8     2.979200
CLKINV8_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.931000       1     0.931000
DRQV1_7TH40        scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     3.537800       2     7.075600 n
DSRNQV1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     4.096400       2     8.192800 n
INV4_7TR40         scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       1     0.558600
MUX2V1_7TH40       scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.675800       3     5.027400
NAND2V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.558600       2     1.117200
NAND3XXBV1_7TH40   scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.931000       4     3.724000
OA221V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.489600       1     1.489600
OAI21V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.744800       2     1.489600
OAI22V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.931000       1     0.931000
OAI31V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.931000       1     0.931000
PULL0_7TH40        scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.372400       1     0.372400
XNOR2CV1_7TH40     scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.303400       2     2.606800
grid_io_bottomL_bottom_config_group_mem_size140   716.497610       1   716.497610 h, n
grid_io_bottomL_bottom_logical_tile_io_pi_mode_io_pi_    48.784400       7   341.490797 h, n
grid_io_bottomL_bottom_logical_tile_io_po_mode_io_po_    48.598200       7   340.187397 h, n
logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_    77.645399       1    77.645399 h, n
-----------------------------------------------------------------------------
Total 21 references                                  1516.971403

****************************************
Design: grid_io_bottomL_bottom_config_group_mem_size140 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
BUFV1_7TH40        scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.558600     146    81.555601
CLKBUFV4_7TR40     scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.744800      12     8.937600
CLKINV2_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.372400     140    52.135998
DRQV1_7TH40        scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     3.537800     140   495.292010 n
INV2_7TR40         scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
NAND2V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.558600     140    78.204001
-----------------------------------------------------------------------------
Total 6 references                                    716.497610

****************************************
Design: grid_io_bottomL_bottom_logical_tile_io_pi_mode_io_pi_ 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       1     1.489600
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       1     0.558600
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
grid_io_bottomL_bottom_logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi    46.363800       1    46.363800 h, n
-----------------------------------------------------------------------------
Total 4 references                                     48.784400

****************************************
Design: grid_io_bottomL_bottom_logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       4     5.958400
AO32V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       1     1.675800
AO221V4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       1     1.675800
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       9     5.027400
CLKMUX2V4_7TR40    scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       4     7.448000
DRQV4_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     3.724000       2     7.448000 n
DSRNQV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     4.282600       2     8.565200 n
OR3V4RQ_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.117200       4     4.468800
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
XNOR2CV4_7TR40     scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       2     3.724000
-----------------------------------------------------------------------------
Total 10 references                                    46.363800

****************************************
Design: grid_io_bottomL_bottom_logical_tile_io_po_mode_io_po_ 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       1     1.489600
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       1     0.558600
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
grid_io_bottomL_bottom_logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo    46.177600       1    46.177600 h, n
-----------------------------------------------------------------------------
Total 4 references                                     48.598200

****************************************
Design: grid_io_bottomL_bottom_logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       2     2.979200
AO32V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       1     1.675800
AO221V4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       2     3.351600
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       9     5.027400
CLKMUX2V4_7TR40    scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       4     7.448000
DRQV4_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     3.724000       2     7.448000 n
DSRNQV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     4.282600       2     8.565200 n
OA12V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.117200       1     1.117200
OR3V4RQ_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.117200       4     4.468800
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
XNOR2CV4_7TR40     scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       2     3.724000
-----------------------------------------------------------------------------
Total 11 references                                    46.177600

****************************************
Design: logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_ 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       1     1.489600
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       1     0.558600
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi    46.363800       1    46.363800 h, n
pinput_dchain_extmode            28.861000       1     28.861000  h
-----------------------------------------------------------------------------
Total 5 references                                     77.645399

****************************************
Design: logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.489600       4     5.958400
AO32V4_7TR40       scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       1     1.675800
AO221V4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.675800       1     1.675800
CLKINV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.558600       9     5.027400
CLKMUX2V4_7TR40    scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       4     7.448000
DRQV4_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     3.724000       2     7.448000 n
DSRNQV4_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     4.282600       2     8.565200 n
OR3V4RQ_7TR40      scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.117200       4     4.468800
PULL0_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.372400       1     0.372400
XNOR2CV4_7TR40     scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     1.862000       2     3.724000
-----------------------------------------------------------------------------
Total 10 references                                    46.363800

****************************************
Design: pinput_dchain_extmode 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
pdelay_chain_tree_N15_log2_N4    28.861000       1     28.861000  h
-----------------------------------------------------------------------------
Total 1 references                                     28.861000

****************************************
Design: pdelay_chain_tree_N15_log2_N4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2V1_7TH40       scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.744800       1     0.744800
AO1B2V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.117200       1     1.117200
AOI21V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.744800       3     2.234400
CLKINV2_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.372400       2     0.744800
CLKMUX2V2_7TH40    scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.675800       1     1.675800
CLKNAND2V1_7TH40   scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.558600       2     1.117200
MUX2NV1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     1.489600       4     5.958400
MUX4V1_7TH40       scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     4.096400       1     4.096400
OAI22V1_7TH40      scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.931000       3     2.793000
delay_cell                        0.558600      15      8.379000  h
-----------------------------------------------------------------------------
Total 10 references                                    28.861000

****************************************
Design: delay_cell 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CLKBUFV2_7TH40     scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic     0.558600       1     0.558600
-----------------------------------------------------------------------------
Total 1 references                                      0.558600
 
****************************************
Report : area
Design : grid_io_bottomL_bottom
Version: Q-2019.12-SP4
--removed--
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic (File: /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db)
    scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic (File: /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db)

Number of ports:                         1257
Number of nets:                          1980
Number of cells:                         1190
Number of combinational cells:            938
Number of sequential cells:               204
Number of macros/black boxes:               0
Number of buf/inv:                        476
Number of references:                      21

Combinational area:                766.212996
Buf/Inv area:                      240.384200
Noncombinational area:             750.758407
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1516.971403
Total area:                 undefined
1
