<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OpenNas_Cascade_STEREO_64ch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AER_audio_out_merger.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AER_audio_out_merger.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AER_audio_out_merger.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AER_audio_out_merger.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AER_audio_out_merger.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AER_audio_out_merger.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AER_audio_out_merger.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AER_audio_out_merger.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AER_audio_out_merger_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AER_audio_out_merger_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="NAS_SOC_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NAS_SOC_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NAS_SOC_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NAS_SOC_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NAS_SOC_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="NAS_SOC_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NAS_SOC_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="NAS_SOC_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="NAS_SOC_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="NAS_SOC_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NAS_SOC_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="NAS_SOC_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NAS_SOC_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NAS_SOC_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NAS_SOC_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NAS_SOC_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="NAS_SOC_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="NAS_SOC_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="NAS_SOC_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NAS_SOC_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NAS_SOC_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NAS_SOC_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NAS_SOC_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NAS_SOC_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NAS_SOC_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="NAS_SOC_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NAS_SOC_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NAS_SOC_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="NAS_SOC_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="NAS_SOC_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NAS_SOC_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NAS_SOC_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="NAS_SOC_top_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NAS_SOC_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NAS_SOC_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="NAS_SOC_top_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NAS_SOC_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="NAS_SOC_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NAS_SOC_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OpenNas_Cascade_STEREO_64ch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OpenNas_Cascade_STEREO_64ch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OpenNas_Cascade_STEREO_64ch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OpenNas_Cascade_STEREO_64ch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OpenNas_Cascade_STEREO_64ch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OpenNas_Cascade_STEREO_64ch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OpenNas_Cascade_STEREO_64ch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OpenNas_Cascade_STEREO_64ch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OpenNas_Cascade_STEREO_64ch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OpenNas_Cascade_STEREO_64ch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SOC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SOC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SOC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SOC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SOC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SOC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SOC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SOC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SOC_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SOC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nas_soc_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nas_soc_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nas_soc_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1612705031" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1612705031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612708964" xil_pn:in_ck="-293691852973760738" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1612708964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../../Source/AVCN/AVCN.vhd"/>
      <outfile xil_pn:name="../../../../../Source/AVCN/spherical_bushy_cell.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/coincidence_detector_neuron.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/coincidence_detector_neuron_array.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/delay_line.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/delay_lines_connection.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/itd_network.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/MSO.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/aer_if_out.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/events_encoder.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/events_mask.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/fifo.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/mso_events_monitor_module.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/mso_events_monitor_top.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/rrarbiter.vhd"/>
      <outfile xil_pn:name="../../../../../Source/SOC/SOC.vhd"/>
      <outfile xil_pn:name="../../sources/Merger/AER_BUS_Multiplexer.vhd"/>
      <outfile xil_pn:name="../../sources/Merger/AER_audio_out_merger.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DIF.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DISTRIBUTED_MONITOR.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DISTRIBUTED_MONITOR_MODULE.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_HOLDER_AND_FIRE.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_OUT.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/CFBank_64.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/DualPortRAM.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/I2S_inteface_sync.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/OpenNas_TOP_Cascade_STEREO_64ch.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/Spike_Int_n_Gen_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/Spikes_Generator_signed_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/handsakeOut.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/i2s_to_spikes_stereo.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/ramfifo.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_2BPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_2LPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_LPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_div_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS_SOC_top.vhd"/>
      <outfile xil_pn:name="../../testbench/NAS_SOC_top_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1612705031" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1515291968570180550" xil_pn:start_ts="1612705031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612705031" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2103108238524188664" xil_pn:start_ts="1612705031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612705031" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-507178088394771181" xil_pn:start_ts="1612705031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1612708964" xil_pn:in_ck="-293691852973760738" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1612708964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../../Source/AVCN/AVCN.vhd"/>
      <outfile xil_pn:name="../../../../../Source/AVCN/spherical_bushy_cell.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/coincidence_detector_neuron.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/coincidence_detector_neuron_array.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/delay_line.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/delay_lines_connection.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/ITD/itd_network.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/MSO.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/aer_if_out.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/events_encoder.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/events_mask.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/fifo.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/mso_events_monitor_module.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/mso_events_monitor_top.vhd"/>
      <outfile xil_pn:name="../../../../../Source/MSO/Monitor/rrarbiter.vhd"/>
      <outfile xil_pn:name="../../../../../Source/SOC/SOC.vhd"/>
      <outfile xil_pn:name="../../sources/Merger/AER_BUS_Multiplexer.vhd"/>
      <outfile xil_pn:name="../../sources/Merger/AER_audio_out_merger.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DIF.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DISTRIBUTED_MONITOR.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_DISTRIBUTED_MONITOR_MODULE.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_HOLDER_AND_FIRE.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/AER_OUT.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/CFBank_64.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/DualPortRAM.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/I2S_inteface_sync.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/OpenNas_TOP_Cascade_STEREO_64ch.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/Spike_Int_n_Gen_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/Spikes_Generator_signed_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/handsakeOut.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/i2s_to_spikes_stereo.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/ramfifo.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_2BPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_2LPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_LPF_fullGain.vhd"/>
      <outfile xil_pn:name="../../sources/NAS/spikes_div_BW.vhd"/>
      <outfile xil_pn:name="../../sources/NAS_SOC_top.vhd"/>
      <outfile xil_pn:name="../../testbench/NAS_SOC_top_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1612708969" xil_pn:in_ck="-293691852973760738" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4431049959337235235" xil_pn:start_ts="1612708964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NAS_SOC_top_tb_beh.prj"/>
      <outfile xil_pn:name="NAS_SOC_top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1612712683" xil_pn:in_ck="3071418899726258652" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3497702720884117952" xil_pn:start_ts="1612712683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NAS_SOC_top_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1612400770" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1612400770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8129105590817307965" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-507178088394771181" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7095919494297098693" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221828235" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612871765" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9004870287045147235" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612872075" xil_pn:in_ck="-8039465160804700292" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7556548331177532286" xil_pn:start_ts="1612871765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AER_audio_out_merger.ngr"/>
      <outfile xil_pn:name="NAS_SOC_top.lso"/>
      <outfile xil_pn:name="NAS_SOC_top.ngc"/>
      <outfile xil_pn:name="NAS_SOC_top.ngr"/>
      <outfile xil_pn:name="NAS_SOC_top.prj"/>
      <outfile xil_pn:name="NAS_SOC_top.stx"/>
      <outfile xil_pn:name="NAS_SOC_top.syr"/>
      <outfile xil_pn:name="NAS_SOC_top.xst"/>
      <outfile xil_pn:name="NAS_SOC_top_tb_beh.prj"/>
      <outfile xil_pn:name="NAS_SOC_top_tb_stx_beh.prj"/>
      <outfile xil_pn:name="NAS_SOC_top_xst.xrpt"/>
      <outfile xil_pn:name="SOC.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1612872826" xil_pn:in_ck="3060714281067006566" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1793192680525234416" xil_pn:start_ts="1612872826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612872839" xil_pn:in_ck="-8071041941248516200" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5562950021052627572" xil_pn:start_ts="1612872826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="NAS_SOC_top.bld"/>
      <outfile xil_pn:name="NAS_SOC_top.ngd"/>
      <outfile xil_pn:name="NAS_SOC_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1612873318" xil_pn:in_ck="6573464765700475109" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="9001999582609082293" xil_pn:start_ts="1612872839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="NAS_SOC_top.pcf"/>
      <outfile xil_pn:name="NAS_SOC_top_map.map"/>
      <outfile xil_pn:name="NAS_SOC_top_map.mrp"/>
      <outfile xil_pn:name="NAS_SOC_top_map.ncd"/>
      <outfile xil_pn:name="NAS_SOC_top_map.ngm"/>
      <outfile xil_pn:name="NAS_SOC_top_map.xrpt"/>
      <outfile xil_pn:name="NAS_SOC_top_summary.xml"/>
      <outfile xil_pn:name="NAS_SOC_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1612873494" xil_pn:in_ck="-2583887370287299970" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3717135755049403020" xil_pn:start_ts="1612873318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="NAS_SOC_top.ncd"/>
      <outfile xil_pn:name="NAS_SOC_top.pad"/>
      <outfile xil_pn:name="NAS_SOC_top.par"/>
      <outfile xil_pn:name="NAS_SOC_top.ptwx"/>
      <outfile xil_pn:name="NAS_SOC_top.unroutes"/>
      <outfile xil_pn:name="NAS_SOC_top.xpi"/>
      <outfile xil_pn:name="NAS_SOC_top_pad.csv"/>
      <outfile xil_pn:name="NAS_SOC_top_pad.txt"/>
      <outfile xil_pn:name="NAS_SOC_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1612873494" xil_pn:in_ck="6573464765700474977" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1612873469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="NAS_SOC_top.twr"/>
      <outfile xil_pn:name="NAS_SOC_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
