<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file led_fsm_impl_led_fsm.ncd.
Design name: led_fsm_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/Program Files/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Thu Nov 14 11:34:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o led_fsm_impl_led_fsm.twr -gui -msgset D:/Project/Verilog/STEP/series_courses/01_LED_FSM/promote.xml led_fsm_impl_led_fsm.ncd led_fsm_impl_led_fsm.prf 
Design file:     led_fsm_impl_led_fsm.ncd
Preference file: led_fsm_impl_led_fsm.prf
Device,speed:    LCMXO2-4000HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "iclk_c" 290.107000 MHz (684 errors)</FONT></A></LI>
</FONT>            992 items scored, 684 timing errors detected.
Warning: 183.318MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "iclk_c" 290.107000 MHz ;
            992 items scored, 684 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[6]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[8]  (to iclk_c +)

   Delay:               5.322ns  (37.6% logic, 62.4% route), 5 logic levels.

 Constraint Details:

      5.322ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 2.008ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C18D.CLK to     R20C18D.Q1 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     1.153     R20C18D.Q1 to     R19C19A.B1 condition_judge/rvcounter[6]
CTOF_DEL    ---     0.408     R19C19A.B1 to     R19C19A.F1 condition_judge/SLICE_32
ROUTE         1     0.785     R19C19A.F1 to     R19C19B.B0 condition_judge/owcondition_19
CTOF_DEL    ---     0.408     R19C19B.B0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D1 wcondition
CTOF_DEL    ---     0.408     R19C18C.D1 to     R19C18C.F1 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 condition_judge/rvcounter_3[8] (to iclk_c)
                  --------
                    5.322   (37.6% logic, 62.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[6]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[0]  (to iclk_c +)

   Delay:               5.322ns  (37.6% logic, 62.4% route), 5 logic levels.

 Constraint Details:

      5.322ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 2.008ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C18D.CLK to     R20C18D.Q1 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     1.153     R20C18D.Q1 to     R19C19A.B1 condition_judge/rvcounter[6]
CTOF_DEL    ---     0.408     R19C19A.B1 to     R19C19A.F1 condition_judge/SLICE_32
ROUTE         1     0.785     R19C19A.F1 to     R19C19B.B0 condition_judge/owcondition_19
CTOF_DEL    ---     0.408     R19C19B.B0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D0 wcondition
CTOF_DEL    ---     0.408     R19C18C.D0 to     R19C18C.F0 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 condition_judge/rvcounter_3[0] (to iclk_c)
                  --------
                    5.322   (37.6% logic, 62.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.960ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[14]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[8]  (to iclk_c +)

   Delay:               5.274ns  (37.9% logic, 62.1% route), 5 logic levels.

 Constraint Details:

      5.274ns physical path delay condition_judge/SLICE_10 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.960ns

 Physical Path Details:

      Data path condition_judge/SLICE_10 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C19D.CLK to     R20C19D.Q1 condition_judge/SLICE_10 (from iclk_c)
ROUTE         2     1.129     R20C19D.Q1 to     R19C19D.A1 condition_judge/rvcounter[14]
CTOF_DEL    ---     0.408     R19C19D.A1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D1 wcondition
CTOF_DEL    ---     0.408     R19C18C.D1 to     R19C18C.F1 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 condition_judge/rvcounter_3[8] (to iclk_c)
                  --------
                    5.274   (37.9% logic, 62.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C19D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.960ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[14]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[0]  (to iclk_c +)

   Delay:               5.274ns  (37.9% logic, 62.1% route), 5 logic levels.

 Constraint Details:

      5.274ns physical path delay condition_judge/SLICE_10 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.960ns

 Physical Path Details:

      Data path condition_judge/SLICE_10 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C19D.CLK to     R20C19D.Q1 condition_judge/SLICE_10 (from iclk_c)
ROUTE         2     1.129     R20C19D.Q1 to     R19C19D.A1 condition_judge/rvcounter[14]
CTOF_DEL    ---     0.408     R19C19D.A1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D0 wcondition
CTOF_DEL    ---     0.408     R19C18C.D0 to     R19C18C.F0 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 condition_judge/rvcounter_3[0] (to iclk_c)
                  --------
                    5.274   (37.9% logic, 62.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C19D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[15]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[8]  (to iclk_c +)

   Delay:               5.196ns  (38.5% logic, 61.5% route), 5 logic levels.

 Constraint Details:

      5.196ns physical path delay condition_judge/SLICE_9 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.882ns

 Physical Path Details:

      Data path condition_judge/SLICE_9 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C20A.CLK to     R20C20A.Q0 condition_judge/SLICE_9 (from iclk_c)
ROUTE         2     1.051     R20C20A.Q0 to     R19C19D.B1 condition_judge/rvcounter[15]
CTOF_DEL    ---     0.408     R19C19D.B1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D1 wcondition
CTOF_DEL    ---     0.408     R19C18C.D1 to     R19C18C.F1 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 condition_judge/rvcounter_3[8] (to iclk_c)
                  --------
                    5.196   (38.5% logic, 61.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C20A.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[15]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[0]  (to iclk_c +)

   Delay:               5.196ns  (38.5% logic, 61.5% route), 5 logic levels.

 Constraint Details:

      5.196ns physical path delay condition_judge/SLICE_9 to condition_judge/SLICE_17 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.882ns

 Physical Path Details:

      Data path condition_judge/SLICE_9 to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C20A.CLK to     R20C20A.Q0 condition_judge/SLICE_9 (from iclk_c)
ROUTE         2     1.051     R20C20A.Q0 to     R19C19D.B1 condition_judge/rvcounter[15]
CTOF_DEL    ---     0.408     R19C19D.B1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.797     R19C20C.F1 to     R19C18C.D0 wcondition
CTOF_DEL    ---     0.408     R19C18C.D0 to     R19C18C.F0 condition_judge/SLICE_17
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 condition_judge/rvcounter_3[0] (to iclk_c)
                  --------
                    5.196   (38.5% logic, 61.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C20A.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C18C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.863ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[6]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[11]  (to iclk_c +)

   Delay:               5.177ns  (38.6% logic, 61.4% route), 5 logic levels.

 Constraint Details:

      5.177ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_18 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.863ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C18D.CLK to     R20C18D.Q1 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     1.153     R20C18D.Q1 to     R19C19A.B1 condition_judge/rvcounter[6]
CTOF_DEL    ---     0.408     R19C19A.B1 to     R19C19A.F1 condition_judge/SLICE_32
ROUTE         1     0.785     R19C19A.F1 to     R19C19B.B0 condition_judge/owcondition_19
CTOF_DEL    ---     0.408     R19C19B.B0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.652     R19C20C.F1 to     R19C19C.C1 wcondition
CTOF_DEL    ---     0.408     R19C19C.C1 to     R19C19C.F1 condition_judge/SLICE_18
ROUTE         1     0.000     R19C19C.F1 to    R19C19C.DI1 condition_judge/rvcounter_3[11] (to iclk_c)
                  --------
                    5.177   (38.6% logic, 61.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C19C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.863ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[6]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[9]  (to iclk_c +)

   Delay:               5.177ns  (38.6% logic, 61.4% route), 5 logic levels.

 Constraint Details:

      5.177ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_18 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.863ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C18D.CLK to     R20C18D.Q1 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     1.153     R20C18D.Q1 to     R19C19A.B1 condition_judge/rvcounter[6]
CTOF_DEL    ---     0.408     R19C19A.B1 to     R19C19A.F1 condition_judge/SLICE_32
ROUTE         1     0.785     R19C19A.F1 to     R19C19B.B0 condition_judge/owcondition_19
CTOF_DEL    ---     0.408     R19C19B.B0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.652     R19C20C.F1 to     R19C19C.C0 wcondition
CTOF_DEL    ---     0.408     R19C19C.C0 to     R19C19C.F0 condition_judge/SLICE_18
ROUTE         1     0.000     R19C19C.F0 to    R19C19C.DI0 condition_judge/rvcounter_3[9] (to iclk_c)
                  --------
                    5.177   (38.6% logic, 61.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C19C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[14]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[11]  (to iclk_c +)

   Delay:               5.129ns  (39.0% logic, 61.0% route), 5 logic levels.

 Constraint Details:

      5.129ns physical path delay condition_judge/SLICE_10 to condition_judge/SLICE_18 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.815ns

 Physical Path Details:

      Data path condition_judge/SLICE_10 to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C19D.CLK to     R20C19D.Q1 condition_judge/SLICE_10 (from iclk_c)
ROUTE         2     1.129     R20C19D.Q1 to     R19C19D.A1 condition_judge/rvcounter[14]
CTOF_DEL    ---     0.408     R19C19D.A1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.652     R19C20C.F1 to     R19C19C.C1 wcondition
CTOF_DEL    ---     0.408     R19C19C.C1 to     R19C19C.F1 condition_judge/SLICE_18
ROUTE         1     0.000     R19C19C.F1 to    R19C19C.DI1 condition_judge/rvcounter_3[11] (to iclk_c)
                  --------
                    5.129   (39.0% logic, 61.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C19D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C19C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[14]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[9]  (to iclk_c +)

   Delay:               5.129ns  (39.0% logic, 61.0% route), 5 logic levels.

 Constraint Details:

      5.129ns physical path delay condition_judge/SLICE_10 to condition_judge/SLICE_18 exceeds
      3.447ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 3.314ns) by 1.815ns

 Physical Path Details:

      Data path condition_judge/SLICE_10 to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C19D.CLK to     R20C19D.Q1 condition_judge/SLICE_10 (from iclk_c)
ROUTE         2     1.129     R20C19D.Q1 to     R19C19D.A1 condition_judge/rvcounter[14]
CTOF_DEL    ---     0.408     R19C19D.A1 to     R19C19D.F1 condition_judge/SLICE_31
ROUTE         1     0.761     R19C19D.F1 to     R19C19B.A0 condition_judge/owcondition_20
CTOF_DEL    ---     0.408     R19C19B.A0 to     R19C19B.F0 condition_judge/SLICE_25
ROUTE         1     0.588     R19C19B.F0 to     R19C20C.C1 condition_judge/owcondition_28
CTOF_DEL    ---     0.408     R19C20C.C1 to     R19C20C.F1 SLICE_24
ROUTE        14     0.652     R19C20C.F1 to     R19C19C.C0 wcondition
CTOF_DEL    ---     0.408     R19C19C.C0 to     R19C19C.F0 condition_judge/SLICE_18
ROUTE         1     0.000     R19C19C.F0 to    R19C19C.DI0 condition_judge/rvcounter_3[9] (to iclk_c)
                  --------
                    5.129   (39.0% logic, 61.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R20C19D.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.542       C1.PADDI to    R19C19C.CLK iclk_c
                  --------
                    2.542   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 183.318MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "iclk_c" 290.107000 MHz ; |  290.107 MHz|  183.318 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=wcondition">wcondition</a>                              |      14|     434|     63.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/owcondition_28">condition_judge/owcondition_28</a>          |       1|     224|     32.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_14">condition_judge/un3_rvcounter_1_cry_14</a>  |       1|     177|     25.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_16">condition_judge/un3_rvcounter_1_cry_16</a>  |       1|     173|     25.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_12">condition_judge/un3_rvcounter_1_cry_12</a>  |       1|     166|     24.27%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_10">condition_judge/un3_rvcounter_1_cry_10</a>  |       1|     161|     23.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_8">condition_judge/un3_rvcounter_1_cry_8</a>   |       1|     147|     21.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_18">condition_judge/un3_rvcounter_1_cry_18</a>  |       1|     145|     21.20%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_20">condition_judge/un3_rvcounter_1_cry_20</a>  |       1|     128|     18.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_6">condition_judge/un3_rvcounter_1_cry_6</a>   |       1|     123|     17.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_22">condition_judge/un3_rvcounter_1_cry_22</a>  |       1|     105|     15.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/owcondition_23">condition_judge/owcondition_23</a>          |       1|      98|     14.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_4">condition_judge/un3_rvcounter_1_cry_4</a>   |       1|      92|     13.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=condition_judge/un3_rvcounter_1_cry_24">condition_judge/un3_rvcounter_1_cry_24</a>  |       1|      78|     11.40%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: iclk_c   Source: iclk.PAD   Loads: 30
   Covered under: FREQUENCY NET "iclk_c" 290.107000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 684  Score: 604944
Cumulative negative slack: 604944

Constraints cover 992 paths, 1 nets, and 223 connections (96.54% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Thu Nov 14 11:34:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o led_fsm_impl_led_fsm.twr -gui -msgset D:/Project/Verilog/STEP/series_courses/01_LED_FSM/promote.xml led_fsm_impl_led_fsm.ncd led_fsm_impl_led_fsm.prf 
Design file:     led_fsm_impl_led_fsm.ncd
Preference file: led_fsm_impl_led_fsm.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "iclk_c" 290.107000 MHz (0 errors)</A></LI>            992 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "iclk_c" 290.107000 MHz ;
            992 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[5]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[5]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18D.CLK to     R20C18D.Q0 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     0.132     R20C18D.Q0 to     R20C18D.A0 condition_judge/rvcounter[5]
CTOF_DEL    ---     0.101     R20C18D.A0 to     R20C18D.F0 condition_judge/SLICE_14
ROUTE         1     0.000     R20C18D.F0 to    R20C18D.DI0 condition_judge/un3_rvcounter_1[5] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[4]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[4]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_15 to condition_judge/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_15 to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18C.CLK to     R20C18C.Q1 condition_judge/SLICE_15 (from iclk_c)
ROUTE         2     0.132     R20C18C.Q1 to     R20C18C.A1 condition_judge/rvcounter[4]
CTOF_DEL    ---     0.101     R20C18C.A1 to     R20C18C.F1 condition_judge/SLICE_15
ROUTE         1     0.000     R20C18C.F1 to    R20C18C.DI1 condition_judge/un3_rvcounter_1[4] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[30]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[30]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_2 to condition_judge/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_2 to condition_judge/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C21D.CLK to     R20C21D.Q1 condition_judge/SLICE_2 (from iclk_c)
ROUTE         2     0.132     R20C21D.Q1 to     R20C21D.A1 condition_judge/rvcounter[30]
CTOF_DEL    ---     0.101     R20C21D.A1 to     R20C21D.F1 condition_judge/SLICE_2
ROUTE         1     0.000     R20C21D.F1 to    R20C21D.DI1 condition_judge/un3_rvcounter_1[30] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C21D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C21D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[6]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[6]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_14 to condition_judge/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_14 to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18D.CLK to     R20C18D.Q1 condition_judge/SLICE_14 (from iclk_c)
ROUTE         2     0.132     R20C18D.Q1 to     R20C18D.A1 condition_judge/rvcounter[6]
CTOF_DEL    ---     0.101     R20C18D.A1 to     R20C18D.F1 condition_judge/SLICE_14
ROUTE         1     0.000     R20C18D.F1 to    R20C18D.DI1 condition_judge/un3_rvcounter_1[6] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[3]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[3]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_15 to condition_judge/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_15 to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18C.CLK to     R20C18C.Q0 condition_judge/SLICE_15 (from iclk_c)
ROUTE         2     0.132     R20C18C.Q0 to     R20C18C.A0 condition_judge/rvcounter[3]
CTOF_DEL    ---     0.101     R20C18C.A0 to     R20C18C.F0 condition_judge/SLICE_15
ROUTE         1     0.000     R20C18C.F0 to    R20C18C.DI0 condition_judge/un3_rvcounter_1[3] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[2]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[2]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_16 to condition_judge/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_16 to condition_judge/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18B.CLK to     R20C18B.Q1 condition_judge/SLICE_16 (from iclk_c)
ROUTE         2     0.132     R20C18B.Q1 to     R20C18B.A1 condition_judge/rvcounter[2]
CTOF_DEL    ---     0.101     R20C18B.A1 to     R20C18B.F1 condition_judge/SLICE_16
ROUTE         1     0.000     R20C18B.F1 to    R20C18B.DI1 condition_judge/un3_rvcounter_1[2] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C18B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[22]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[22]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_6 to condition_judge/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_6 to condition_judge/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C20D.CLK to     R20C20D.Q1 condition_judge/SLICE_6 (from iclk_c)
ROUTE         2     0.132     R20C20D.Q1 to     R20C20D.A1 condition_judge/rvcounter[22]
CTOF_DEL    ---     0.101     R20C20D.A1 to     R20C20D.F1 condition_judge/SLICE_6
ROUTE         1     0.000     R20C20D.F1 to    R20C20D.DI1 condition_judge/un3_rvcounter_1[22] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C20D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C20D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[15]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[15]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_9 to condition_judge/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_9 to condition_judge/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C20A.CLK to     R20C20A.Q0 condition_judge/SLICE_9 (from iclk_c)
ROUTE         2     0.132     R20C20A.Q0 to     R20C20A.A0 condition_judge/rvcounter[15]
CTOF_DEL    ---     0.101     R20C20A.A0 to     R20C20A.F0 condition_judge/SLICE_9
ROUTE         1     0.000     R20C20A.F0 to    R20C20A.DI0 condition_judge/un3_rvcounter_1[15] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C20A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C20A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[27]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[27]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_3 to condition_judge/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_3 to condition_judge/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C21C.CLK to     R20C21C.Q0 condition_judge/SLICE_3 (from iclk_c)
ROUTE         2     0.132     R20C21C.Q0 to     R20C21C.A0 condition_judge/rvcounter[27]
CTOF_DEL    ---     0.101     R20C21C.A0 to     R20C21C.F0 condition_judge/SLICE_3
ROUTE         1     0.000     R20C21C.F0 to    R20C21C.DI0 condition_judge/un3_rvcounter_1[27] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C21C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C21C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              condition_judge/rvcounter[31]  (from iclk_c +)
   Destination:    FF         Data in        condition_judge/rvcounter[31]  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay condition_judge/SLICE_1 to condition_judge/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path condition_judge/SLICE_1 to condition_judge/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22A.CLK to     R20C22A.Q0 condition_judge/SLICE_1 (from iclk_c)
ROUTE         2     0.132     R20C22A.Q0 to     R20C22A.A0 condition_judge/rvcounter[31]
CTOF_DEL    ---     0.101     R20C22A.A0 to     R20C22A.F0 condition_judge/SLICE_1
ROUTE         1     0.000     R20C22A.F0 to    R20C22A.DI0 condition_judge/un3_rvcounter_1[31] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to condition_judge/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C22A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to condition_judge/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.116       C1.PADDI to    R20C22A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "iclk_c" 290.107000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: iclk_c   Source: iclk.PAD   Loads: 30
   Covered under: FREQUENCY NET "iclk_c" 290.107000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 992 paths, 1 nets, and 223 connections (96.54% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 684 (setup), 0 (hold)
Score: 604944 (setup), 0 (hold)
Cumulative negative slack: 604944 (604944+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
