
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Oct 31 22:35:48 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      48.629 MHz         20.000         20.564         -0.564
 jtag_TCK_Inferred            1.000 MHz     128.436 MHz       1000.000          7.786        496.107
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.564      -4.288             24          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.107       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.227       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.235       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.070       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.031       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.314       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.789       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.919       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.231       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.260       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.449       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.937       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.383       0.000              0           2699
 jtag_TCK_Inferred                                 499.433       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.825       4.389         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.261       4.650 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.877       5.527         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.209       5.736 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.298       6.034         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.377       6.411 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.772       7.183         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.381       7.564 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.262       7.826         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.284       8.110 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.262       8.372         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.169       8.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.264       8.805         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.164       8.969 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.512      10.481         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.165      10.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.262      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.334      11.242 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.242         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.097      11.339 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.399 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.399         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_58_217/COUT                  td                    0.097      11.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      11.556 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.556         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_58_221/COUT                  td                    0.097      11.653 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      11.713 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.713         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_58_225/COUT                  td                    0.097      11.810 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.810         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      11.870 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.870         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_58_229/Y2                    td                    0.198      12.068 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Y0
                                   net (fanout=1)        0.477      12.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [23]
 CLMA_66_228/Y0                    td                    0.164      12.709 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[23]/gateop_perm/Z
                                   net (fanout=1)        0.611      13.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [23]
 CLMS_66_225/COUT                  td                    0.326      13.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.646         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.706 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.706         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.097      13.803 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.803         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.863 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.863         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.198      14.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.462      14.523         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.216      14.739 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.260      14.999         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.282      15.281 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.819      16.100         _N3822           
 CLMA_66_188/Y3                    td                    0.207      16.307 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.455      16.762         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.216      16.978 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.485      17.463         u_rib/N350       
 CLMA_58_180/Y3                    td                    0.169      17.632 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       0.799      18.431         u_rib/slave_sel [1]
 CLMA_70_169/Y2                    td                    0.165      18.596 r       u_rib/N169_56_4/gateop/Z
                                   net (fanout=1)        0.262      18.858         u_rib/_N15791    
 CLMA_70_169/Y0                    td                    0.164      19.022 r       u_rib/N169_56_5/gateop_perm/Z
                                   net (fanout=9)        1.246      20.268         u_rib/mux_s_data [24]
 CLMS_54_121/Y0                    td                    0.282      20.550 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.262      20.812         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_54_120/Y6AB                  td                    0.377      21.189 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.426      21.615         _N2979           
 CLMA_50_121/Y1                    td                    0.169      21.784 r       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        2.918      24.702         s1_data_o[0]     
 DRM_122_0/DA0[0]                                                          r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.702         Logic Levels: 26 
                                                                                   Logic: 6.322ns(31.123%), Route: 13.991ns(68.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Setup time                                              0.064      24.138                          

 Data required time                                                 24.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.138                          
 Data arrival time                                                 -24.702                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.825       4.389         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.261       4.650 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.877       5.527         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.209       5.736 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.298       6.034         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.377       6.411 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.772       7.183         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.381       7.564 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.262       7.826         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.284       8.110 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.262       8.372         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.169       8.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.264       8.805         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.164       8.969 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.512      10.481         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.165      10.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.262      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.334      11.242 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.242         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.097      11.339 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.399 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.399         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_58_217/COUT                  td                    0.097      11.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      11.556 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.556         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_58_221/COUT                  td                    0.097      11.653 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      11.713 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.713         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_58_225/COUT                  td                    0.097      11.810 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.810         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      11.870 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.870         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_58_229/Y2                    td                    0.198      12.068 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Y0
                                   net (fanout=1)        0.477      12.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [23]
 CLMA_66_228/Y0                    td                    0.164      12.709 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[23]/gateop_perm/Z
                                   net (fanout=1)        0.611      13.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [23]
 CLMS_66_225/COUT                  td                    0.326      13.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.646         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.706 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.706         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.097      13.803 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.803         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.863 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.863         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.198      14.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.462      14.523         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.216      14.739 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.260      14.999         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.282      15.281 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.819      16.100         _N3822           
 CLMA_66_188/Y3                    td                    0.207      16.307 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.455      16.762         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.216      16.978 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.488      17.466         u_rib/N350       
 CLMA_58_172/Y2                    td                    0.165      17.631 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.274      17.905         u_rib/slave_sel [0]
 CLMA_58_172/Y0                    td                    0.282      18.187 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.262      18.449         u_rib/N127 [15]  
 CLMA_58_173/Y0                    td                    0.282      18.731 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.262      18.993         u_rib/_N15740    
 CLMA_58_173/Y1                    td                    0.169      19.162 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.828      19.990         u_rib/mux_s_data [15]
 CLMS_78_165/Y6CD                  td                    0.209      20.199 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=75)       0.953      21.152         _N2795           
 CLMS_78_201/Y2                    td                    0.216      21.368 r       u_rib/N219_21/gateop/F
                                   net (fanout=16)       3.220      24.588         s0_data_o[21]    
 DRM_122_312/DA0[5]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                  24.588         Logic Levels: 26 
                                                                                   Logic: 6.319ns(31.284%), Route: 13.880ns(68.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.536      23.728         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.100                          
 clock uncertainty                                      -0.050      24.050                          

 Setup time                                              0.064      24.114                          

 Data required time                                                 24.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.114                          
 Data arrival time                                                 -24.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.825       4.389         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.261       4.650 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.877       5.527         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.209       5.736 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.298       6.034         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.377       6.411 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.772       7.183         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.381       7.564 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.262       7.826         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.284       8.110 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.262       8.372         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.169       8.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.264       8.805         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.164       8.969 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.512      10.481         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.165      10.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.262      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.334      11.242 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.242         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.097      11.339 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.399 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.399         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_58_217/COUT                  td                    0.097      11.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      11.556 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.556         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_58_221/COUT                  td                    0.097      11.653 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      11.713 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.713         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_58_225/COUT                  td                    0.097      11.810 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.810         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      11.870 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.870         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_58_229/Y2                    td                    0.198      12.068 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Y0
                                   net (fanout=1)        0.477      12.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [23]
 CLMA_66_228/Y0                    td                    0.164      12.709 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[23]/gateop_perm/Z
                                   net (fanout=1)        0.611      13.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [23]
 CLMS_66_225/COUT                  td                    0.326      13.646 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.646         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.706 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.706         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.097      13.803 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.803         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.863 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.863         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.198      14.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.462      14.523         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.216      14.739 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.260      14.999         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.282      15.281 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.819      16.100         _N3822           
 CLMA_66_188/Y3                    td                    0.207      16.307 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.455      16.762         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.216      16.978 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.485      17.463         u_rib/N350       
 CLMA_58_180/Y3                    td                    0.169      17.632 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       0.799      18.431         u_rib/slave_sel [1]
 CLMA_70_169/Y2                    td                    0.165      18.596 r       u_rib/N169_56_4/gateop/Z
                                   net (fanout=1)        0.262      18.858         u_rib/_N15791    
 CLMA_70_169/Y0                    td                    0.164      19.022 r       u_rib/N169_56_5/gateop_perm/Z
                                   net (fanout=9)        1.246      20.268         u_rib/mux_s_data [24]
 CLMS_54_121/Y0                    td                    0.282      20.550 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.262      20.812         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_54_120/Y6AB                  td                    0.377      21.189 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.307      21.496         _N2979           
 CLMS_54_125/Y1                    td                    0.169      21.665 r       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       2.880      24.545         s0_data_o[0]     
 DRM_122_20/DA0[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.545         Logic Levels: 26 
                                                                                   Logic: 6.322ns(31.365%), Route: 13.834ns(68.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535      23.727         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.099                          
 clock uncertainty                                      -0.050      24.049                          

 Setup time                                              0.064      24.113                          

 Data required time                                                 24.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.113                          
 Data arrival time                                                 -24.545                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.432                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/A4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.782
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.590       3.782         ntclkbufg_1      
 CLMA_94_244/CLK                                                           r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/CLK

 CLMA_94_244/Q0                    tco                   0.223       4.005 f       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/Q
                                   net (fanout=1)        0.174       4.179         u_tinyriscv_core/u_ifu/pc_prev [19]
 CLMA_94_248/A4                                                            f       u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/A4

 Data arrival time                                                   4.179         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.887       4.451         ntclkbufg_1      
 CLMA_94_248/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.079                          
 clock uncertainty                                       0.000       4.079                          

 Hold time                                              -0.127       3.952                          

 Data required time                                                  3.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.952                          
 Data arrival time                                                  -4.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu/pc[21]/opit_0_L6Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc_dff/qout_r[21]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.599       3.791         ntclkbufg_1      
 CLMA_82_245/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[21]/opit_0_L6Q_perm/CLK

 CLMA_82_245/Y0                    tco                   0.281       4.072 f       u_tinyriscv_core/u_ifu/pc[21]/opit_0_L6Q_perm/Q
                                   net (fanout=3)        0.224       4.296         u_tinyriscv_core/u_ifu/ibus_addr_o [21]
 CLMS_86_245/M0                                                            f       u_tinyriscv_core/u_ifu/pc_dff/qout_r[21]/opit_0/D

 Data arrival time                                                   4.296         Logic Levels: 0  
                                                                                   Logic: 0.281ns(55.644%), Route: 0.224ns(44.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.874       4.438         ntclkbufg_1      
 CLMS_86_245/CLK                                                           r       u_tinyriscv_core/u_ifu/pc_dff/qout_r[21]/opit_0/CLK
 clock pessimism                                        -0.372       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Hold time                                              -0.016       4.050                          

 Data required time                                                  4.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.050                          
 Data arrival time                                                  -4.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_114_240/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/CLK

 CLMA_114_240/Q1                   tco                   0.223       3.985 f       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/Q
                                   net (fanout=2)        0.218       4.203         u_tinyriscv_core/csr_mstatus_o [19]
 CLMA_118_248/B0                                                           f       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.203         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.567%), Route: 0.218ns(49.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.869       4.433         ntclkbufg_1      
 CLMA_118_248/CLK                                                          r       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.061                          
 clock uncertainty                                       0.000       4.061                          

 Hold time                                              -0.127       3.934                          

 Data required time                                                  3.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.934                          
 Data arrival time                                                  -4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  5.887
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.662     504.062         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.062 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825     505.887         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.325     506.212 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.266     506.478         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.384     506.862 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.825     507.687         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.164     507.851 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.330     509.181         u_jtag_top/u_jtag_driver/N233
 CLMA_42_276/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE

 Data arrival time                                                 509.181         Logic Levels: 2  
                                                                                   Logic: 0.873ns(26.503%), Route: 2.421ns(73.497%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364    1003.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.553    1005.034         ntclkbufg_0      
 CLMA_42_276/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CLK
 clock pessimism                                         0.581    1005.615                          
 clock uncertainty                                      -0.050    1005.565                          

 Setup time                                             -0.277    1005.288                          

 Data required time                                               1005.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.288                          
 Data arrival time                                                -509.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.029
  Launch Clock Delay      :  5.887
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.662     504.062         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.062 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825     505.887         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.325     506.212 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.266     506.478         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.384     506.862 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.825     507.687         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.164     507.851 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.199     509.050         u_jtag_top/u_jtag_driver/N233
 CLMA_42_281/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 509.050         Logic Levels: 2  
                                                                                   Logic: 0.873ns(27.600%), Route: 2.290ns(72.400%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364    1003.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548    1005.029         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.581    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.277    1005.283                          

 Data required time                                               1005.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.283                          
 Data arrival time                                                -509.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.029
  Launch Clock Delay      :  5.887
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.662     504.062         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.062 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825     505.887         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.325     506.212 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.266     506.478         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.384     506.862 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.825     507.687         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.164     507.851 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.199     509.050         u_jtag_top/u_jtag_driver/N233
 CLMA_42_281/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 509.050         Logic Levels: 2  
                                                                                   Logic: 0.873ns(27.600%), Route: 2.290ns(72.400%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364    1003.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548    1005.029         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.581    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.277    1005.283                          

 Data required time                                               1005.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.283                          
 Data arrival time                                                -509.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.063
  Clock Pessimism Removal :  -0.614

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364       3.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.582       5.063         ntclkbufg_0      
 CLMA_86_272/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_86_272/Q2                    tco                   0.223       5.286 f       u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.283       5.569         u_jtag_top/u_jtag_driver/shift_reg [1]
 CLMS_78_273/M0                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/D

 Data arrival time                                                   5.569         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.796       4.095         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.869       5.964         ntclkbufg_0      
 CLMS_78_273/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/CLK
 clock pessimism                                        -0.614       5.350                          
 clock uncertainty                                       0.000       5.350                          

 Hold time                                              -0.016       5.334                          

 Data required time                                                  5.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.334                          
 Data arrival time                                                  -5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[0]/opit_0_L6Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[0]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.063
  Clock Pessimism Removal :  -0.614

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364       3.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.582       5.063         ntclkbufg_0      
 CLMA_86_272/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[0]/opit_0_L6Q_perm/CLK

 CLMA_86_272/Y0                    tco                   0.281       5.344 f       u_jtag_top/u_jtag_driver/shift_reg[0]/opit_0_L6Q_perm/Q
                                   net (fanout=3)        0.289       5.633         u_jtag_top/u_jtag_driver/shift_reg [0]
 CLMS_78_273/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[0]/opit_0_inv/D

 Data arrival time                                                   5.633         Logic Levels: 0  
                                                                                   Logic: 0.281ns(49.298%), Route: 0.289ns(50.702%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.796       4.095         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.869       5.964         ntclkbufg_0      
 CLMS_78_273/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[0]/opit_0_inv/CLK
 clock pessimism                                        -0.614       5.350                          
 clock uncertainty                                       0.000       5.350                          

 Hold time                                               0.033       5.383                          

 Data required time                                                  5.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.383                          
 Data arrival time                                                  -5.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.924
  Launch Clock Delay      :  5.039
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.364       3.481         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.481 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.558       5.039         ntclkbufg_0      
 CLMA_42_273/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK

 CLMA_42_273/Q0                    tco                   0.223       5.262 f       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.115       5.377         u_jtag_top/u_jtag_driver/shift_reg [22]
 CLMA_42_281/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/D

 Data arrival time                                                   5.377         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.796       4.095         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.829       5.924         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                        -0.862       5.062                          
 clock uncertainty                                       0.000       5.062                          

 Hold time                                               0.033       5.095                          

 Data required time                                                  5.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.095                          
 Data arrival time                                                  -5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.651       7.310         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.164       7.474 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.438      10.912         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.912         Logic Levels: 1  
                                                                                   Logic: 0.425ns(6.524%), Route: 6.089ns(93.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.586      23.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.150                          
 clock uncertainty                                      -0.050      24.100                          

 Recovery time                                          -0.118      23.982                          

 Data required time                                                 23.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.982                          
 Data arrival time                                                 -10.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.651       7.310         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.164       7.474 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.163      10.637         gpio_0/N9        
 CLMA_106_124/RS                                                           r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.637         Logic Levels: 1  
                                                                                   Logic: 0.425ns(6.812%), Route: 5.814ns(93.188%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.581      23.773         ntclkbufg_1      
 CLMA_106_124/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.145                          
 clock uncertainty                                      -0.050      24.095                          

 Recovery time                                          -0.277      23.818                          

 Data required time                                                 23.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.818                          
 Data arrival time                                                 -10.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.651       7.310         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.164       7.474 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.492      10.966         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.966         Logic Levels: 1  
                                                                                   Logic: 0.425ns(6.471%), Route: 6.143ns(93.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.598      24.350                          
 clock uncertainty                                      -0.050      24.300                          

 Recovery time                                          -0.118      24.182                          

 Data required time                                                 24.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.182                          
 Data arrival time                                                 -10.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.705
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.705         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.223       3.928 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.187         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.314       4.501 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.275       4.776         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.776         Logic Levels: 1  
                                                                                   Logic: 0.537ns(50.140%), Route: 0.534ns(49.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.805       4.369         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Removal time                                           -0.026       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                  -4.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[31]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.705
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.705         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.223       3.928 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.187         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.314       4.501 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.161       4.662         gpio_0/N9        
 CLMS_54_193/RS                                                            f       timer_0/timer_value[31]/opit_0/RS

 Data arrival time                                                   4.662         Logic Levels: 1  
                                                                                   Logic: 0.537ns(56.113%), Route: 0.420ns(43.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.794       4.358         ntclkbufg_1      
 CLMS_54_193/CLK                                                           r       timer_0/timer_value[31]/opit_0/CLK
 clock pessimism                                        -0.598       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Removal time                                           -0.211       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                  -4.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.705
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.705         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.223       3.928 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.187         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.314       4.501 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.161       4.662         gpio_0/N9        
 CLMA_54_192/RS                                                            f       u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.662         Logic Levels: 1  
                                                                                   Logic: 0.537ns(56.113%), Route: 0.420ns(43.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.794       4.358         ntclkbufg_1      
 CLMA_54_192/CLK                                                           r       u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Removal time                                           -0.211       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                  -4.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.662       4.062         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.062 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.830       5.892         ntclkbufg_0      
 CLMS_86_273/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_86_273/Q0                    tco                   0.239       6.131 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.796       9.927         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122      10.049 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.049         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      12.837 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.897         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.897         Logic Levels: 2  
                                                                                   Logic: 3.149ns(44.954%), Route: 3.856ns(55.046%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.835       4.399         ntclkbufg_1      
 CLMA_42_136/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_42_136/Q3                    tco                   0.261       4.660 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.372       6.032         gpio_ctrl[2]     
 CLMA_58_109/Y1                    td                    0.276       6.308 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.877       8.185         N103_inv         
 IOL_151_101/TO                    td                    0.129       8.314 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.314         gpio_tri[1]/ntT  
 IOBS_152_101/PAD                  tse                   2.788      11.102 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164      11.266         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.266         Logic Levels: 3  
                                                                                   Logic: 3.454ns(50.299%), Route: 3.413ns(49.701%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.799       4.363         ntclkbufg_1      
 CLMA_30_196/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_30_196/Q0                    tco                   0.261       4.624 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.656       6.280         jtag_halt_req_o  
 CLMA_58_129/Y0                    td                    0.174       6.454 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.659       8.113         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       8.235 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.235         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      11.023 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      11.184         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  11.184         Logic Levels: 3  
                                                                                   Logic: 3.345ns(49.040%), Route: 3.476ns(50.960%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.517       1.691         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.691         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.852%), Route: 0.662ns(39.148%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.517       1.691         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.691         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.852%), Route: 0.662ns(39.148%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 f       gpio[1] (port)   
                                   net (fanout=1)        0.164       0.164         nt_gpio[1]       
 IOBS_152_101/DIN                  td                    1.020       1.184 f       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       1.184         gpio_tri[1]/ntI  
 IOL_151_101/RX_DATA_DD            td                    0.095       1.279 f       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        1.518       2.797         _N1              
 CLMA_58_113/Y0                    td                    0.299       3.096 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.144       3.240         gpio_0/_N16106   
 CLMA_58_112/A2                                                            f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.240         Logic Levels: 3  
                                                                                   Logic: 1.414ns(43.642%), Route: 1.826ns(56.358%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.994       9.911           0.917           Low Pulse Width   DRM_62_188/CLKB[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 8.994       9.911           0.917           Low Pulse Width   DRM_122_188/CLKA[0]     u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 8.994       9.911           0.917           Low Pulse Width   DRM_62_144/CLKB[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.314     499.934         0.620           High Pulse Width  CLMS_46_281/CLK         u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/CLK
 499.314     499.934         0.620           High Pulse Width  CLMS_78_289/CLK         u_jtag_top/u_jtag_driver/tx/state_2/opit_0_inv_L5Q_perm/CLK
 499.314     499.934         0.620           High Pulse Width  CLMS_78_265/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.478       3.545         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.209       3.754 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.675       4.429         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.167       4.596 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.249       4.845         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.302       5.147 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.620       5.767         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.305       6.072 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.314         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.227       6.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.241       6.782         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.135       6.917 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.243       7.160         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.139       7.299 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.245       8.544         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.132       8.676 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.243       8.919         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.267       9.186 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.186         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.083       9.269 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_58_217/Y1                    td                    0.305       9.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.535      10.109         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_66_212/Y0                    td                    0.131      10.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.240      10.480         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMS_66_213/COUT                  td                    0.262      10.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.742         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.057      10.799 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.799         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMS_66_217/COUT                  td                    0.083      10.882 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.882         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.057      10.939 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.939         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMS_66_221/COUT                  td                    0.083      11.022 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.057      11.079 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.079         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMS_66_225/COUT                  td                    0.083      11.162 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.057      11.219 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.219         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.083      11.302 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.302         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.057      11.359 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.359         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.158      11.517 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.361      11.878         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.173      12.051 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.239      12.290         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.225      12.515 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.639      13.154         _N3822           
 CLMA_66_188/Y3                    td                    0.165      13.319 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.384      13.703         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.173      13.876 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.386      14.262         u_rib/N350       
 CLMA_58_172/Y2                    td                    0.132      14.394 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.257      14.651         u_rib/slave_sel [0]
 CLMA_58_172/Y0                    td                    0.226      14.877 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.241      15.118         u_rib/N127 [15]  
 CLMA_58_173/Y0                    td                    0.226      15.344 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.242      15.586         u_rib/_N15740    
 CLMA_58_173/Y1                    td                    0.135      15.721 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.735      16.456         u_rib/mux_s_data [15]
 CLMS_78_165/Y6CD                  td                    0.167      16.623 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=75)       0.756      17.379         _N2795           
 CLMS_78_201/Y2                    td                    0.193      17.572 f       u_rib/N219_21/gateop/F
                                   net (fanout=16)       2.954      20.526         s0_data_o[21]    
 DRM_122_312/DA0[5]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                  20.526         Logic Levels: 26 
                                                                                   Logic: 5.254ns(30.940%), Route: 11.727ns(69.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.279      23.088         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.346                          
 clock uncertainty                                      -0.050      23.296                          

 Setup time                                              0.019      23.315                          

 Data required time                                                 23.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.315                          
 Data arrival time                                                 -20.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.478       3.545         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.209       3.754 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.675       4.429         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.167       4.596 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.249       4.845         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.302       5.147 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.620       5.767         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.305       6.072 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.314         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.227       6.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.241       6.782         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.135       6.917 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.243       7.160         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.139       7.299 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.245       8.544         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.132       8.676 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.243       8.919         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.267       9.186 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.186         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.083       9.269 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_58_217/Y1                    td                    0.305       9.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.535      10.109         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_66_212/Y0                    td                    0.131      10.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.240      10.480         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMS_66_213/COUT                  td                    0.262      10.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.742         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.057      10.799 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.799         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMS_66_217/COUT                  td                    0.083      10.882 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.882         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.057      10.939 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.939         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMS_66_221/COUT                  td                    0.083      11.022 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.057      11.079 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.079         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMS_66_225/COUT                  td                    0.083      11.162 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.057      11.219 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.219         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.083      11.302 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.302         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.057      11.359 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.359         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.158      11.517 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.361      11.878         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.173      12.051 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.239      12.290         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.225      12.515 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.639      13.154         _N3822           
 CLMA_66_188/Y3                    td                    0.165      13.319 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.384      13.703         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.173      13.876 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.386      14.262         u_rib/N350       
 CLMA_58_172/Y2                    td                    0.132      14.394 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.257      14.651         u_rib/slave_sel [0]
 CLMA_58_172/Y0                    td                    0.226      14.877 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.241      15.118         u_rib/N127 [15]  
 CLMA_58_173/Y0                    td                    0.226      15.344 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.242      15.586         u_rib/_N15740    
 CLMA_58_173/Y1                    td                    0.135      15.721 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.735      16.456         u_rib/mux_s_data [15]
 CLMS_78_165/Y6CD                  td                    0.167      16.623 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=75)       1.115      17.738         _N2795           
 CLMS_54_125/Y3                    td                    0.185      17.923 f       u_rib/N219_13/gateop/F
                                   net (fanout=16)       2.424      20.347         s0_data_o[13]    
 DRM_122_20/DA0[14]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  20.347         Logic Levels: 26 
                                                                                   Logic: 5.246ns(31.222%), Route: 11.556ns(68.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.271      23.080         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.338                          
 clock uncertainty                                      -0.050      23.288                          

 Setup time                                              0.019      23.307                          

 Data required time                                                 23.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.307                          
 Data arrival time                                                 -20.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.478       3.545         ntclkbufg_1      
 CLMA_118_224/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_224/Q2                   tco                   0.209       3.754 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.675       4.429         u_tinyriscv_core/u_exu/bjp_op_bge_o
 CLMA_114_224/Y3                   td                    0.167       4.596 r       u_tinyriscv_core/u_csr_reg/N97_1/gateop_perm/Z
                                   net (fanout=23)       0.249       4.845         u_tinyriscv_core/u_csr_reg/_N13998
 CLMS_114_221/Y3                   td                    0.302       5.147 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.620       5.767         u_tinyriscv_core/u_csr_reg/N89
 CLMA_114_240/Y3                   td                    0.305       6.072 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.314         u_tinyriscv_core/u_csr_reg/_N15306
 CLMA_114_240/Y2                   td                    0.227       6.541 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_6/gateop/F
                                   net (fanout=1)        0.241       6.782         u_tinyriscv_core/u_csr_reg/_N15310
 CLMA_114_240/Y1                   td                    0.135       6.917 r       u_tinyriscv_core/u_csr_reg/N65_or[5]_2_8/gateop/Z
                                   net (fanout=2)        0.243       7.160         u_tinyriscv_core/csr_ex_data_o [5]
 CLMA_114_240/Y0                   td                    0.139       7.299 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_21_5/gateop_perm/Z
                                   net (fanout=5)        1.245       8.544         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [21]
 CLMA_58_212/Y2                    td                    0.132       8.676 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.243       8.919         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [5]
                                                         0.267       9.186 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.186         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_58_213/COUT                  td                    0.083       9.269 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_58_217/Y1                    td                    0.305       9.574 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.535      10.109         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_66_212/Y0                    td                    0.131      10.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.240      10.480         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMS_66_213/COUT                  td                    0.262      10.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.742         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.057      10.799 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.799         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMS_66_217/COUT                  td                    0.083      10.882 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.882         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.057      10.939 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.939         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMS_66_221/COUT                  td                    0.083      11.022 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.057      11.079 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.079         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMS_66_225/COUT                  td                    0.083      11.162 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.057      11.219 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.219         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMS_66_229/COUT                  td                    0.083      11.302 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.302         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.057      11.359 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.359         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMS_66_233/Y2                    td                    0.158      11.517 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.361      11.878         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_66_245/Y2                    td                    0.173      12.051 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.239      12.290         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMS_66_245/Y0                    td                    0.225      12.515 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.639      13.154         _N3822           
 CLMA_66_188/Y3                    td                    0.165      13.319 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.384      13.703         u_rib/_N15769    
 CLMA_66_180/Y2                    td                    0.173      13.876 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.412      14.288         u_rib/N350       
 CLMA_58_180/Y3                    td                    0.135      14.423 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       0.645      15.068         u_rib/slave_sel [1]
 CLMA_70_169/Y2                    td                    0.132      15.200 r       u_rib/N169_56_4/gateop/Z
                                   net (fanout=1)        0.242      15.442         u_rib/_N15791    
 CLMA_70_169/Y0                    td                    0.139      15.581 f       u_rib/N169_56_5/gateop_perm/Z
                                   net (fanout=9)        0.942      16.523         u_rib/mux_s_data [24]
 CLMS_54_121/Y0                    td                    0.226      16.749 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.241      16.990         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_54_120/Y6AB                  td                    0.302      17.292 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.366      17.658         _N2979           
 CLMA_50_121/Y1                    td                    0.143      17.801 f       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        2.564      20.365         s1_data_o[0]     
 DRM_122_0/DA0[0]                                                          f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.365         Logic Levels: 26 
                                                                                   Logic: 5.252ns(31.225%), Route: 11.568ns(68.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                              0.019      23.330                          

 Data required time                                                 23.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.330                          
 Data arrival time                                                 -20.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/A4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325       3.134         ntclkbufg_1      
 CLMA_94_244/CLK                                                           r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/CLK

 CLMA_94_244/Q0                    tco                   0.197       3.331 f       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/Q
                                   net (fanout=1)        0.167       3.498         u_tinyriscv_core/u_ifu/pc_prev [19]
 CLMA_94_248/A4                                                            f       u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/A4

 Data arrival time                                                   3.498         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.547       3.614         ntclkbufg_1      
 CLMA_94_248/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[19]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.356                          
 clock uncertainty                                       0.000       3.356                          

 Hold time                                              -0.089       3.267                          

 Data required time                                                  3.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.267                          
 Data arrival time                                                  -3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.304       3.113         ntclkbufg_1      
 CLMA_114_240/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/CLK

 CLMA_114_240/Q1                   tco                   0.197       3.310 f       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/Q
                                   net (fanout=2)        0.209       3.519         u_tinyriscv_core/csr_mstatus_o [19]
 CLMA_118_248/B0                                                           f       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.519         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.522%), Route: 0.209ns(51.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.527       3.594         ntclkbufg_1      
 CLMA_118_248/CLK                                                          r       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                              -0.082       3.254                          

 Data required time                                                  3.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.254                          
 Data arrival time                                                  -3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_csr_reg/mtvec[9]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc[9]/opit_0_L6Q_perm/B1
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.277       3.086         ntclkbufg_1      
 CLMS_86_197/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mtvec[9]/opit_0/CLK

 CLMS_86_197/Q1                    tco                   0.197       3.283 f       u_tinyriscv_core/u_csr_reg/mtvec[9]/opit_0/Q
                                   net (fanout=2)        0.139       3.422         u_tinyriscv_core/csr_mtvec_o [9]
 CLMS_78_197/B1                                                            f       u_tinyriscv_core/u_ifu/pc[9]/opit_0_L6Q_perm/B1

 Data arrival time                                                   3.422         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.481       3.548         ntclkbufg_1      
 CLMS_78_197/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                              -0.148       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                  -3.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  5.076
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.472     503.600         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.600 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.476     505.076         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.261     505.337 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.246     505.583         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.308     505.891 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.656     506.547         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.131     506.678 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.024     507.702         u_jtag_top/u_jtag_driver/N233
 CLMA_42_276/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE

 Data arrival time                                                 507.702         Logic Levels: 2  
                                                                                   Logic: 0.700ns(26.657%), Route: 1.926ns(73.343%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026    1002.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.294    1004.260         ntclkbufg_0      
 CLMA_42_276/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CLK
 clock pessimism                                         0.634    1004.894                          
 clock uncertainty                                      -0.050    1004.844                          

 Setup time                                             -0.223    1004.621                          

 Data required time                                               1004.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.621                          
 Data arrival time                                                -507.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.256
  Launch Clock Delay      :  5.076
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.472     503.600         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.600 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.476     505.076         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.261     505.337 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.246     505.583         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.308     505.891 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.656     506.547         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.139     506.686 f       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.937     507.623         u_jtag_top/u_jtag_driver/N233
 CLMA_42_281/CE                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE

 Data arrival time                                                 507.623         Logic Levels: 2  
                                                                                   Logic: 0.708ns(27.797%), Route: 1.839ns(72.203%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026    1002.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.290    1004.256         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CLK
 clock pessimism                                         0.634    1004.890                          
 clock uncertainty                                      -0.050    1004.840                          

 Setup time                                             -0.212    1004.628                          

 Data required time                                               1004.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.628                          
 Data arrival time                                                -507.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.256
  Launch Clock Delay      :  5.076
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.472     503.600         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.600 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.476     505.076         ntclkbufg_0      
 CLMA_86_276/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_86_276/Y0                    tco                   0.261     505.337 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.246     505.583         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_86_276/Y2                    td                    0.308     505.891 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.656     506.547         u_jtag_top/u_jtag_driver/N229
 CLMA_78_284/Y0                    td                    0.139     506.686 f       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.937     507.623         u_jtag_top/u_jtag_driver/N233
 CLMA_42_281/CE                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 507.623         Logic Levels: 2  
                                                                                   Logic: 0.708ns(27.797%), Route: 1.839ns(72.203%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026    1002.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.290    1004.256         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.634    1004.890                          
 clock uncertainty                                      -0.050    1004.840                          

 Setup time                                             -0.212    1004.628                          

 Data required time                                               1004.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.628                          
 Data arrival time                                                -507.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.799
  Launch Clock Delay      :  4.265
  Clock Pessimism Removal :  -0.516

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026       2.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.299       4.265         ntclkbufg_0      
 CLMA_42_273/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK

 CLMA_42_273/Q0                    tco                   0.197       4.462 f       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.109       4.571         u_jtag_top/u_jtag_driver/shift_reg [22]
 CLMA_42_281/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/D

 Data arrival time                                                   4.571         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.242       3.309         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.309 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.490       4.799         ntclkbufg_0      
 CLMA_42_281/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                        -0.516       4.283                          
 clock uncertainty                                       0.000       4.283                          

 Hold time                                               0.028       4.311                          

 Data required time                                                  4.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.311                          
 Data arrival time                                                  -4.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  4.293
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026       2.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.327       4.293         ntclkbufg_0      
 CLMA_86_272/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_86_272/Q2                    tco                   0.197       4.490 f       u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.280       4.770         u_jtag_top/u_jtag_driver/shift_reg [1]
 CLMS_78_273/M0                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/D

 Data arrival time                                                   4.770         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.300%), Route: 0.280ns(58.700%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.242       3.309         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.309 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534       4.843         ntclkbufg_0      
 CLMS_78_273/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[1]/opit_0_inv/CLK
 clock pessimism                                        -0.343       4.500                          
 clock uncertainty                                       0.000       4.500                          

 Hold time                                              -0.010       4.490                          

 Data required time                                                  4.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.490                          
 Data arrival time                                                  -4.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.807
  Launch Clock Delay      :  4.264
  Clock Pessimism Removal :  -0.516

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.026       2.966         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.298       4.264         ntclkbufg_0      
 CLMA_38_276/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_276/Q0                    tco                   0.197       4.461 f       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.600         u_jtag_top/u_jtag_driver/rx_data [26]
 CLMS_38_277/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D

 Data arrival time                                                   4.600         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.242       3.309         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.309 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.498       4.807         ntclkbufg_0      
 CLMS_38_277/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/CLK
 clock pessimism                                        -0.516       4.291                          
 clock uncertainty                                       0.000       4.291                          

 Hold time                                               0.028       4.319                          

 Data required time                                                  4.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.319                          
 Data arrival time                                                  -4.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.116       5.878         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.139       6.017 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.818       8.835         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.835         Logic Levels: 1  
                                                                                   Logic: 0.345ns(6.535%), Route: 4.934ns(93.465%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                          -0.058      23.284                          

 Data required time                                                 23.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.284                          
 Data arrival time                                                  -8.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.124
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.116       5.878         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.139       6.017 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.604       8.621         gpio_0/N9        
 CLMA_106_124/RS                                                           f       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.621         Logic Levels: 1  
                                                                                   Logic: 0.345ns(6.811%), Route: 4.720ns(93.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.315      23.124         ntclkbufg_1      
 CLMA_106_124/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.382                          
 clock uncertainty                                      -0.050      23.332                          

 Recovery time                                          -0.212      23.120                          

 Data required time                                                 23.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.120                          
 Data arrival time                                                  -8.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=243)      2.116       5.878         jtag_rst_n       
 CLMS_54_193/Y0                    td                    0.139       6.017 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.855       8.872         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.872         Logic Levels: 1  
                                                                                   Logic: 0.345ns(6.490%), Route: 4.971ns(93.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      23.519                          
 clock uncertainty                                      -0.050      23.469                          

 Recovery time                                          -0.058      23.411                          

 Data required time                                                 23.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.411                          
 Data arrival time                                                  -8.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252       3.061         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.197       3.258 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.249       3.507         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.278       3.785 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.263       4.048         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.048         Logic Levels: 1  
                                                                                   Logic: 0.475ns(48.126%), Route: 0.512ns(51.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -4.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[31]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252       3.061         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.197       3.258 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.249       3.507         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.278       3.785 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.155       3.940         gpio_0/N9        
 CLMS_54_193/RS                                                            f       timer_0/timer_value[31]/opit_0/RS

 Data arrival time                                                   3.940         Logic Levels: 1  
                                                                                   Logic: 0.475ns(54.039%), Route: 0.404ns(45.961%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.452       3.519         ntclkbufg_1      
 CLMS_54_193/CLK                                                           r       timer_0/timer_value[31]/opit_0/CLK
 clock pessimism                                        -0.416       3.103                          
 clock uncertainty                                       0.000       3.103                          

 Removal time                                           -0.186       2.917                          

 Data required time                                                  2.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.917                          
 Data arrival time                                                  -3.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252       3.061         ntclkbufg_1      
 CLMA_50_193/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_193/Q2                    tco                   0.197       3.258 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.249       3.507         u_rst_ctrl/jtag_rst_r [4]
 CLMS_54_193/Y0                    td                    0.278       3.785 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      0.155       3.940         gpio_0/N9        
 CLMA_54_192/RS                                                            f       u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.940         Logic Levels: 1  
                                                                                   Logic: 0.475ns(54.039%), Route: 0.404ns(45.961%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.452       3.519         ntclkbufg_1      
 CLMA_54_192/CLK                                                           r       u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.103                          
 clock uncertainty                                       0.000       3.103                          

 Removal time                                           -0.186       2.917                          

 Data required time                                                  2.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.917                          
 Data arrival time                                                  -3.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.472       3.600         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.600 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.481       5.081         ntclkbufg_0      
 CLMS_86_273/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_86_273/Q0                    tco                   0.192       5.273 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.623       8.896         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       8.977 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.977         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      11.026 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.086         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  11.086         Logic Levels: 2  
                                                                                   Logic: 2.322ns(38.668%), Route: 3.683ns(61.332%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.457       3.524         ntclkbufg_1      
 CLMA_30_196/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_30_196/Q0                    tco                   0.206       3.730 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.299       5.029         jtag_halt_req_o  
 CLMA_58_129/Y0                    td                    0.139       5.168 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.603       6.771         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       6.852 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.852         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       8.901 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       9.062         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   9.062         Logic Levels: 3  
                                                                                   Logic: 2.475ns(44.691%), Route: 3.063ns(55.309%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_42_136/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_42_136/Q3                    tco                   0.209       3.764 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.033       4.797         gpio_ctrl[2]     
 CLMA_58_109/Y1                    td                    0.221       5.018 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.591       6.609         N103_inv         
 IOL_151_101/TO                    td                    0.085       6.694 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       6.694         gpio_tri[1]/ntT  
 IOBS_152_101/PAD                  tse                   2.049       8.743 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164       8.907         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                   8.907         Logic Levels: 3  
                                                                                   Logic: 2.564ns(47.907%), Route: 2.788ns(52.093%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.469       1.466         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.466         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.117%), Route: 0.614ns(41.883%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.469       1.466         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.466         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.117%), Route: 0.614ns(41.883%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.164       0.164         nt_gpio[1]       
 IOBS_152_101/DIN                  td                    0.781       0.945 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.945         gpio_tri[1]/ntI  
 IOL_151_101/RX_DATA_DD            td                    0.071       1.016 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        1.461       2.477         _N1              
 CLMA_58_113/Y0                    td                    0.264       2.741 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.138       2.879         gpio_0/_N16106   
 CLMA_58_112/A2                                                            f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   2.879         Logic Levels: 3  
                                                                                   Logic: 1.116ns(38.763%), Route: 1.763ns(61.237%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.383       9.955           0.572           Low Pulse Width   DRM_122_228/CLKB[0]     u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.383       9.955           0.572           Low Pulse Width   DRM_122_164/CLKB[0]     u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.383       9.955           0.572           Low Pulse Width   DRM_122_164/CLKA[0]     u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.433     499.733         0.300           Low Pulse Width   CLMA_38_228/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 499.433     499.733         0.300           Low Pulse Width   CLMA_46_228/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 499.433     499.733         0.300           Low Pulse Width   CLMS_46_225/CLK         u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/place_route/tinyriscv_soc_top_pnr.adf       
| Output     | D:/panguprj/tinydram/report_timing/tinyriscv_soc_top_rtp.adf     
|            | D:/panguprj/tinydram/report_timing/tinyriscv_soc_top.rtr         
+--------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 516,349,952 bytes
Total CPU  time to report_timing completion : 16.875 sec
Total real time to report_timing completion : 30.000 sec
