# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
vsim work.tb_top
# vsim work.tb_top 
# Start time: 14:57:31 on Nov 07,2020
# Loading sv_std.std
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 100ns
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
run 100ns
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v failed with 2 errors.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv failed with 2 errors.
# 3 compiles, 2 failed with 4 errors.
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 100ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
run 100ns
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v failed with 1 errors.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
restart -force
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
project compileall
# Compile of project.v failed with 1 errors.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
project compileall
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run 200ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
run -all
# Break key hit
# Simulation stop requested.

run finish
# Invalid time value: finish
run $finish
# can't read "finish": no such variable
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v failed with 1 errors.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of project.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
