$date
	Sun Oct 23 03:38:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#596225
b100 !
1"
#596226
b100 &
b100 %
1$
#596227
0"
#596230
b10 &
b10 %
#596234
b1 &
b1 %
1#
#596238
b0 &
0#
b0 %
0$
#1565151
b10101 !
1"
#1565154
b10101 &
b10101 %
1$
#1565155
0"
#1565158
b1000000 &
b1000000 %
#1565162
b100000 &
b100000 %
#1565166
b10000 &
b10000 %
#1565170
b1000 &
b1000 %
#1565174
b100 &
b100 %
#1565178
b10 &
b10 %
#1565182
b1 &
1#
b1 %
#1565186
b0 &
b0 %
0#
0$
#2563782
b10111 &
b10111 %
1$
b10111 !
1"
#2563783
0"
#2563786
b1000110 &
b1000110 %
#2563790
b100011 &
b100011 %
#2563794
b1101010 &
b1101010 %
#2563798
b110101 &
b110101 %
#2563802
b10100000 &
b10100000 %
#2563806
b1010000 &
b1010000 %
#2563810
b101000 &
b101000 %
#2563814
b10100 &
b10100 %
#2563818
b1010 &
b1010 %
#2563822
b101 &
b101 %
#2563826
b10000 &
b10000 %
#2563830
b1000 &
b1000 %
#2563834
b100 &
b100 %
#2563838
b10 &
b10 %
#2563842
b1 &
b1 %
1#
#2563846
b0 &
0#
b0 %
0$
#4500012
