<stg><name>backsub</name>


<trans_list>

<trans id="2694" from="1" to="2">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="2" to="3">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="3" to="4">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="4" to="5">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="5" to="6">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="6" to="7">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="7" to="8">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="8" to="9">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="9" to="12">
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="9" to="10">
<condition id="287">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="10" to="11">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="11" to="9">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="12" to="13">
<condition id="173">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="12" to="85">
<condition id="171">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="13" to="102">
<condition id="288">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="13" to="14">
<condition id="360">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="14" to="15">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="15" to="16">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="16" to="17">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="17" to="18">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="18" to="19">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="19" to="20">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="20" to="21">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="21" to="22">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="22" to="23">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="23" to="24">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="24" to="25">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="25" to="26">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="26" to="27">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="27" to="28">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="28" to="29">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="29" to="30">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="30" to="31">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="31" to="32">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="32" to="33">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="33" to="34">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="34" to="35">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="35" to="36">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="36" to="37">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="37" to="38">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="38" to="39">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="39" to="40">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="40" to="41">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="41" to="42">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="42" to="43">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="43" to="44">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="44" to="45">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="45" to="46">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="46" to="47">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="47" to="48">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="48" to="49">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="49" to="50">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="50" to="51">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="51" to="52">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="52" to="53">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="53" to="54">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="54" to="55">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="55" to="56">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="56" to="57">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="57" to="58">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="58" to="59">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="59" to="60">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="60" to="61">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="61" to="62">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="62" to="63">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="63" to="64">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="64" to="65">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="65" to="66">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="66" to="67">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="67" to="68">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="68" to="69">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="69" to="70">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="70" to="71">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="71" to="72">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="72" to="73">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="73" to="74">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="74" to="75">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="75" to="76">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="76" to="77">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="77" to="78">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="78" to="79">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="79" to="80">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="80" to="81">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="81" to="82">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="82" to="83">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="83" to="84">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="84" to="13">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="85" to="102">
<condition id="361">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="85" to="86">
<condition id="378">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="86" to="87">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="87" to="88">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="88" to="89">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="89" to="90">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="90" to="91">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="91" to="92">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="92" to="93">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="93" to="94">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="94" to="95">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="95" to="96">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="96" to="97">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="97" to="98">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="98" to="99">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="99" to="100">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="100" to="101">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="101" to="85">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="102" to="103">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="103" to="106">
<condition id="379">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="103" to="104">
<condition id="382">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="104" to="105">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="105" to="103">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="106" to="107">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="107" to="108">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="108" to="109">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="109" to="110">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="111" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

]]></node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

]]></node>
<StgValue><ssdm name="frame_out_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %frame_in_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:10  %yuv_frame = alloca [38400 x i32], align 16

]]></node>
<StgValue><ssdm name="yuv_frame"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="64">
<![CDATA[
:11  %grey_frame = alloca [76800 x i8], align 16

]]></node>
<StgValue><ssdm name="grey_frame"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="30">
<![CDATA[
:19  %tmp_16 = zext i30 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:20  %gmem_addr = getelementptr i32* %gmem, i64 %tmp_16

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem_offset), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([76800 x i16]* %frame) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem_offset, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface([76800 x i16]* %frame, [5 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 38400)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i16 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i16 %indvar, -27136

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header:3  %indvar_next = add i16 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_yuv_frame_OC_frame_i) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="16">
<![CDATA[
burst.rd.body:3  %tmp_s = zext i16 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %yuv_frame_addr = getelementptr [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="yuv_frame_addr"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
burst.rd.body:6  store i32 %gmem_addr_read, i32* %yuv_frame_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.end:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:1  br i1 %init_read, label %.preheader1.0, label %.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader.0:0  %i1 = phi i17 [ %i_2_15, %.preheader.1 ], [ 0, %burst.rd.end ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.0:1  %tmp_5 = icmp ult i17 %i1, -54272

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %tmp_5, label %.preheader.1, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:3  %p_lshr_f1_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i1, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:4  %tmp_11 = zext i16 %p_lshr_f1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %yuv_frame_addr_17 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="yuv_frame_addr_17"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:6  %yuv_frame_load_16 = load i32* %yuv_frame_addr_17, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_16"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:9  %tmp_12 = zext i17 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:10  %frame_addr_32 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="frame_addr_32"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:11  %frame_load = load i16* %frame_addr_32, align 2

]]></node>
<StgValue><ssdm name="frame_load"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:14  %tmp_14 = or i17 %i1, 1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:15  %tmp_15 = zext i17 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %frame_addr_33 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="frame_addr_33"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:17  %frame_load_1 = load i16* %frame_addr_33, align 2

]]></node>
<StgValue><ssdm name="frame_load_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:69  %i_2_s = or i17 %i1, 2

]]></node>
<StgValue><ssdm name="i_2_s"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:70  %p_lshr_f32_1_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_s, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_1_cast"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:71  %tmp_26_1 = zext i16 %p_lshr_f32_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:72  %yuv_frame_addr_18 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_1

]]></node>
<StgValue><ssdm name="yuv_frame_addr_18"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:73  %yuv_frame_load_17 = load i32* %yuv_frame_addr_18, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="175" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:6  %yuv_frame_load_16 = load i32* %yuv_frame_addr_17, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_16"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:7  %tmp_59 = trunc i32 %yuv_frame_load_16 to i8

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:8  %yuv_struct_y2_write_assign_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_16, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_15"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:11  %frame_load = load i16* %frame_addr_32, align 2

]]></node>
<StgValue><ssdm name="frame_load"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:12  %tmp_60 = trunc i16 %frame_load to i8

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:13  %pix_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:17  %frame_load_1 = load i16* %frame_addr_33, align 2

]]></node>
<StgValue><ssdm name="frame_load_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:18  %tmp_61 = trunc i16 %frame_load_1 to i8

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:19  %pix_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_3"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:73  %yuv_frame_load_17 = load i32* %yuv_frame_addr_18, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_17"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:74  %tmp_62 = trunc i32 %yuv_frame_load_17 to i8

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:75  %yuv_struct_y2_write_assign_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_17, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_16"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:76  %tmp_27_1 = zext i17 %i_2_s to i64

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:77  %frame_addr_34 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_1

]]></node>
<StgValue><ssdm name="frame_addr_34"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:78  %frame_load_16 = load i16* %frame_addr_34, align 2

]]></node>
<StgValue><ssdm name="frame_load_16"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:81  %tmp_29_1 = or i17 %i1, 3

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:82  %tmp_30_1 = zext i17 %tmp_29_1 to i64

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:83  %frame_addr_35 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_1

]]></node>
<StgValue><ssdm name="frame_addr_35"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:84  %frame_load_17 = load i16* %frame_addr_35, align 2

]]></node>
<StgValue><ssdm name="frame_load_17"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:135  %i_2_1 = or i17 %i1, 4

]]></node>
<StgValue><ssdm name="i_2_1"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:136  %p_lshr_f32_2_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_1, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_2_cast"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:137  %tmp_26_2 = zext i16 %p_lshr_f32_2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:138  %yuv_frame_addr_19 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_2

]]></node>
<StgValue><ssdm name="yuv_frame_addr_19"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:139  %yuv_frame_load_18 = load i32* %yuv_frame_addr_19, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_18"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:201  %i_2_2 = or i17 %i1, 6

]]></node>
<StgValue><ssdm name="i_2_2"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:202  %p_lshr_f32_3_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_2, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_3_cast"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:203  %tmp_26_3 = zext i16 %p_lshr_f32_3_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:204  %yuv_frame_addr_20 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_3

]]></node>
<StgValue><ssdm name="yuv_frame_addr_20"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:205  %yuv_frame_load_19 = load i32* %yuv_frame_addr_20, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:24  %tmp_19 = zext i8 %tmp_59 to i32

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:28  %tmp_22 = zext i8 %tmp_60 to i32

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:37  %tmp_30 = zext i8 %yuv_struct_y2_write_assign_15 to i32

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:78  %frame_load_16 = load i16* %frame_addr_34, align 2

]]></node>
<StgValue><ssdm name="frame_load_16"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:79  %tmp_63 = trunc i16 %frame_load_16 to i8

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:80  %pix_13_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_16, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_1"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:84  %frame_load_17 = load i16* %frame_addr_35, align 2

]]></node>
<StgValue><ssdm name="frame_load_17"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:85  %tmp_64 = trunc i16 %frame_load_17 to i8

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:86  %pix_23_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_17, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:139  %yuv_frame_load_18 = load i32* %yuv_frame_addr_19, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_18"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:140  %tmp_65 = trunc i32 %yuv_frame_load_18 to i8

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:141  %yuv_struct_y2_write_assign_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_18, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_17"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:142  %tmp_27_2 = zext i17 %i_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:143  %frame_addr_36 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_2

]]></node>
<StgValue><ssdm name="frame_addr_36"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:144  %frame_load_2 = load i16* %frame_addr_36, align 2

]]></node>
<StgValue><ssdm name="frame_load_2"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:147  %tmp_29_2 = or i17 %i1, 5

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:148  %tmp_30_2 = zext i17 %tmp_29_2 to i64

]]></node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:149  %frame_addr_37 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_2

]]></node>
<StgValue><ssdm name="frame_addr_37"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:150  %frame_load_18 = load i16* %frame_addr_37, align 2

]]></node>
<StgValue><ssdm name="frame_load_18"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:205  %yuv_frame_load_19 = load i32* %yuv_frame_addr_20, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_19"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:206  %tmp_68 = trunc i32 %yuv_frame_load_19 to i8

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:207  %yuv_struct_y2_write_assign_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_19, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_18"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:267  %i_2_3 = or i17 %i1, 8

]]></node>
<StgValue><ssdm name="i_2_3"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:268  %p_lshr_f32_4_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_3, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_4_cast"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:269  %tmp_26_4 = zext i16 %p_lshr_f32_4_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:270  %yuv_frame_addr_21 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_4

]]></node>
<StgValue><ssdm name="yuv_frame_addr_21"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:271  %yuv_frame_load_20 = load i32* %yuv_frame_addr_21, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_20"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:333  %i_2_4 = or i17 %i1, 10

]]></node>
<StgValue><ssdm name="i_2_4"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:334  %p_lshr_f32_5_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_4, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_5_cast"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:335  %tmp_26_5 = zext i16 %p_lshr_f32_5_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:336  %yuv_frame_addr_22 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_5

]]></node>
<StgValue><ssdm name="yuv_frame_addr_22"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:337  %yuv_frame_load_21 = load i32* %yuv_frame_addr_22, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="239" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:41  %tmp_33 = zext i8 %tmp_61 to i32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:91  %tmp_40_1 = zext i8 %tmp_62 to i32

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:95  %tmp_43_1 = zext i8 %tmp_63 to i32

]]></node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:144  %frame_load_2 = load i16* %frame_addr_36, align 2

]]></node>
<StgValue><ssdm name="frame_load_2"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:145  %tmp_66 = trunc i16 %frame_load_2 to i8

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:146  %pix_13_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_2, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_2"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:150  %frame_load_18 = load i16* %frame_addr_37, align 2

]]></node>
<StgValue><ssdm name="frame_load_18"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:151  %tmp_67 = trunc i16 %frame_load_18 to i8

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:152  %pix_23_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_18, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_2"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:208  %tmp_27_3 = zext i17 %i_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:209  %frame_addr_38 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_3

]]></node>
<StgValue><ssdm name="frame_addr_38"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:210  %frame_load_3 = load i16* %frame_addr_38, align 2

]]></node>
<StgValue><ssdm name="frame_load_3"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:213  %tmp_29_3 = or i17 %i1, 7

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:214  %tmp_30_3 = zext i17 %tmp_29_3 to i64

]]></node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:215  %frame_addr_39 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_3

]]></node>
<StgValue><ssdm name="frame_addr_39"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:216  %frame_load_19 = load i16* %frame_addr_39, align 2

]]></node>
<StgValue><ssdm name="frame_load_19"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:271  %yuv_frame_load_20 = load i32* %yuv_frame_addr_21, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_20"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:272  %tmp_71 = trunc i32 %yuv_frame_load_20 to i8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:273  %yuv_struct_y2_write_assign_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_20, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_19"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:337  %yuv_frame_load_21 = load i32* %yuv_frame_addr_22, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_21"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:338  %tmp_74 = trunc i32 %yuv_frame_load_21 to i8

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:339  %yuv_struct_y2_write_assign_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_21, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_20"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:399  %i_2_5 = or i17 %i1, 12

]]></node>
<StgValue><ssdm name="i_2_5"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:400  %p_lshr_f32_6_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_5, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_6_cast"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:401  %tmp_26_6 = zext i16 %p_lshr_f32_6_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:402  %yuv_frame_addr_23 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_6

]]></node>
<StgValue><ssdm name="yuv_frame_addr_23"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:403  %yuv_frame_load_22 = load i32* %yuv_frame_addr_23, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_22"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:465  %i_2_6 = or i17 %i1, 14

]]></node>
<StgValue><ssdm name="i_2_6"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:466  %p_lshr_f32_7_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_6, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_7_cast"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:467  %tmp_26_7 = zext i16 %p_lshr_f32_7_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:468  %yuv_frame_addr_24 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_7

]]></node>
<StgValue><ssdm name="yuv_frame_addr_24"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:469  %yuv_frame_load_23 = load i32* %yuv_frame_addr_24, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="277" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:104  %tmp_51_1 = zext i8 %yuv_struct_y2_write_assign_16 to i32

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:108  %tmp_54_1 = zext i8 %tmp_64 to i32

]]></node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:157  %tmp_40_2 = zext i8 %tmp_65 to i32

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:210  %frame_load_3 = load i16* %frame_addr_38, align 2

]]></node>
<StgValue><ssdm name="frame_load_3"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:211  %tmp_69 = trunc i16 %frame_load_3 to i8

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:212  %pix_13_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_3, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_3"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:216  %frame_load_19 = load i16* %frame_addr_39, align 2

]]></node>
<StgValue><ssdm name="frame_load_19"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:217  %tmp_70 = trunc i16 %frame_load_19 to i8

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:218  %pix_23_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_19, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_3"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:274  %tmp_27_4 = zext i17 %i_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:275  %frame_addr_40 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_4

]]></node>
<StgValue><ssdm name="frame_addr_40"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:276  %frame_load_4 = load i16* %frame_addr_40, align 2

]]></node>
<StgValue><ssdm name="frame_load_4"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:279  %tmp_29_4 = or i17 %i1, 9

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:280  %tmp_30_4 = zext i17 %tmp_29_4 to i64

]]></node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:281  %frame_addr_41 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_4

]]></node>
<StgValue><ssdm name="frame_addr_41"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:282  %frame_load_20 = load i16* %frame_addr_41, align 2

]]></node>
<StgValue><ssdm name="frame_load_20"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:403  %yuv_frame_load_22 = load i32* %yuv_frame_addr_23, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_22"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:404  %tmp_77 = trunc i32 %yuv_frame_load_22 to i8

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:405  %yuv_struct_y2_write_assign_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_22, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_21"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:469  %yuv_frame_load_23 = load i32* %yuv_frame_addr_24, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_23"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:470  %tmp_80 = trunc i32 %yuv_frame_load_23 to i8

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:471  %yuv_struct_y2_write_assign_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_23, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_22"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:531  %i_2_7 = or i17 %i1, 16

]]></node>
<StgValue><ssdm name="i_2_7"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:532  %p_lshr_f32_8_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_7, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_8_cast"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:533  %tmp_26_8 = zext i16 %p_lshr_f32_8_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:534  %yuv_frame_addr_25 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_8

]]></node>
<StgValue><ssdm name="yuv_frame_addr_25"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:535  %yuv_frame_load_24 = load i32* %yuv_frame_addr_25, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_24"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:597  %i_2_8 = or i17 %i1, 18

]]></node>
<StgValue><ssdm name="i_2_8"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:598  %p_lshr_f32_9_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_8, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_9_cast"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:599  %tmp_26_9 = zext i16 %p_lshr_f32_9_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:600  %yuv_frame_addr_26 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_9

]]></node>
<StgValue><ssdm name="yuv_frame_addr_26"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:601  %yuv_frame_load_25 = load i32* %yuv_frame_addr_26, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_25"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="318" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:161  %tmp_43_2 = zext i8 %tmp_66 to i32

]]></node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:170  %tmp_51_2 = zext i8 %yuv_struct_y2_write_assign_17 to i32

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:174  %tmp_54_2 = zext i8 %tmp_67 to i32

]]></node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:276  %frame_load_4 = load i16* %frame_addr_40, align 2

]]></node>
<StgValue><ssdm name="frame_load_4"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:277  %tmp_72 = trunc i16 %frame_load_4 to i8

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:278  %pix_13_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_4"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:282  %frame_load_20 = load i16* %frame_addr_41, align 2

]]></node>
<StgValue><ssdm name="frame_load_20"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:283  %tmp_73 = trunc i16 %frame_load_20 to i8

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:284  %pix_23_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_20, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_4"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:340  %tmp_27_5 = zext i17 %i_2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:341  %frame_addr_42 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_5

]]></node>
<StgValue><ssdm name="frame_addr_42"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:342  %frame_load_5 = load i16* %frame_addr_42, align 2

]]></node>
<StgValue><ssdm name="frame_load_5"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:345  %tmp_29_5 = or i17 %i1, 11

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:346  %tmp_30_5 = zext i17 %tmp_29_5 to i64

]]></node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:347  %frame_addr_43 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_5

]]></node>
<StgValue><ssdm name="frame_addr_43"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:348  %frame_load_21 = load i16* %frame_addr_43, align 2

]]></node>
<StgValue><ssdm name="frame_load_21"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:535  %yuv_frame_load_24 = load i32* %yuv_frame_addr_25, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_24"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:536  %tmp_83 = trunc i32 %yuv_frame_load_24 to i8

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:537  %yuv_struct_y2_write_assign_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_24, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_23"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:601  %yuv_frame_load_25 = load i32* %yuv_frame_addr_26, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_25"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:602  %tmp_86 = trunc i32 %yuv_frame_load_25 to i8

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:603  %yuv_struct_y2_write_assign_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_25, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_24"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:663  %i_2_9 = or i17 %i1, 20

]]></node>
<StgValue><ssdm name="i_2_9"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:664  %p_lshr_f32_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_9, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_cast"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:665  %tmp_26_s = zext i16 %p_lshr_f32_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:666  %yuv_frame_addr_27 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_s

]]></node>
<StgValue><ssdm name="yuv_frame_addr_27"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:667  %yuv_frame_load_26 = load i32* %yuv_frame_addr_27, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_26"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:729  %i_2_10 = or i17 %i1, 22

]]></node>
<StgValue><ssdm name="i_2_10"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:730  %p_lshr_f32_10_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_10, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_10_cast"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:731  %tmp_26_10 = zext i16 %p_lshr_f32_10_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:732  %yuv_frame_addr_28 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_10

]]></node>
<StgValue><ssdm name="yuv_frame_addr_28"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:733  %yuv_frame_load_27 = load i32* %yuv_frame_addr_28, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="362" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:223  %tmp_40_3 = zext i8 %tmp_68 to i32

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:227  %tmp_43_3 = zext i8 %tmp_69 to i32

]]></node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:236  %tmp_51_3 = zext i8 %yuv_struct_y2_write_assign_18 to i32

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:342  %frame_load_5 = load i16* %frame_addr_42, align 2

]]></node>
<StgValue><ssdm name="frame_load_5"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:343  %tmp_75 = trunc i16 %frame_load_5 to i8

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:344  %pix_13_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_5, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_5"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:348  %frame_load_21 = load i16* %frame_addr_43, align 2

]]></node>
<StgValue><ssdm name="frame_load_21"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:349  %tmp_76 = trunc i16 %frame_load_21 to i8

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:350  %pix_23_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_21, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_5"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:406  %tmp_27_6 = zext i17 %i_2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:407  %frame_addr_44 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_6

]]></node>
<StgValue><ssdm name="frame_addr_44"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:408  %frame_load_6 = load i16* %frame_addr_44, align 2

]]></node>
<StgValue><ssdm name="frame_load_6"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:411  %tmp_29_6 = or i17 %i1, 13

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:412  %tmp_30_6 = zext i17 %tmp_29_6 to i64

]]></node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:413  %frame_addr_45 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_6

]]></node>
<StgValue><ssdm name="frame_addr_45"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:414  %frame_load_22 = load i16* %frame_addr_45, align 2

]]></node>
<StgValue><ssdm name="frame_load_22"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:667  %yuv_frame_load_26 = load i32* %yuv_frame_addr_27, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_26"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:668  %tmp_89 = trunc i32 %yuv_frame_load_26 to i8

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:669  %yuv_struct_y2_write_assign_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_26, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_25"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:733  %yuv_frame_load_27 = load i32* %yuv_frame_addr_28, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_27"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:734  %tmp_92 = trunc i32 %yuv_frame_load_27 to i8

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:735  %yuv_struct_y2_write_assign_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_27, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_26"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:795  %i_2_11 = or i17 %i1, 24

]]></node>
<StgValue><ssdm name="i_2_11"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:796  %p_lshr_f32_11_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_11, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_11_cast"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:797  %tmp_26_11 = zext i16 %p_lshr_f32_11_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_11"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:798  %yuv_frame_addr_29 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_11

]]></node>
<StgValue><ssdm name="yuv_frame_addr_29"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:799  %yuv_frame_load_28 = load i32* %yuv_frame_addr_29, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_28"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:861  %i_2_12 = or i17 %i1, 26

]]></node>
<StgValue><ssdm name="i_2_12"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:862  %p_lshr_f32_12_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_12, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_12_cast"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:863  %tmp_26_12 = zext i16 %p_lshr_f32_12_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_12"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:864  %yuv_frame_addr_30 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_12

]]></node>
<StgValue><ssdm name="yuv_frame_addr_30"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:865  %yuv_frame_load_29 = load i32* %yuv_frame_addr_30, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="409" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_20 = sitofp i32 %tmp_19 to float

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:29  %tmp_23 = sitofp i32 %tmp_22 to float

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:39  %tmp_31 = sitofp i32 %tmp_30 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:240  %tmp_54_3 = zext i8 %tmp_70 to i32

]]></node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:289  %tmp_40_4 = zext i8 %tmp_71 to i32

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:293  %tmp_43_4 = zext i8 %tmp_72 to i32

]]></node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:408  %frame_load_6 = load i16* %frame_addr_44, align 2

]]></node>
<StgValue><ssdm name="frame_load_6"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:409  %tmp_78 = trunc i16 %frame_load_6 to i8

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:410  %pix_13_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_6, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_6"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:414  %frame_load_22 = load i16* %frame_addr_45, align 2

]]></node>
<StgValue><ssdm name="frame_load_22"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:415  %tmp_79 = trunc i16 %frame_load_22 to i8

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:416  %pix_23_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_22, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_6"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:472  %tmp_27_7 = zext i17 %i_2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:473  %frame_addr_46 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_7

]]></node>
<StgValue><ssdm name="frame_addr_46"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:474  %frame_load_7 = load i16* %frame_addr_46, align 2

]]></node>
<StgValue><ssdm name="frame_load_7"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:477  %tmp_29_7 = or i17 %i1, 15

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:478  %tmp_30_7 = zext i17 %tmp_29_7 to i64

]]></node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:479  %frame_addr_47 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_7

]]></node>
<StgValue><ssdm name="frame_addr_47"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:480  %frame_load_23 = load i16* %frame_addr_47, align 2

]]></node>
<StgValue><ssdm name="frame_load_23"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:799  %yuv_frame_load_28 = load i32* %yuv_frame_addr_29, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_28"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:800  %tmp_95 = trunc i32 %yuv_frame_load_28 to i8

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:801  %yuv_struct_y2_write_assign_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_28, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_27"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:865  %yuv_frame_load_29 = load i32* %yuv_frame_addr_30, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_29"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:866  %tmp_98 = trunc i32 %yuv_frame_load_29 to i8

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:867  %yuv_struct_y2_write_assign_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_29, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_28"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:927  %i_2_13 = or i17 %i1, 28

]]></node>
<StgValue><ssdm name="i_2_13"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:928  %p_lshr_f32_13_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_13, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_13_cast"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:929  %tmp_26_13 = zext i16 %p_lshr_f32_13_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_13"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:930  %yuv_frame_addr_31 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_13

]]></node>
<StgValue><ssdm name="yuv_frame_addr_31"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:931  %yuv_frame_load_30 = load i32* %yuv_frame_addr_31, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_30"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:993  %i_2_14 = or i17 %i1, 30

]]></node>
<StgValue><ssdm name="i_2_14"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:994  %p_lshr_f32_14_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_2_14, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f32_14_cast"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="64" op_0_bw="16">
<![CDATA[
.preheader.1:995  %tmp_26_14 = zext i16 %p_lshr_f32_14_cast to i64

]]></node>
<StgValue><ssdm name="tmp_26_14"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:996  %yuv_frame_addr_32 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_26_14

]]></node>
<StgValue><ssdm name="yuv_frame_addr_32"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:997  %yuv_frame_load_31 = load i32* %yuv_frame_addr_32, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="459" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:27  %tmp_21 = fmul float %tmp_20, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:30  %tmp_24 = fmul float %tmp_23, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:40  %tmp_32 = fmul float %tmp_31, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:42  %tmp_34 = sitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_41_1 = sitofp i32 %tmp_40_1 to float

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_44_1 = sitofp i32 %tmp_43_1 to float

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:302  %tmp_51_4 = zext i8 %yuv_struct_y2_write_assign_19 to i32

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:306  %tmp_54_4 = zext i8 %tmp_73 to i32

]]></node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:355  %tmp_40_5 = zext i8 %tmp_74 to i32

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:474  %frame_load_7 = load i16* %frame_addr_46, align 2

]]></node>
<StgValue><ssdm name="frame_load_7"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:475  %tmp_81 = trunc i16 %frame_load_7 to i8

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:476  %pix_13_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_7, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_7"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:480  %frame_load_23 = load i16* %frame_addr_47, align 2

]]></node>
<StgValue><ssdm name="frame_load_23"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:481  %tmp_82 = trunc i16 %frame_load_23 to i8

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:482  %pix_23_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_23, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_7"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:538  %tmp_27_8 = zext i17 %i_2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:539  %frame_addr_48 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_8

]]></node>
<StgValue><ssdm name="frame_addr_48"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:540  %frame_load_8 = load i16* %frame_addr_48, align 2

]]></node>
<StgValue><ssdm name="frame_load_8"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:543  %tmp_29_8 = or i17 %i1, 17

]]></node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:544  %tmp_30_8 = zext i17 %tmp_29_8 to i64

]]></node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:545  %frame_addr_49 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_8

]]></node>
<StgValue><ssdm name="frame_addr_49"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:546  %frame_load_24 = load i16* %frame_addr_49, align 2

]]></node>
<StgValue><ssdm name="frame_load_24"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:931  %yuv_frame_load_30 = load i32* %yuv_frame_addr_31, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_30"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:932  %tmp_101 = trunc i32 %yuv_frame_load_30 to i8

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:933  %yuv_struct_y2_write_assign_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_30, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_29"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="16">
<![CDATA[
.preheader.1:997  %yuv_frame_load_31 = load i32* %yuv_frame_addr_32, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_31"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="8" op_0_bw="32">
<![CDATA[
.preheader.1:998  %tmp_104 = trunc i32 %yuv_frame_load_31 to i8

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:999  %yuv_struct_y2_write_assign_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_31, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="502" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:27  %tmp_21 = fmul float %tmp_20, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:30  %tmp_24 = fmul float %tmp_23, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:40  %tmp_32 = fmul float %tmp_31, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:43  %tmp_35 = fmul float %tmp_34, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:94  %tmp_42_1 = fmul float %tmp_41_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:97  %tmp_45_1 = fmul float %tmp_44_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:106  %tmp_52_1 = sitofp i32 %tmp_51_1 to float

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:109  %tmp_55_1 = sitofp i32 %tmp_54_1 to float

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:159  %tmp_41_2 = sitofp i32 %tmp_40_2 to float

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:359  %tmp_43_5 = zext i8 %tmp_75 to i32

]]></node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:368  %tmp_51_5 = zext i8 %yuv_struct_y2_write_assign_20 to i32

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:372  %tmp_54_5 = zext i8 %tmp_76 to i32

]]></node>
<StgValue><ssdm name="tmp_54_5"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:540  %frame_load_8 = load i16* %frame_addr_48, align 2

]]></node>
<StgValue><ssdm name="frame_load_8"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:541  %tmp_84 = trunc i16 %frame_load_8 to i8

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:542  %pix_13_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_8, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_8"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:546  %frame_load_24 = load i16* %frame_addr_49, align 2

]]></node>
<StgValue><ssdm name="frame_load_24"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:547  %tmp_85 = trunc i16 %frame_load_24 to i8

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:548  %pix_23_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_24, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_8"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:604  %tmp_27_9 = zext i17 %i_2_8 to i64

]]></node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:605  %frame_addr_50 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_9

]]></node>
<StgValue><ssdm name="frame_addr_50"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:606  %frame_load_9 = load i16* %frame_addr_50, align 2

]]></node>
<StgValue><ssdm name="frame_load_9"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:609  %tmp_29_9 = or i17 %i1, 19

]]></node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:610  %tmp_30_9 = zext i17 %tmp_29_9 to i64

]]></node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:611  %frame_addr_51 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_9

]]></node>
<StgValue><ssdm name="frame_addr_51"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:612  %frame_load_25 = load i16* %frame_addr_51, align 2

]]></node>
<StgValue><ssdm name="frame_load_25"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="542" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:27  %tmp_21 = fmul float %tmp_20, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:30  %tmp_24 = fmul float %tmp_23, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:40  %tmp_32 = fmul float %tmp_31, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:43  %tmp_35 = fmul float %tmp_34, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:94  %tmp_42_1 = fmul float %tmp_41_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:97  %tmp_45_1 = fmul float %tmp_44_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:107  %tmp_53_1 = fmul float %tmp_52_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:110  %tmp_56_1 = fmul float %tmp_55_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:160  %tmp_42_2 = fmul float %tmp_41_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:162  %tmp_44_2 = sitofp i32 %tmp_43_2 to float

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:172  %tmp_52_2 = sitofp i32 %tmp_51_2 to float

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:175  %tmp_55_2 = sitofp i32 %tmp_54_2 to float

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:421  %tmp_40_6 = zext i8 %tmp_77 to i32

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:425  %tmp_43_6 = zext i8 %tmp_78 to i32

]]></node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:434  %tmp_51_6 = zext i8 %yuv_struct_y2_write_assign_21 to i32

]]></node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:606  %frame_load_9 = load i16* %frame_addr_50, align 2

]]></node>
<StgValue><ssdm name="frame_load_9"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:607  %tmp_87 = trunc i16 %frame_load_9 to i8

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:608  %pix_13_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_9, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_9"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:612  %frame_load_25 = load i16* %frame_addr_51, align 2

]]></node>
<StgValue><ssdm name="frame_load_25"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:613  %tmp_88 = trunc i16 %frame_load_25 to i8

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:614  %pix_23_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_25, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_9"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:670  %tmp_27_s = zext i17 %i_2_9 to i64

]]></node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:671  %frame_addr_52 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_s

]]></node>
<StgValue><ssdm name="frame_addr_52"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:672  %frame_load_10 = load i16* %frame_addr_52, align 2

]]></node>
<StgValue><ssdm name="frame_load_10"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:675  %tmp_29_s = or i17 %i1, 21

]]></node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:676  %tmp_30_s = zext i17 %tmp_29_s to i64

]]></node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:677  %frame_addr_53 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_s

]]></node>
<StgValue><ssdm name="frame_addr_53"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:678  %frame_load_26 = load i16* %frame_addr_53, align 2

]]></node>
<StgValue><ssdm name="frame_load_26"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="585" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:27  %tmp_21 = fmul float %tmp_20, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:30  %tmp_24 = fmul float %tmp_23, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:40  %tmp_32 = fmul float %tmp_31, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:43  %tmp_35 = fmul float %tmp_34, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:94  %tmp_42_1 = fmul float %tmp_41_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:97  %tmp_45_1 = fmul float %tmp_44_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:107  %tmp_53_1 = fmul float %tmp_52_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:110  %tmp_56_1 = fmul float %tmp_55_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:160  %tmp_42_2 = fmul float %tmp_41_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:163  %tmp_45_2 = fmul float %tmp_44_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:173  %tmp_53_2 = fmul float %tmp_52_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:176  %tmp_56_2 = fmul float %tmp_55_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:225  %tmp_41_3 = sitofp i32 %tmp_40_3 to float

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:228  %tmp_44_3 = sitofp i32 %tmp_43_3 to float

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:238  %tmp_52_3 = sitofp i32 %tmp_51_3 to float

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:438  %tmp_54_6 = zext i8 %tmp_79 to i32

]]></node>
<StgValue><ssdm name="tmp_54_6"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:487  %tmp_40_7 = zext i8 %tmp_80 to i32

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:491  %tmp_43_7 = zext i8 %tmp_81 to i32

]]></node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:672  %frame_load_10 = load i16* %frame_addr_52, align 2

]]></node>
<StgValue><ssdm name="frame_load_10"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:673  %tmp_90 = trunc i16 %frame_load_10 to i8

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:674  %pix_13_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_10, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_s"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:678  %frame_load_26 = load i16* %frame_addr_53, align 2

]]></node>
<StgValue><ssdm name="frame_load_26"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:679  %tmp_91 = trunc i16 %frame_load_26 to i8

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:680  %pix_23_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_26, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_s"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:736  %tmp_27_10 = zext i17 %i_2_10 to i64

]]></node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:737  %frame_addr_54 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_10

]]></node>
<StgValue><ssdm name="frame_addr_54"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:738  %frame_load_11 = load i16* %frame_addr_54, align 2

]]></node>
<StgValue><ssdm name="frame_load_11"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:741  %tmp_29_10 = or i17 %i1, 23

]]></node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:742  %tmp_30_10 = zext i17 %tmp_29_10 to i64

]]></node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:743  %frame_addr_55 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_10

]]></node>
<StgValue><ssdm name="frame_addr_55"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:744  %frame_load_27 = load i16* %frame_addr_55, align 2

]]></node>
<StgValue><ssdm name="frame_load_27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="631" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:31  %tmp_25 = fadd float %tmp_21, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:43  %tmp_35 = fmul float %tmp_34, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:94  %tmp_42_1 = fmul float %tmp_41_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:97  %tmp_45_1 = fmul float %tmp_44_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:107  %tmp_53_1 = fmul float %tmp_52_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:110  %tmp_56_1 = fmul float %tmp_55_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:160  %tmp_42_2 = fmul float %tmp_41_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:163  %tmp_45_2 = fmul float %tmp_44_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:173  %tmp_53_2 = fmul float %tmp_52_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:176  %tmp_56_2 = fmul float %tmp_55_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:226  %tmp_42_3 = fmul float %tmp_41_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:229  %tmp_45_3 = fmul float %tmp_44_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="643" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:239  %tmp_53_3 = fmul float %tmp_52_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="644" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:241  %tmp_55_3 = sitofp i32 %tmp_54_3 to float

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="645" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:291  %tmp_41_4 = sitofp i32 %tmp_40_4 to float

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="646" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:294  %tmp_44_4 = sitofp i32 %tmp_43_4 to float

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="647" st_id="25" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="648" st_id="25" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="650" st_id="25" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="651" st_id="25" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="652" st_id="25" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:500  %tmp_51_7 = zext i8 %yuv_struct_y2_write_assign_22 to i32

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:504  %tmp_54_7 = zext i8 %tmp_82 to i32

]]></node>
<StgValue><ssdm name="tmp_54_7"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:553  %tmp_40_8 = zext i8 %tmp_83 to i32

]]></node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:738  %frame_load_11 = load i16* %frame_addr_54, align 2

]]></node>
<StgValue><ssdm name="frame_load_11"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:739  %tmp_93 = trunc i16 %frame_load_11 to i8

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="667" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:740  %pix_13_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_11, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_10"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:744  %frame_load_27 = load i16* %frame_addr_55, align 2

]]></node>
<StgValue><ssdm name="frame_load_27"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:745  %tmp_94 = trunc i16 %frame_load_27 to i8

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:746  %pix_23_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_27, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_10"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:802  %tmp_27_11 = zext i17 %i_2_11 to i64

]]></node>
<StgValue><ssdm name="tmp_27_11"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:803  %frame_addr_56 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_11

]]></node>
<StgValue><ssdm name="frame_addr_56"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:804  %frame_load_12 = load i16* %frame_addr_56, align 2

]]></node>
<StgValue><ssdm name="frame_load_12"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:807  %tmp_29_11 = or i17 %i1, 25

]]></node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:808  %tmp_30_11 = zext i17 %tmp_29_11 to i64

]]></node>
<StgValue><ssdm name="tmp_30_11"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:809  %frame_addr_57 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_11

]]></node>
<StgValue><ssdm name="frame_addr_57"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:810  %frame_load_28 = load i16* %frame_addr_57, align 2

]]></node>
<StgValue><ssdm name="frame_load_28"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="678" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:31  %tmp_25 = fadd float %tmp_21, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:44  %tmp_36 = fadd float %tmp_32, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:98  %tmp_46_1 = fadd float %tmp_42_1, %tmp_45_1

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:107  %tmp_53_1 = fmul float %tmp_52_1, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:110  %tmp_56_1 = fmul float %tmp_55_1, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:160  %tmp_42_2 = fmul float %tmp_41_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:163  %tmp_45_2 = fmul float %tmp_44_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:173  %tmp_53_2 = fmul float %tmp_52_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:176  %tmp_56_2 = fmul float %tmp_55_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:226  %tmp_42_3 = fmul float %tmp_41_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:229  %tmp_45_3 = fmul float %tmp_44_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:239  %tmp_53_3 = fmul float %tmp_52_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:242  %tmp_56_3 = fmul float %tmp_55_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:292  %tmp_42_4 = fmul float %tmp_41_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:295  %tmp_45_4 = fmul float %tmp_44_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_52_4 = sitofp i32 %tmp_51_4 to float

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:307  %tmp_55_4 = sitofp i32 %tmp_54_4 to float

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:357  %tmp_41_5 = sitofp i32 %tmp_40_5 to float

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="702" st_id="26" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="703" st_id="26" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="704" st_id="26" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="705" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="706" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:557  %tmp_43_8 = zext i8 %tmp_84 to i32

]]></node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:566  %tmp_51_8 = zext i8 %yuv_struct_y2_write_assign_23 to i32

]]></node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:570  %tmp_54_8 = zext i8 %tmp_85 to i32

]]></node>
<StgValue><ssdm name="tmp_54_8"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:804  %frame_load_12 = load i16* %frame_addr_56, align 2

]]></node>
<StgValue><ssdm name="frame_load_12"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:805  %tmp_96 = trunc i16 %frame_load_12 to i8

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:806  %pix_13_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_12, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_11"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:810  %frame_load_28 = load i16* %frame_addr_57, align 2

]]></node>
<StgValue><ssdm name="frame_load_28"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:811  %tmp_97 = trunc i16 %frame_load_28 to i8

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:812  %pix_23_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_28, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_11"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:868  %tmp_27_12 = zext i17 %i_2_12 to i64

]]></node>
<StgValue><ssdm name="tmp_27_12"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:869  %frame_addr_58 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_12

]]></node>
<StgValue><ssdm name="frame_addr_58"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:870  %frame_load_13 = load i16* %frame_addr_58, align 2

]]></node>
<StgValue><ssdm name="frame_load_13"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:873  %tmp_29_12 = or i17 %i1, 27

]]></node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:874  %tmp_30_12 = zext i17 %tmp_29_12 to i64

]]></node>
<StgValue><ssdm name="tmp_30_12"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:875  %frame_addr_59 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_12

]]></node>
<StgValue><ssdm name="frame_addr_59"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:876  %frame_load_29 = load i16* %frame_addr_59, align 2

]]></node>
<StgValue><ssdm name="frame_load_29"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="727" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:31  %tmp_25 = fadd float %tmp_21, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:44  %tmp_36 = fadd float %tmp_32, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:98  %tmp_46_1 = fadd float %tmp_42_1, %tmp_45_1

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:111  %tmp_57_1 = fadd float %tmp_53_1, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:163  %tmp_45_2 = fmul float %tmp_44_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:173  %tmp_53_2 = fmul float %tmp_52_2, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:176  %tmp_56_2 = fmul float %tmp_55_2, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:226  %tmp_42_3 = fmul float %tmp_41_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:229  %tmp_45_3 = fmul float %tmp_44_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:239  %tmp_53_3 = fmul float %tmp_52_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:242  %tmp_56_3 = fmul float %tmp_55_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:292  %tmp_42_4 = fmul float %tmp_41_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:295  %tmp_45_4 = fmul float %tmp_44_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:305  %tmp_53_4 = fmul float %tmp_52_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:308  %tmp_56_4 = fmul float %tmp_55_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:358  %tmp_42_5 = fmul float %tmp_41_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:360  %tmp_44_5 = sitofp i32 %tmp_43_5 to float

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:370  %tmp_52_5 = sitofp i32 %tmp_51_5 to float

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:373  %tmp_55_5 = sitofp i32 %tmp_54_5 to float

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:619  %tmp_40_9 = zext i8 %tmp_86 to i32

]]></node>
<StgValue><ssdm name="tmp_40_9"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:623  %tmp_43_9 = zext i8 %tmp_87 to i32

]]></node>
<StgValue><ssdm name="tmp_43_9"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:632  %tmp_51_9 = zext i8 %yuv_struct_y2_write_assign_24 to i32

]]></node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="764" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:870  %frame_load_13 = load i16* %frame_addr_58, align 2

]]></node>
<StgValue><ssdm name="frame_load_13"/></StgValue>
</operation>

<operation id="765" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:871  %tmp_99 = trunc i16 %frame_load_13 to i8

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="766" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:872  %pix_13_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_13, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_12"/></StgValue>
</operation>

<operation id="767" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:876  %frame_load_29 = load i16* %frame_addr_59, align 2

]]></node>
<StgValue><ssdm name="frame_load_29"/></StgValue>
</operation>

<operation id="768" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:877  %tmp_100 = trunc i16 %frame_load_29 to i8

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:878  %pix_23_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_29, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_12"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:934  %tmp_27_13 = zext i17 %i_2_13 to i64

]]></node>
<StgValue><ssdm name="tmp_27_13"/></StgValue>
</operation>

<operation id="771" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:935  %frame_addr_60 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_13

]]></node>
<StgValue><ssdm name="frame_addr_60"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:936  %frame_load_14 = load i16* %frame_addr_60, align 2

]]></node>
<StgValue><ssdm name="frame_load_14"/></StgValue>
</operation>

<operation id="773" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:939  %tmp_29_13 = or i17 %i1, 29

]]></node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:940  %tmp_30_13 = zext i17 %tmp_29_13 to i64

]]></node>
<StgValue><ssdm name="tmp_30_13"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:941  %frame_addr_61 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_13

]]></node>
<StgValue><ssdm name="frame_addr_61"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:942  %frame_load_30 = load i16* %frame_addr_61, align 2

]]></node>
<StgValue><ssdm name="frame_load_30"/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:1005  %tmp_29_14 = or i17 %i1, 31

]]></node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="778" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:1059  %i_2_15 = add i17 32, %i1

]]></node>
<StgValue><ssdm name="i_2_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="779" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:31  %tmp_25 = fadd float %tmp_21, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:44  %tmp_36 = fadd float %tmp_32, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:98  %tmp_46_1 = fadd float %tmp_42_1, %tmp_45_1

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:111  %tmp_57_1 = fadd float %tmp_53_1, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:164  %tmp_46_2 = fadd float %tmp_42_2, %tmp_45_2

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:177  %tmp_57_2 = fadd float %tmp_53_2, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:226  %tmp_42_3 = fmul float %tmp_41_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:229  %tmp_45_3 = fmul float %tmp_44_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:239  %tmp_53_3 = fmul float %tmp_52_3, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:242  %tmp_56_3 = fmul float %tmp_55_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:292  %tmp_42_4 = fmul float %tmp_41_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:295  %tmp_45_4 = fmul float %tmp_44_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:305  %tmp_53_4 = fmul float %tmp_52_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:308  %tmp_56_4 = fmul float %tmp_55_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:358  %tmp_42_5 = fmul float %tmp_41_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:361  %tmp_45_5 = fmul float %tmp_44_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:371  %tmp_53_5 = fmul float %tmp_52_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="796" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:374  %tmp_56_5 = fmul float %tmp_55_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="797" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:423  %tmp_41_6 = sitofp i32 %tmp_40_6 to float

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="798" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:426  %tmp_44_6 = sitofp i32 %tmp_43_6 to float

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="799" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:436  %tmp_52_6 = sitofp i32 %tmp_51_6 to float

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="800" st_id="28" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="801" st_id="28" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="802" st_id="28" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="803" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:636  %tmp_54_9 = zext i8 %tmp_88 to i32

]]></node>
<StgValue><ssdm name="tmp_54_9"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:685  %tmp_40_s = zext i8 %tmp_89 to i32

]]></node>
<StgValue><ssdm name="tmp_40_s"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:689  %tmp_43_s = zext i8 %tmp_90 to i32

]]></node>
<StgValue><ssdm name="tmp_43_s"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:936  %frame_load_14 = load i16* %frame_addr_60, align 2

]]></node>
<StgValue><ssdm name="frame_load_14"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:937  %tmp_102 = trunc i16 %frame_load_14 to i8

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:938  %pix_13_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_14, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_13"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:942  %frame_load_30 = load i16* %frame_addr_61, align 2

]]></node>
<StgValue><ssdm name="frame_load_30"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:943  %tmp_103 = trunc i16 %frame_load_30 to i8

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:944  %pix_23_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_30, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_13"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:1000  %tmp_27_14 = zext i17 %i_2_14 to i64

]]></node>
<StgValue><ssdm name="tmp_27_14"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:1001  %frame_addr_62 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_27_14

]]></node>
<StgValue><ssdm name="frame_addr_62"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:1002  %frame_load_15 = load i16* %frame_addr_62, align 2

]]></node>
<StgValue><ssdm name="frame_load_15"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:1006  %tmp_30_14 = zext i17 %tmp_29_14 to i64

]]></node>
<StgValue><ssdm name="tmp_30_14"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:1007  %frame_addr_63 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_30_14

]]></node>
<StgValue><ssdm name="frame_addr_63"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:1008  %frame_load_31 = load i16* %frame_addr_63, align 2

]]></node>
<StgValue><ssdm name="frame_load_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="830" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:20  %tmp_17 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_60, i8 %tmp_59)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="831" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:21  store i16 %tmp_17, i16* %frame_addr_32, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:22  %tmp_18 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_61, i8 %yuv_struct_y2_write_assign_15)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="833" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:23  store i16 %tmp_18, i16* %frame_addr_33, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:31  %tmp_25 = fadd float %tmp_21, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:44  %tmp_36 = fadd float %tmp_32, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:98  %tmp_46_1 = fadd float %tmp_42_1, %tmp_45_1

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:111  %tmp_57_1 = fadd float %tmp_53_1, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:164  %tmp_46_2 = fadd float %tmp_42_2, %tmp_45_2

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="839" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:177  %tmp_57_2 = fadd float %tmp_53_2, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:230  %tmp_46_3 = fadd float %tmp_42_3, %tmp_45_3

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:242  %tmp_56_3 = fmul float %tmp_55_3, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:292  %tmp_42_4 = fmul float %tmp_41_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="843" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:295  %tmp_45_4 = fmul float %tmp_44_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:305  %tmp_53_4 = fmul float %tmp_52_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="845" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:308  %tmp_56_4 = fmul float %tmp_55_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="846" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:358  %tmp_42_5 = fmul float %tmp_41_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="847" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:361  %tmp_45_5 = fmul float %tmp_44_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="848" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:371  %tmp_53_5 = fmul float %tmp_52_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="849" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:374  %tmp_56_5 = fmul float %tmp_55_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="850" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:424  %tmp_42_6 = fmul float %tmp_41_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:427  %tmp_45_6 = fmul float %tmp_44_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:437  %tmp_53_6 = fmul float %tmp_52_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:439  %tmp_55_6 = sitofp i32 %tmp_54_6 to float

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:489  %tmp_41_7 = sitofp i32 %tmp_40_7 to float

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:492  %tmp_44_7 = sitofp i32 %tmp_43_7 to float

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:698  %tmp_51_s = zext i8 %yuv_struct_y2_write_assign_25 to i32

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:702  %tmp_54_s = zext i8 %tmp_91 to i32

]]></node>
<StgValue><ssdm name="tmp_54_s"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:751  %tmp_40_10 = zext i8 %tmp_92 to i32

]]></node>
<StgValue><ssdm name="tmp_40_10"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:1002  %frame_load_15 = load i16* %frame_addr_62, align 2

]]></node>
<StgValue><ssdm name="frame_load_15"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:1003  %tmp_105 = trunc i16 %frame_load_15 to i8

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:1004  %pix_13_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_15, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_13_14"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="16" op_0_bw="17">
<![CDATA[
.preheader.1:1008  %frame_load_31 = load i16* %frame_addr_63, align 2

]]></node>
<StgValue><ssdm name="frame_load_31"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="8" op_0_bw="16">
<![CDATA[
.preheader.1:1009  %tmp_106 = trunc i16 %frame_load_31 to i8

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:1010  %pix_23_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_31, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="pix_23_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="880" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:44  %tmp_36 = fadd float %tmp_32, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:87  %tmp_35_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_63, i8 %tmp_62)

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:88  store i16 %tmp_35_1, i16* %frame_addr_34, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:89  %tmp_39_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_64, i8 %yuv_struct_y2_write_assign_16)

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:90  store i16 %tmp_39_1, i16* %frame_addr_35, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:98  %tmp_46_1 = fadd float %tmp_42_1, %tmp_45_1

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:111  %tmp_57_1 = fadd float %tmp_53_1, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:164  %tmp_46_2 = fadd float %tmp_42_2, %tmp_45_2

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:177  %tmp_57_2 = fadd float %tmp_53_2, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:230  %tmp_46_3 = fadd float %tmp_42_3, %tmp_45_3

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:243  %tmp_57_3 = fadd float %tmp_53_3, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:296  %tmp_46_4 = fadd float %tmp_42_4, %tmp_45_4

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:305  %tmp_53_4 = fmul float %tmp_52_4, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:308  %tmp_56_4 = fmul float %tmp_55_4, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:358  %tmp_42_5 = fmul float %tmp_41_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:361  %tmp_45_5 = fmul float %tmp_44_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:371  %tmp_53_5 = fmul float %tmp_52_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:374  %tmp_56_5 = fmul float %tmp_55_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:424  %tmp_42_6 = fmul float %tmp_41_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:427  %tmp_45_6 = fmul float %tmp_44_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:437  %tmp_53_6 = fmul float %tmp_52_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:440  %tmp_56_6 = fmul float %tmp_55_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:490  %tmp_42_7 = fmul float %tmp_41_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:493  %tmp_45_7 = fmul float %tmp_44_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:502  %tmp_52_7 = sitofp i32 %tmp_51_7 to float

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:505  %tmp_55_7 = sitofp i32 %tmp_54_7 to float

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:555  %tmp_41_8 = sitofp i32 %tmp_40_8 to float

]]></node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:755  %tmp_43_10 = zext i8 %tmp_93 to i32

]]></node>
<StgValue><ssdm name="tmp_43_10"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:764  %tmp_51_10 = zext i8 %yuv_struct_y2_write_assign_26 to i32

]]></node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:768  %tmp_54_10 = zext i8 %tmp_94 to i32

]]></node>
<StgValue><ssdm name="tmp_54_10"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="925" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:111  %tmp_57_1 = fadd float %tmp_53_1, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:153  %tmp_35_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_66, i8 %tmp_65)

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:154  store i16 %tmp_35_2, i16* %frame_addr_36, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:155  %tmp_39_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_67, i8 %yuv_struct_y2_write_assign_17)

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:156  store i16 %tmp_39_2, i16* %frame_addr_37, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:164  %tmp_46_2 = fadd float %tmp_42_2, %tmp_45_2

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:177  %tmp_57_2 = fadd float %tmp_53_2, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:230  %tmp_46_3 = fadd float %tmp_42_3, %tmp_45_3

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="933" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:243  %tmp_57_3 = fadd float %tmp_53_3, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="934" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:296  %tmp_46_4 = fadd float %tmp_42_4, %tmp_45_4

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="935" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:309  %tmp_57_4 = fadd float %tmp_53_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="936" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:361  %tmp_45_5 = fmul float %tmp_44_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="937" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:371  %tmp_53_5 = fmul float %tmp_52_5, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="938" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:374  %tmp_56_5 = fmul float %tmp_55_5, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="939" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:424  %tmp_42_6 = fmul float %tmp_41_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="940" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:427  %tmp_45_6 = fmul float %tmp_44_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="941" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:437  %tmp_53_6 = fmul float %tmp_52_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="942" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:440  %tmp_56_6 = fmul float %tmp_55_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="943" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:490  %tmp_42_7 = fmul float %tmp_41_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="944" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:493  %tmp_45_7 = fmul float %tmp_44_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:503  %tmp_53_7 = fmul float %tmp_52_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:506  %tmp_56_7 = fmul float %tmp_55_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:556  %tmp_42_8 = fmul float %tmp_41_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:558  %tmp_44_8 = sitofp i32 %tmp_43_8 to float

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:568  %tmp_52_8 = sitofp i32 %tmp_51_8 to float

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="950" st_id="31" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:571  %tmp_55_8 = sitofp i32 %tmp_54_8 to float

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="951" st_id="31" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="953" st_id="31" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="954" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="955" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="963" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:817  %tmp_40_11 = zext i8 %tmp_95 to i32

]]></node>
<StgValue><ssdm name="tmp_40_11"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:821  %tmp_43_11 = zext i8 %tmp_96 to i32

]]></node>
<StgValue><ssdm name="tmp_43_11"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:830  %tmp_51_11 = zext i8 %yuv_struct_y2_write_assign_27 to i32

]]></node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="969" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:164  %tmp_46_2 = fadd float %tmp_42_2, %tmp_45_2

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="970" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:177  %tmp_57_2 = fadd float %tmp_53_2, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="971" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:219  %tmp_35_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_69, i8 %tmp_68)

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="972" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:220  store i16 %tmp_35_3, i16* %frame_addr_38, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:221  %tmp_39_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_70, i8 %yuv_struct_y2_write_assign_18)

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="974" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:222  store i16 %tmp_39_3, i16* %frame_addr_39, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:230  %tmp_46_3 = fadd float %tmp_42_3, %tmp_45_3

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:243  %tmp_57_3 = fadd float %tmp_53_3, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:296  %tmp_46_4 = fadd float %tmp_42_4, %tmp_45_4

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:309  %tmp_57_4 = fadd float %tmp_53_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="979" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:362  %tmp_46_5 = fadd float %tmp_42_5, %tmp_45_5

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:375  %tmp_57_5 = fadd float %tmp_53_5, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:424  %tmp_42_6 = fmul float %tmp_41_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="982" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:427  %tmp_45_6 = fmul float %tmp_44_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:437  %tmp_53_6 = fmul float %tmp_52_6, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:440  %tmp_56_6 = fmul float %tmp_55_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:490  %tmp_42_7 = fmul float %tmp_41_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:493  %tmp_45_7 = fmul float %tmp_44_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="987" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:503  %tmp_53_7 = fmul float %tmp_52_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="988" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:506  %tmp_56_7 = fmul float %tmp_55_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="989" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:556  %tmp_42_8 = fmul float %tmp_41_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="990" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:559  %tmp_45_8 = fmul float %tmp_44_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="991" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:569  %tmp_53_8 = fmul float %tmp_52_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="992" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:572  %tmp_56_8 = fmul float %tmp_55_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>

<operation id="993" st_id="32" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:621  %tmp_41_9 = sitofp i32 %tmp_40_9 to float

]]></node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="994" st_id="32" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:624  %tmp_44_9 = sitofp i32 %tmp_43_9 to float

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="995" st_id="32" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:634  %tmp_52_9 = sitofp i32 %tmp_51_9 to float

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="996" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="997" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="998" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="999" st_id="32" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="1000" st_id="32" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="1001" st_id="32" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="1004" st_id="32" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1005" st_id="32" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="1006" st_id="32" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1007" st_id="32" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1008" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:834  %tmp_54_11 = zext i8 %tmp_97 to i32

]]></node>
<StgValue><ssdm name="tmp_54_11"/></StgValue>
</operation>

<operation id="1009" st_id="32" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1010" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:883  %tmp_40_12 = zext i8 %tmp_98 to i32

]]></node>
<StgValue><ssdm name="tmp_40_12"/></StgValue>
</operation>

<operation id="1011" st_id="32" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1012" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:887  %tmp_43_12 = zext i8 %tmp_99 to i32

]]></node>
<StgValue><ssdm name="tmp_43_12"/></StgValue>
</operation>

<operation id="1013" st_id="32" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1014" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:230  %tmp_46_3 = fadd float %tmp_42_3, %tmp_45_3

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:243  %tmp_57_3 = fadd float %tmp_53_3, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:285  %tmp_35_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_72, i8 %tmp_71)

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:286  store i16 %tmp_35_4, i16* %frame_addr_40, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:287  %tmp_39_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_73, i8 %yuv_struct_y2_write_assign_19)

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:288  store i16 %tmp_39_4, i16* %frame_addr_41, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:296  %tmp_46_4 = fadd float %tmp_42_4, %tmp_45_4

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:309  %tmp_57_4 = fadd float %tmp_53_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:362  %tmp_46_5 = fadd float %tmp_42_5, %tmp_45_5

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:375  %tmp_57_5 = fadd float %tmp_53_5, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:428  %tmp_46_6 = fadd float %tmp_42_6, %tmp_45_6

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:440  %tmp_56_6 = fmul float %tmp_55_6, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:490  %tmp_42_7 = fmul float %tmp_41_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:493  %tmp_45_7 = fmul float %tmp_44_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:503  %tmp_53_7 = fmul float %tmp_52_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:506  %tmp_56_7 = fmul float %tmp_55_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:556  %tmp_42_8 = fmul float %tmp_41_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:559  %tmp_45_8 = fmul float %tmp_44_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:569  %tmp_53_8 = fmul float %tmp_52_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:572  %tmp_56_8 = fmul float %tmp_55_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:622  %tmp_42_9 = fmul float %tmp_41_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:625  %tmp_45_9 = fmul float %tmp_44_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:635  %tmp_53_9 = fmul float %tmp_52_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:637  %tmp_55_9 = sitofp i32 %tmp_54_9 to float

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="1038" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:687  %tmp_41_s = sitofp i32 %tmp_40_s to float

]]></node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="1039" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:690  %tmp_44_s = sitofp i32 %tmp_43_s to float

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="1040" st_id="33" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="1041" st_id="33" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="1042" st_id="33" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="1043" st_id="33" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="1044" st_id="33" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="1045" st_id="33" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1046" st_id="33" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="1047" st_id="33" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1048" st_id="33" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1049" st_id="33" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1050" st_id="33" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1051" st_id="33" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1052" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:896  %tmp_51_12 = zext i8 %yuv_struct_y2_write_assign_28 to i32

]]></node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1053" st_id="33" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:900  %tmp_54_12 = zext i8 %tmp_100 to i32

]]></node>
<StgValue><ssdm name="tmp_54_12"/></StgValue>
</operation>

<operation id="1055" st_id="33" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1056" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:949  %tmp_40_13 = zext i8 %tmp_101 to i32

]]></node>
<StgValue><ssdm name="tmp_40_13"/></StgValue>
</operation>

<operation id="1057" st_id="33" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1058" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:243  %tmp_57_3 = fadd float %tmp_53_3, %tmp_56_3

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="1059" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:296  %tmp_46_4 = fadd float %tmp_42_4, %tmp_45_4

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="1060" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:309  %tmp_57_4 = fadd float %tmp_53_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="1061" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:351  %tmp_35_5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_75, i8 %tmp_74)

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="1062" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:352  store i16 %tmp_35_5, i16* %frame_addr_42, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:353  %tmp_39_5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_76, i8 %yuv_struct_y2_write_assign_20)

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="1064" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:354  store i16 %tmp_39_5, i16* %frame_addr_43, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:362  %tmp_46_5 = fadd float %tmp_42_5, %tmp_45_5

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="1066" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:375  %tmp_57_5 = fadd float %tmp_53_5, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1067" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:428  %tmp_46_6 = fadd float %tmp_42_6, %tmp_45_6

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1068" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:441  %tmp_57_6 = fadd float %tmp_53_6, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1069" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:494  %tmp_46_7 = fadd float %tmp_42_7, %tmp_45_7

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1070" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:503  %tmp_53_7 = fmul float %tmp_52_7, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="1071" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:506  %tmp_56_7 = fmul float %tmp_55_7, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="1072" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:556  %tmp_42_8 = fmul float %tmp_41_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="1073" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:559  %tmp_45_8 = fmul float %tmp_44_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="1074" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:569  %tmp_53_8 = fmul float %tmp_52_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="1075" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:572  %tmp_56_8 = fmul float %tmp_55_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>

<operation id="1076" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:622  %tmp_42_9 = fmul float %tmp_41_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="1077" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:625  %tmp_45_9 = fmul float %tmp_44_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="1078" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:635  %tmp_53_9 = fmul float %tmp_52_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="1079" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:638  %tmp_56_9 = fmul float %tmp_55_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_9"/></StgValue>
</operation>

<operation id="1080" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:688  %tmp_42_s = fmul float %tmp_41_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="1081" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:691  %tmp_45_s = fmul float %tmp_44_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="1082" st_id="34" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:700  %tmp_52_s = sitofp i32 %tmp_51_s to float

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="1083" st_id="34" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:703  %tmp_55_s = sitofp i32 %tmp_54_s to float

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="1084" st_id="34" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:753  %tmp_41_10 = sitofp i32 %tmp_40_10 to float

]]></node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="1085" st_id="34" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="1086" st_id="34" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="1087" st_id="34" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1088" st_id="34" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="1089" st_id="34" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1090" st_id="34" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1091" st_id="34" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1092" st_id="34" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1093" st_id="34" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1094" st_id="34" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1095" st_id="34" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1096" st_id="34" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="1097" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:953  %tmp_43_13 = zext i8 %tmp_102 to i32

]]></node>
<StgValue><ssdm name="tmp_43_13"/></StgValue>
</operation>

<operation id="1098" st_id="34" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1099" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:962  %tmp_51_13 = zext i8 %yuv_struct_y2_write_assign_29 to i32

]]></node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1100" st_id="34" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1101" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:966  %tmp_54_13 = zext i8 %tmp_103 to i32

]]></node>
<StgValue><ssdm name="tmp_54_13"/></StgValue>
</operation>

<operation id="1102" st_id="34" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1103" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:309  %tmp_57_4 = fadd float %tmp_53_4, %tmp_56_4

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="1104" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:362  %tmp_46_5 = fadd float %tmp_42_5, %tmp_45_5

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="1105" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:375  %tmp_57_5 = fadd float %tmp_53_5, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:417  %tmp_35_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_78, i8 %tmp_77)

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="1107" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:418  store i16 %tmp_35_6, i16* %frame_addr_44, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:419  %tmp_39_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_79, i8 %yuv_struct_y2_write_assign_21)

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="1109" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:420  store i16 %tmp_39_6, i16* %frame_addr_45, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:428  %tmp_46_6 = fadd float %tmp_42_6, %tmp_45_6

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1111" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:441  %tmp_57_6 = fadd float %tmp_53_6, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1112" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:494  %tmp_46_7 = fadd float %tmp_42_7, %tmp_45_7

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1113" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:507  %tmp_57_7 = fadd float %tmp_53_7, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1114" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:559  %tmp_45_8 = fmul float %tmp_44_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="1115" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:569  %tmp_53_8 = fmul float %tmp_52_8, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="1116" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:572  %tmp_56_8 = fmul float %tmp_55_8, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>

<operation id="1117" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:622  %tmp_42_9 = fmul float %tmp_41_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="1118" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:625  %tmp_45_9 = fmul float %tmp_44_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="1119" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:635  %tmp_53_9 = fmul float %tmp_52_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="1120" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:638  %tmp_56_9 = fmul float %tmp_55_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_9"/></StgValue>
</operation>

<operation id="1121" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:688  %tmp_42_s = fmul float %tmp_41_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="1122" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:691  %tmp_45_s = fmul float %tmp_44_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="1123" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:701  %tmp_53_s = fmul float %tmp_52_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="1124" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:704  %tmp_56_s = fmul float %tmp_55_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>

<operation id="1125" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:754  %tmp_42_10 = fmul float %tmp_41_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="1126" st_id="35" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:756  %tmp_44_10 = sitofp i32 %tmp_43_10 to float

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="1127" st_id="35" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:766  %tmp_52_10 = sitofp i32 %tmp_51_10 to float

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="1128" st_id="35" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:769  %tmp_55_10 = sitofp i32 %tmp_54_10 to float

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1129" st_id="35" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="1130" st_id="35" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1131" st_id="35" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1132" st_id="35" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1133" st_id="35" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1134" st_id="35" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1135" st_id="35" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1136" st_id="35" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1137" st_id="35" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="1138" st_id="35" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1139" st_id="35" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1140" st_id="35" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1015  %tmp_40_14 = zext i8 %tmp_104 to i32

]]></node>
<StgValue><ssdm name="tmp_40_14"/></StgValue>
</operation>

<operation id="1142" st_id="35" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1019  %tmp_43_14 = zext i8 %tmp_105 to i32

]]></node>
<StgValue><ssdm name="tmp_43_14"/></StgValue>
</operation>

<operation id="1144" st_id="35" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1028  %tmp_51_14 = zext i8 %yuv_struct_y2_write_assign_30 to i32

]]></node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1146" st_id="35" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1147" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:32  %tmp_26 = zext i8 %pix_1 to i32

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1148" st_id="36" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1149" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:45  %tmp_37 = zext i8 %pix_3 to i32

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1150" st_id="36" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1151" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:362  %tmp_46_5 = fadd float %tmp_42_5, %tmp_45_5

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="1152" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:375  %tmp_57_5 = fadd float %tmp_53_5, %tmp_56_5

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1153" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:428  %tmp_46_6 = fadd float %tmp_42_6, %tmp_45_6

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1154" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:441  %tmp_57_6 = fadd float %tmp_53_6, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:483  %tmp_35_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_81, i8 %tmp_80)

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="1156" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:484  store i16 %tmp_35_7, i16* %frame_addr_46, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:485  %tmp_39_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_82, i8 %yuv_struct_y2_write_assign_22)

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="1158" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:486  store i16 %tmp_39_7, i16* %frame_addr_47, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:494  %tmp_46_7 = fadd float %tmp_42_7, %tmp_45_7

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1160" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:507  %tmp_57_7 = fadd float %tmp_53_7, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1161" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:560  %tmp_46_8 = fadd float %tmp_42_8, %tmp_45_8

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="1162" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:573  %tmp_57_8 = fadd float %tmp_53_8, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1163" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:622  %tmp_42_9 = fmul float %tmp_41_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="1164" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:625  %tmp_45_9 = fmul float %tmp_44_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="1165" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:635  %tmp_53_9 = fmul float %tmp_52_9, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="1166" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:638  %tmp_56_9 = fmul float %tmp_55_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_9"/></StgValue>
</operation>

<operation id="1167" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:688  %tmp_42_s = fmul float %tmp_41_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="1168" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:691  %tmp_45_s = fmul float %tmp_44_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="1169" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:701  %tmp_53_s = fmul float %tmp_52_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="1170" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:704  %tmp_56_s = fmul float %tmp_55_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>

<operation id="1171" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:754  %tmp_42_10 = fmul float %tmp_41_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="1172" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:757  %tmp_45_10 = fmul float %tmp_44_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="1173" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:767  %tmp_53_10 = fmul float %tmp_52_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="1174" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:770  %tmp_56_10 = fmul float %tmp_55_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_10"/></StgValue>
</operation>

<operation id="1175" st_id="36" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:819  %tmp_41_11 = sitofp i32 %tmp_40_11 to float

]]></node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="1176" st_id="36" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:822  %tmp_44_11 = sitofp i32 %tmp_43_11 to float

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="1177" st_id="36" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:832  %tmp_52_11 = sitofp i32 %tmp_51_11 to float

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="1178" st_id="36" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1179" st_id="36" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1180" st_id="36" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1181" st_id="36" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1182" st_id="36" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1183" st_id="36" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="1184" st_id="36" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1185" st_id="36" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1186" st_id="36" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1187" st_id="36" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1188" st_id="36" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1189" st_id="36" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1032  %tmp_54_14 = zext i8 %tmp_106 to i32

]]></node>
<StgValue><ssdm name="tmp_54_14"/></StgValue>
</operation>

<operation id="1191" st_id="36" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1192" st_id="37" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1193" st_id="37" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1194" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:99  %tmp_47_1 = zext i8 %pix_13_1 to i32

]]></node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>

<operation id="1195" st_id="37" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1196" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:112  %tmp_58_1 = zext i8 %pix_23_1 to i32

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="1197" st_id="37" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1198" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:165  %tmp_47_2 = zext i8 %pix_13_2 to i32

]]></node>
<StgValue><ssdm name="tmp_47_2"/></StgValue>
</operation>

<operation id="1199" st_id="37" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1200" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:428  %tmp_46_6 = fadd float %tmp_42_6, %tmp_45_6

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1201" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:441  %tmp_57_6 = fadd float %tmp_53_6, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1202" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:494  %tmp_46_7 = fadd float %tmp_42_7, %tmp_45_7

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1203" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:507  %tmp_57_7 = fadd float %tmp_53_7, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1204" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:549  %tmp_35_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_84, i8 %tmp_83)

]]></node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="1205" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:550  store i16 %tmp_35_8, i16* %frame_addr_48, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:551  %tmp_39_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_85, i8 %yuv_struct_y2_write_assign_23)

]]></node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="1207" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:552  store i16 %tmp_39_8, i16* %frame_addr_49, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:560  %tmp_46_8 = fadd float %tmp_42_8, %tmp_45_8

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="1209" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:573  %tmp_57_8 = fadd float %tmp_53_8, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1210" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:626  %tmp_46_9 = fadd float %tmp_42_9, %tmp_45_9

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="1211" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:638  %tmp_56_9 = fmul float %tmp_55_9, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_9"/></StgValue>
</operation>

<operation id="1212" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:688  %tmp_42_s = fmul float %tmp_41_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="1213" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:691  %tmp_45_s = fmul float %tmp_44_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="1214" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:701  %tmp_53_s = fmul float %tmp_52_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="1215" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:704  %tmp_56_s = fmul float %tmp_55_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>

<operation id="1216" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:754  %tmp_42_10 = fmul float %tmp_41_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="1217" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:757  %tmp_45_10 = fmul float %tmp_44_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="1218" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:767  %tmp_53_10 = fmul float %tmp_52_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="1219" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:770  %tmp_56_10 = fmul float %tmp_55_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_10"/></StgValue>
</operation>

<operation id="1220" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:820  %tmp_42_11 = fmul float %tmp_41_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="1221" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:823  %tmp_45_11 = fmul float %tmp_44_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="1222" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:833  %tmp_53_11 = fmul float %tmp_52_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="1223" st_id="37" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:835  %tmp_55_11 = sitofp i32 %tmp_54_11 to float

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1224" st_id="37" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:885  %tmp_41_12 = sitofp i32 %tmp_40_12 to float

]]></node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="1225" st_id="37" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:888  %tmp_44_12 = sitofp i32 %tmp_43_12 to float

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="1226" st_id="37" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1227" st_id="37" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1228" st_id="37" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="1229" st_id="37" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1230" st_id="37" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1231" st_id="37" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1232" st_id="37" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1233" st_id="37" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1234" st_id="37" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1235" st_id="37" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1236" st_id="38" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1237" st_id="38" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1238" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1239" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1240" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1241" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:178  %tmp_58_2 = zext i8 %pix_23_2 to i32

]]></node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="1242" st_id="38" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1243" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:231  %tmp_47_3 = zext i8 %pix_13_3 to i32

]]></node>
<StgValue><ssdm name="tmp_47_3"/></StgValue>
</operation>

<operation id="1244" st_id="38" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:244  %tmp_58_3 = zext i8 %pix_23_3 to i32

]]></node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="1246" st_id="38" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1247" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:441  %tmp_57_6 = fadd float %tmp_53_6, %tmp_56_6

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1248" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:494  %tmp_46_7 = fadd float %tmp_42_7, %tmp_45_7

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1249" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:507  %tmp_57_7 = fadd float %tmp_53_7, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1250" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:560  %tmp_46_8 = fadd float %tmp_42_8, %tmp_45_8

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="1251" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:573  %tmp_57_8 = fadd float %tmp_53_8, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1252" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:615  %tmp_35_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_87, i8 %tmp_86)

]]></node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="1253" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:616  store i16 %tmp_35_9, i16* %frame_addr_50, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:617  %tmp_39_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_88, i8 %yuv_struct_y2_write_assign_24)

]]></node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="1255" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:618  store i16 %tmp_39_9, i16* %frame_addr_51, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:626  %tmp_46_9 = fadd float %tmp_42_9, %tmp_45_9

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="1257" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:639  %tmp_57_9 = fadd float %tmp_53_9, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1258" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:692  %tmp_46_s = fadd float %tmp_42_s, %tmp_45_s

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="1259" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:701  %tmp_53_s = fmul float %tmp_52_s, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="1260" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:704  %tmp_56_s = fmul float %tmp_55_s, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>

<operation id="1261" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:754  %tmp_42_10 = fmul float %tmp_41_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="1262" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:757  %tmp_45_10 = fmul float %tmp_44_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="1263" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:767  %tmp_53_10 = fmul float %tmp_52_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="1264" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:770  %tmp_56_10 = fmul float %tmp_55_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_10"/></StgValue>
</operation>

<operation id="1265" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:820  %tmp_42_11 = fmul float %tmp_41_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="1266" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:823  %tmp_45_11 = fmul float %tmp_44_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="1267" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:833  %tmp_53_11 = fmul float %tmp_52_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="1268" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:836  %tmp_56_11 = fmul float %tmp_55_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_11"/></StgValue>
</operation>

<operation id="1269" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:886  %tmp_42_12 = fmul float %tmp_41_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="1270" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:889  %tmp_45_12 = fmul float %tmp_44_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="1271" st_id="38" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:898  %tmp_52_12 = sitofp i32 %tmp_51_12 to float

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="1272" st_id="38" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:901  %tmp_55_12 = sitofp i32 %tmp_54_12 to float

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1273" st_id="38" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:951  %tmp_41_13 = sitofp i32 %tmp_40_13 to float

]]></node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="1274" st_id="38" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1275" st_id="38" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1276" st_id="38" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1277" st_id="38" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1278" st_id="38" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1279" st_id="38" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1280" st_id="38" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1281" st_id="39" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1282" st_id="39" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1283" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1284" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1285" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1286" st_id="39" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1287" st_id="39" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1288" st_id="39" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:297  %tmp_47_4 = zext i8 %pix_13_4 to i32

]]></node>
<StgValue><ssdm name="tmp_47_4"/></StgValue>
</operation>

<operation id="1290" st_id="39" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1291" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:310  %tmp_58_4 = zext i8 %pix_23_4 to i32

]]></node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="1292" st_id="39" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1293" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:363  %tmp_47_5 = zext i8 %pix_13_5 to i32

]]></node>
<StgValue><ssdm name="tmp_47_5"/></StgValue>
</operation>

<operation id="1294" st_id="39" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1295" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:507  %tmp_57_7 = fadd float %tmp_53_7, %tmp_56_7

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1296" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:560  %tmp_46_8 = fadd float %tmp_42_8, %tmp_45_8

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="1297" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:573  %tmp_57_8 = fadd float %tmp_53_8, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1298" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:626  %tmp_46_9 = fadd float %tmp_42_9, %tmp_45_9

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="1299" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:639  %tmp_57_9 = fadd float %tmp_53_9, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:681  %tmp_35_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_90, i8 %tmp_89)

]]></node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="1301" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:682  store i16 %tmp_35_s, i16* %frame_addr_52, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:683  %tmp_39_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_91, i8 %yuv_struct_y2_write_assign_25)

]]></node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="1303" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:684  store i16 %tmp_39_s, i16* %frame_addr_53, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:692  %tmp_46_s = fadd float %tmp_42_s, %tmp_45_s

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="1305" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:705  %tmp_57_s = fadd float %tmp_53_s, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1306" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:757  %tmp_45_10 = fmul float %tmp_44_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="1307" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:767  %tmp_53_10 = fmul float %tmp_52_10, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="1308" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:770  %tmp_56_10 = fmul float %tmp_55_10, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_10"/></StgValue>
</operation>

<operation id="1309" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:820  %tmp_42_11 = fmul float %tmp_41_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="1310" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:823  %tmp_45_11 = fmul float %tmp_44_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="1311" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:833  %tmp_53_11 = fmul float %tmp_52_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="1312" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:836  %tmp_56_11 = fmul float %tmp_55_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_11"/></StgValue>
</operation>

<operation id="1313" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:886  %tmp_42_12 = fmul float %tmp_41_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="1314" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:889  %tmp_45_12 = fmul float %tmp_44_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="1315" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:899  %tmp_53_12 = fmul float %tmp_52_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="1316" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:902  %tmp_56_12 = fmul float %tmp_55_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_12"/></StgValue>
</operation>

<operation id="1317" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:952  %tmp_42_13 = fmul float %tmp_41_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="1318" st_id="39" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:954  %tmp_44_13 = sitofp i32 %tmp_43_13 to float

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="1319" st_id="39" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:964  %tmp_52_13 = sitofp i32 %tmp_51_13 to float

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="1320" st_id="39" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:967  %tmp_55_13 = sitofp i32 %tmp_54_13 to float

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1321" st_id="39" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1322" st_id="39" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1323" st_id="39" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1324" st_id="39" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1325" st_id="40" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1326" st_id="40" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1327" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1328" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1329" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1330" st_id="40" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1331" st_id="40" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1332" st_id="40" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1333" st_id="40" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1334" st_id="40" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1335" st_id="40" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1336" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:376  %tmp_58_5 = zext i8 %pix_23_5 to i32

]]></node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1337" st_id="40" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1338" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:429  %tmp_47_6 = zext i8 %pix_13_6 to i32

]]></node>
<StgValue><ssdm name="tmp_47_6"/></StgValue>
</operation>

<operation id="1339" st_id="40" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1340" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:442  %tmp_58_6 = zext i8 %pix_23_6 to i32

]]></node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1341" st_id="40" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1342" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:560  %tmp_46_8 = fadd float %tmp_42_8, %tmp_45_8

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="1343" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:573  %tmp_57_8 = fadd float %tmp_53_8, %tmp_56_8

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1344" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:626  %tmp_46_9 = fadd float %tmp_42_9, %tmp_45_9

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="1345" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:639  %tmp_57_9 = fadd float %tmp_53_9, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1346" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:692  %tmp_46_s = fadd float %tmp_42_s, %tmp_45_s

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="1347" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:705  %tmp_57_s = fadd float %tmp_53_s, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1348" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:747  %tmp_35_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_93, i8 %tmp_92)

]]></node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="1349" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:748  store i16 %tmp_35_10, i16* %frame_addr_54, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:749  %tmp_39_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_94, i8 %yuv_struct_y2_write_assign_26)

]]></node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="1351" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:750  store i16 %tmp_39_10, i16* %frame_addr_55, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:758  %tmp_46_10 = fadd float %tmp_42_10, %tmp_45_10

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="1353" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:771  %tmp_57_10 = fadd float %tmp_53_10, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1354" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:820  %tmp_42_11 = fmul float %tmp_41_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="1355" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:823  %tmp_45_11 = fmul float %tmp_44_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="1356" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:833  %tmp_53_11 = fmul float %tmp_52_11, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="1357" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:836  %tmp_56_11 = fmul float %tmp_55_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_11"/></StgValue>
</operation>

<operation id="1358" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:886  %tmp_42_12 = fmul float %tmp_41_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="1359" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:889  %tmp_45_12 = fmul float %tmp_44_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="1360" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:899  %tmp_53_12 = fmul float %tmp_52_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="1361" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:902  %tmp_56_12 = fmul float %tmp_55_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_12"/></StgValue>
</operation>

<operation id="1362" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:952  %tmp_42_13 = fmul float %tmp_41_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="1363" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:955  %tmp_45_13 = fmul float %tmp_44_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="1364" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:965  %tmp_53_13 = fmul float %tmp_52_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="1365" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:968  %tmp_56_13 = fmul float %tmp_55_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_13"/></StgValue>
</operation>

<operation id="1366" st_id="40" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1017  %tmp_41_14 = sitofp i32 %tmp_40_14 to float

]]></node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="1367" st_id="40" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1020  %tmp_44_14 = sitofp i32 %tmp_43_14 to float

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="1368" st_id="40" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1030  %tmp_52_14 = sitofp i32 %tmp_51_14 to float

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="1369" st_id="40" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1370" st_id="41" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:33  %tmp_27 = sitofp i32 %tmp_26 to float

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1371" st_id="41" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:46  %tmp_38 = sitofp i32 %tmp_37 to float

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1372" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1373" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1374" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1375" st_id="41" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1376" st_id="41" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1377" st_id="41" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1378" st_id="41" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1379" st_id="41" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1380" st_id="41" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1381" st_id="41" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1382" st_id="41" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1383" st_id="41" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:495  %tmp_47_7 = zext i8 %pix_13_7 to i32

]]></node>
<StgValue><ssdm name="tmp_47_7"/></StgValue>
</operation>

<operation id="1385" st_id="41" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:508  %tmp_58_7 = zext i8 %pix_23_7 to i32

]]></node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1387" st_id="41" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1388" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:561  %tmp_47_8 = zext i8 %pix_13_8 to i32

]]></node>
<StgValue><ssdm name="tmp_47_8"/></StgValue>
</operation>

<operation id="1389" st_id="41" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1390" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:626  %tmp_46_9 = fadd float %tmp_42_9, %tmp_45_9

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="1391" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:639  %tmp_57_9 = fadd float %tmp_53_9, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1392" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:692  %tmp_46_s = fadd float %tmp_42_s, %tmp_45_s

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="1393" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:705  %tmp_57_s = fadd float %tmp_53_s, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1394" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:758  %tmp_46_10 = fadd float %tmp_42_10, %tmp_45_10

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="1395" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:771  %tmp_57_10 = fadd float %tmp_53_10, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1396" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:813  %tmp_35_11 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_96, i8 %tmp_95)

]]></node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="1397" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:814  store i16 %tmp_35_11, i16* %frame_addr_56, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:815  %tmp_39_11 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_97, i8 %yuv_struct_y2_write_assign_27)

]]></node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="1399" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:816  store i16 %tmp_39_11, i16* %frame_addr_57, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:824  %tmp_46_11 = fadd float %tmp_42_11, %tmp_45_11

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1401" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:836  %tmp_56_11 = fmul float %tmp_55_11, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_11"/></StgValue>
</operation>

<operation id="1402" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:886  %tmp_42_12 = fmul float %tmp_41_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="1403" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:889  %tmp_45_12 = fmul float %tmp_44_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="1404" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:899  %tmp_53_12 = fmul float %tmp_52_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="1405" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:902  %tmp_56_12 = fmul float %tmp_55_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_12"/></StgValue>
</operation>

<operation id="1406" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:952  %tmp_42_13 = fmul float %tmp_41_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="1407" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:955  %tmp_45_13 = fmul float %tmp_44_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="1408" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:965  %tmp_53_13 = fmul float %tmp_52_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="1409" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:968  %tmp_56_13 = fmul float %tmp_55_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_13"/></StgValue>
</operation>

<operation id="1410" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1018  %tmp_42_14 = fmul float %tmp_41_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="1411" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1021  %tmp_45_14 = fmul float %tmp_44_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="1412" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1031  %tmp_53_14 = fmul float %tmp_52_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="1413" st_id="41" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1033  %tmp_55_14 = sitofp i32 %tmp_54_14 to float

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1414" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:34  %tmp_28 = fmul float %tmp_27, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1415" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:47  %tmp_39 = fmul float %tmp_38, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1416" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:100  %tmp_48_1 = sitofp i32 %tmp_47_1 to float

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="1417" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:113  %tmp_59_1 = sitofp i32 %tmp_58_1 to float

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1418" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:166  %tmp_48_2 = sitofp i32 %tmp_47_2 to float

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="1419" st_id="42" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1420" st_id="42" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1421" st_id="42" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1422" st_id="42" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1423" st_id="42" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1424" st_id="42" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1425" st_id="42" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1426" st_id="42" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1427" st_id="42" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1428" st_id="42" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1429" st_id="42" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1430" st_id="42" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1431" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:574  %tmp_58_8 = zext i8 %pix_23_8 to i32

]]></node>
<StgValue><ssdm name="tmp_58_8"/></StgValue>
</operation>

<operation id="1432" st_id="42" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1433" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:627  %tmp_47_9 = zext i8 %pix_13_9 to i32

]]></node>
<StgValue><ssdm name="tmp_47_9"/></StgValue>
</operation>

<operation id="1434" st_id="42" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1435" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:639  %tmp_57_9 = fadd float %tmp_53_9, %tmp_56_9

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="1436" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:640  %tmp_58_9 = zext i8 %pix_23_9 to i32

]]></node>
<StgValue><ssdm name="tmp_58_9"/></StgValue>
</operation>

<operation id="1437" st_id="42" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1438" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:692  %tmp_46_s = fadd float %tmp_42_s, %tmp_45_s

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="1439" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:705  %tmp_57_s = fadd float %tmp_53_s, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1440" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:758  %tmp_46_10 = fadd float %tmp_42_10, %tmp_45_10

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="1441" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:771  %tmp_57_10 = fadd float %tmp_53_10, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1442" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:824  %tmp_46_11 = fadd float %tmp_42_11, %tmp_45_11

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1443" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:837  %tmp_57_11 = fadd float %tmp_53_11, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:879  %tmp_35_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_99, i8 %tmp_98)

]]></node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="1445" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:880  store i16 %tmp_35_12, i16* %frame_addr_58, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:881  %tmp_39_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_100, i8 %yuv_struct_y2_write_assign_28)

]]></node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="1447" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:882  store i16 %tmp_39_12, i16* %frame_addr_59, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:890  %tmp_46_12 = fadd float %tmp_42_12, %tmp_45_12

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1449" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:899  %tmp_53_12 = fmul float %tmp_52_12, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="1450" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:902  %tmp_56_12 = fmul float %tmp_55_12, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_12"/></StgValue>
</operation>

<operation id="1451" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:952  %tmp_42_13 = fmul float %tmp_41_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="1452" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:955  %tmp_45_13 = fmul float %tmp_44_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="1453" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:965  %tmp_53_13 = fmul float %tmp_52_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="1454" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:968  %tmp_56_13 = fmul float %tmp_55_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_13"/></StgValue>
</operation>

<operation id="1455" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1018  %tmp_42_14 = fmul float %tmp_41_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="1456" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1021  %tmp_45_14 = fmul float %tmp_44_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="1457" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1031  %tmp_53_14 = fmul float %tmp_52_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="1458" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1034  %tmp_56_14 = fmul float %tmp_55_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1459" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:34  %tmp_28 = fmul float %tmp_27, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1460" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:47  %tmp_39 = fmul float %tmp_38, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1461" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:101  %tmp_49_1 = fmul float %tmp_48_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1462" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:114  %tmp_60_1 = fmul float %tmp_59_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="1463" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:167  %tmp_49_2 = fmul float %tmp_48_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1464" st_id="43" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:179  %tmp_59_2 = sitofp i32 %tmp_58_2 to float

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1465" st_id="43" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:232  %tmp_48_3 = sitofp i32 %tmp_47_3 to float

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="1466" st_id="43" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:245  %tmp_59_3 = sitofp i32 %tmp_58_3 to float

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1467" st_id="43" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1468" st_id="43" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1469" st_id="43" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1470" st_id="43" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1471" st_id="43" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1472" st_id="43" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1473" st_id="43" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1474" st_id="43" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1475" st_id="43" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1476" st_id="43" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1477" st_id="43" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1478" st_id="43" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1479" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:693  %tmp_47_s = zext i8 %pix_13_s to i32

]]></node>
<StgValue><ssdm name="tmp_47_s"/></StgValue>
</operation>

<operation id="1480" st_id="43" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1481" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:705  %tmp_57_s = fadd float %tmp_53_s, %tmp_56_s

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="1482" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:706  %tmp_58_s = zext i8 %pix_23_s to i32

]]></node>
<StgValue><ssdm name="tmp_58_s"/></StgValue>
</operation>

<operation id="1483" st_id="43" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1484" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:758  %tmp_46_10 = fadd float %tmp_42_10, %tmp_45_10

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="1485" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:759  %tmp_47_10 = zext i8 %pix_13_10 to i32

]]></node>
<StgValue><ssdm name="tmp_47_10"/></StgValue>
</operation>

<operation id="1486" st_id="43" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1487" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:771  %tmp_57_10 = fadd float %tmp_53_10, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1488" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:824  %tmp_46_11 = fadd float %tmp_42_11, %tmp_45_11

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1489" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:837  %tmp_57_11 = fadd float %tmp_53_11, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1490" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:890  %tmp_46_12 = fadd float %tmp_42_12, %tmp_45_12

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1491" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:903  %tmp_57_12 = fadd float %tmp_53_12, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1492" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:945  %tmp_35_13 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_102, i8 %tmp_101)

]]></node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="1493" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:946  store i16 %tmp_35_13, i16* %frame_addr_60, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:947  %tmp_39_13 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_103, i8 %yuv_struct_y2_write_assign_29)

]]></node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="1495" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:948  store i16 %tmp_39_13, i16* %frame_addr_61, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:955  %tmp_45_13 = fmul float %tmp_44_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="1497" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:965  %tmp_53_13 = fmul float %tmp_52_13, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="1498" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:968  %tmp_56_13 = fmul float %tmp_55_13, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_13"/></StgValue>
</operation>

<operation id="1499" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1018  %tmp_42_14 = fmul float %tmp_41_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="1500" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1021  %tmp_45_14 = fmul float %tmp_44_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="1501" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1031  %tmp_53_14 = fmul float %tmp_52_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="1502" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1034  %tmp_56_14 = fmul float %tmp_55_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_14"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1503" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:34  %tmp_28 = fmul float %tmp_27, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1504" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:47  %tmp_39 = fmul float %tmp_38, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1505" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:101  %tmp_49_1 = fmul float %tmp_48_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1506" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:114  %tmp_60_1 = fmul float %tmp_59_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="1507" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:167  %tmp_49_2 = fmul float %tmp_48_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1508" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:180  %tmp_60_2 = fmul float %tmp_59_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="1509" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:233  %tmp_49_3 = fmul float %tmp_48_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1510" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:246  %tmp_60_3 = fmul float %tmp_59_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="1511" st_id="44" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:298  %tmp_48_4 = sitofp i32 %tmp_47_4 to float

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="1512" st_id="44" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:311  %tmp_59_4 = sitofp i32 %tmp_58_4 to float

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1513" st_id="44" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:364  %tmp_48_5 = sitofp i32 %tmp_47_5 to float

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1514" st_id="44" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1515" st_id="44" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1516" st_id="44" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1517" st_id="44" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1518" st_id="44" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1519" st_id="44" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1520" st_id="44" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1521" st_id="44" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1522" st_id="44" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1523" st_id="44" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1524" st_id="44" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1525" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:758  %tmp_46_10 = fadd float %tmp_42_10, %tmp_45_10

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="1526" st_id="44" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1527" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:771  %tmp_57_10 = fadd float %tmp_53_10, %tmp_56_10

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="1528" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:772  %tmp_58_10 = zext i8 %pix_23_10 to i32

]]></node>
<StgValue><ssdm name="tmp_58_10"/></StgValue>
</operation>

<operation id="1529" st_id="44" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1530" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:824  %tmp_46_11 = fadd float %tmp_42_11, %tmp_45_11

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:825  %tmp_47_11 = zext i8 %pix_13_11 to i32

]]></node>
<StgValue><ssdm name="tmp_47_11"/></StgValue>
</operation>

<operation id="1532" st_id="44" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1533" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:837  %tmp_57_11 = fadd float %tmp_53_11, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1534" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:838  %tmp_58_11 = zext i8 %pix_23_11 to i32

]]></node>
<StgValue><ssdm name="tmp_58_11"/></StgValue>
</operation>

<operation id="1535" st_id="44" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1536" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:890  %tmp_46_12 = fadd float %tmp_42_12, %tmp_45_12

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1537" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:903  %tmp_57_12 = fadd float %tmp_53_12, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1538" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:956  %tmp_46_13 = fadd float %tmp_42_13, %tmp_45_13

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1539" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:969  %tmp_57_13 = fadd float %tmp_53_13, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1540" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:1011  %tmp_35_14 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_105, i8 %tmp_104)

]]></node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="1541" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:1012  store i16 %tmp_35_14, i16* %frame_addr_62, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:1013  %tmp_39_14 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_106, i8 %yuv_struct_y2_write_assign_30)

]]></node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="1543" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader.1:1014  store i16 %tmp_39_14, i16* %frame_addr_63, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1018  %tmp_42_14 = fmul float %tmp_41_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="1545" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1021  %tmp_45_14 = fmul float %tmp_44_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="1546" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1031  %tmp_53_14 = fmul float %tmp_52_14, 0x3FB99999A0000000

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="1547" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1034  %tmp_56_14 = fmul float %tmp_55_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_14"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1548" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:34  %tmp_28 = fmul float %tmp_27, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1549" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:47  %tmp_39 = fmul float %tmp_38, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1550" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:101  %tmp_49_1 = fmul float %tmp_48_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1551" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:114  %tmp_60_1 = fmul float %tmp_59_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="1552" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:167  %tmp_49_2 = fmul float %tmp_48_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1553" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:180  %tmp_60_2 = fmul float %tmp_59_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="1554" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:233  %tmp_49_3 = fmul float %tmp_48_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1555" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:246  %tmp_60_3 = fmul float %tmp_59_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="1556" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:299  %tmp_49_4 = fmul float %tmp_48_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1557" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:312  %tmp_60_4 = fmul float %tmp_59_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1558" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:365  %tmp_49_5 = fmul float %tmp_48_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1559" st_id="45" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:377  %tmp_59_5 = sitofp i32 %tmp_58_5 to float

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1560" st_id="45" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:430  %tmp_48_6 = sitofp i32 %tmp_47_6 to float

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1561" st_id="45" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:443  %tmp_59_6 = sitofp i32 %tmp_58_6 to float

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1562" st_id="45" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1563" st_id="45" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1564" st_id="45" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1565" st_id="45" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1566" st_id="45" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1567" st_id="45" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1568" st_id="45" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1569" st_id="45" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1570" st_id="45" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1571" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1572" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:824  %tmp_46_11 = fadd float %tmp_42_11, %tmp_45_11

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="1573" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1574" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:837  %tmp_57_11 = fadd float %tmp_53_11, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1575" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1576" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:890  %tmp_46_12 = fadd float %tmp_42_12, %tmp_45_12

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1577" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:891  %tmp_47_12 = zext i8 %pix_13_12 to i32

]]></node>
<StgValue><ssdm name="tmp_47_12"/></StgValue>
</operation>

<operation id="1578" st_id="45" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1579" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:903  %tmp_57_12 = fadd float %tmp_53_12, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1580" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:904  %tmp_58_12 = zext i8 %pix_23_12 to i32

]]></node>
<StgValue><ssdm name="tmp_58_12"/></StgValue>
</operation>

<operation id="1581" st_id="45" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1582" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:956  %tmp_46_13 = fadd float %tmp_42_13, %tmp_45_13

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1583" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:957  %tmp_47_13 = zext i8 %pix_13_13 to i32

]]></node>
<StgValue><ssdm name="tmp_47_13"/></StgValue>
</operation>

<operation id="1584" st_id="45" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1585" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:969  %tmp_57_13 = fadd float %tmp_53_13, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1586" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1022  %tmp_46_14 = fadd float %tmp_42_14, %tmp_45_14

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1587" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1034  %tmp_56_14 = fmul float %tmp_55_14, 0x3FC99999A0000000

]]></node>
<StgValue><ssdm name="tmp_56_14"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1588" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:35  %tmp_29 = fadd float %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1589" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:101  %tmp_49_1 = fmul float %tmp_48_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1590" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:114  %tmp_60_1 = fmul float %tmp_59_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="1591" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:167  %tmp_49_2 = fmul float %tmp_48_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1592" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:180  %tmp_60_2 = fmul float %tmp_59_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="1593" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:233  %tmp_49_3 = fmul float %tmp_48_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1594" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:246  %tmp_60_3 = fmul float %tmp_59_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="1595" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:299  %tmp_49_4 = fmul float %tmp_48_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1596" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:312  %tmp_60_4 = fmul float %tmp_59_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1597" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:365  %tmp_49_5 = fmul float %tmp_48_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1598" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:378  %tmp_60_5 = fmul float %tmp_59_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1599" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:431  %tmp_49_6 = fmul float %tmp_48_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1600" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:444  %tmp_60_6 = fmul float %tmp_59_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1601" st_id="46" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:496  %tmp_48_7 = sitofp i32 %tmp_47_7 to float

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1602" st_id="46" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:509  %tmp_59_7 = sitofp i32 %tmp_58_7 to float

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1603" st_id="46" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:562  %tmp_48_8 = sitofp i32 %tmp_47_8 to float

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="1604" st_id="46" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1605" st_id="46" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1606" st_id="46" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1607" st_id="46" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1608" st_id="46" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1609" st_id="46" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1610" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1611" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1612" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:837  %tmp_57_11 = fadd float %tmp_53_11, %tmp_56_11

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1613" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1614" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:890  %tmp_46_12 = fadd float %tmp_42_12, %tmp_45_12

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="1615" st_id="46" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1616" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:903  %tmp_57_12 = fadd float %tmp_53_12, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1617" st_id="46" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1618" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:956  %tmp_46_13 = fadd float %tmp_42_13, %tmp_45_13

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1619" st_id="46" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1620" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:969  %tmp_57_13 = fadd float %tmp_53_13, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1621" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:970  %tmp_58_13 = zext i8 %pix_23_13 to i32

]]></node>
<StgValue><ssdm name="tmp_58_13"/></StgValue>
</operation>

<operation id="1622" st_id="46" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1623" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1022  %tmp_46_14 = fadd float %tmp_42_14, %tmp_45_14

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1624" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1023  %tmp_47_14 = zext i8 %pix_13_14 to i32

]]></node>
<StgValue><ssdm name="tmp_47_14"/></StgValue>
</operation>

<operation id="1625" st_id="46" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1626" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1035  %tmp_57_14 = fadd float %tmp_53_14, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1627" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:1036  %tmp_58_14 = zext i8 %pix_23_14 to i32

]]></node>
<StgValue><ssdm name="tmp_58_14"/></StgValue>
</operation>

<operation id="1628" st_id="46" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1629" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:35  %tmp_29 = fadd float %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1630" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:48  %tmp_40 = fadd float %tmp_36, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1631" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:102  %tmp_50_1 = fadd float %tmp_46_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1632" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:180  %tmp_60_2 = fmul float %tmp_59_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="1633" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:233  %tmp_49_3 = fmul float %tmp_48_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1634" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:246  %tmp_60_3 = fmul float %tmp_59_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="1635" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:299  %tmp_49_4 = fmul float %tmp_48_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1636" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:312  %tmp_60_4 = fmul float %tmp_59_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1637" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:365  %tmp_49_5 = fmul float %tmp_48_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1638" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:378  %tmp_60_5 = fmul float %tmp_59_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1639" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:431  %tmp_49_6 = fmul float %tmp_48_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1640" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:444  %tmp_60_6 = fmul float %tmp_59_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1641" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:497  %tmp_49_7 = fmul float %tmp_48_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1642" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:510  %tmp_60_7 = fmul float %tmp_59_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1643" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:563  %tmp_49_8 = fmul float %tmp_48_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1644" st_id="47" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:575  %tmp_59_8 = sitofp i32 %tmp_58_8 to float

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1645" st_id="47" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:628  %tmp_48_9 = sitofp i32 %tmp_47_9 to float

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="1646" st_id="47" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:641  %tmp_59_9 = sitofp i32 %tmp_58_9 to float

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1647" st_id="47" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1648" st_id="47" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1649" st_id="47" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1650" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1651" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1652" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1653" st_id="47" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1654" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:903  %tmp_57_12 = fadd float %tmp_53_12, %tmp_56_12

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1655" st_id="47" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1656" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:956  %tmp_46_13 = fadd float %tmp_42_13, %tmp_45_13

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1657" st_id="47" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1658" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:969  %tmp_57_13 = fadd float %tmp_53_13, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1659" st_id="47" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1660" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1022  %tmp_46_14 = fadd float %tmp_42_14, %tmp_45_14

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1661" st_id="47" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1662" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1035  %tmp_57_14 = fadd float %tmp_53_14, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1663" st_id="47" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1664" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:35  %tmp_29 = fadd float %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1665" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:48  %tmp_40 = fadd float %tmp_36, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1666" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:102  %tmp_50_1 = fadd float %tmp_46_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1667" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:115  %tmp_61_1 = fadd float %tmp_57_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1668" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:168  %tmp_50_2 = fadd float %tmp_46_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1669" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:299  %tmp_49_4 = fmul float %tmp_48_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1670" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:312  %tmp_60_4 = fmul float %tmp_59_4, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1671" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:365  %tmp_49_5 = fmul float %tmp_48_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1672" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:378  %tmp_60_5 = fmul float %tmp_59_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1673" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:431  %tmp_49_6 = fmul float %tmp_48_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1674" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:444  %tmp_60_6 = fmul float %tmp_59_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1675" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:497  %tmp_49_7 = fmul float %tmp_48_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1676" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:510  %tmp_60_7 = fmul float %tmp_59_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1677" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:563  %tmp_49_8 = fmul float %tmp_48_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1678" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:576  %tmp_60_8 = fmul float %tmp_59_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1679" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:629  %tmp_49_9 = fmul float %tmp_48_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1680" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:642  %tmp_60_9 = fmul float %tmp_59_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1681" st_id="48" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:694  %tmp_48_s = sitofp i32 %tmp_47_s to float

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="1682" st_id="48" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:707  %tmp_59_s = sitofp i32 %tmp_58_s to float

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1683" st_id="48" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:760  %tmp_48_10 = sitofp i32 %tmp_47_10 to float

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1684" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1685" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1686" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1687" st_id="48" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1688" st_id="48" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1689" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:956  %tmp_46_13 = fadd float %tmp_42_13, %tmp_45_13

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="1690" st_id="48" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1691" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:969  %tmp_57_13 = fadd float %tmp_53_13, %tmp_56_13

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1692" st_id="48" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1693" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1022  %tmp_46_14 = fadd float %tmp_42_14, %tmp_45_14

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1694" st_id="48" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1695" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1035  %tmp_57_14 = fadd float %tmp_53_14, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1696" st_id="48" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1697" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:35  %tmp_29 = fadd float %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1698" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:48  %tmp_40 = fadd float %tmp_36, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1699" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:102  %tmp_50_1 = fadd float %tmp_46_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1700" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:115  %tmp_61_1 = fadd float %tmp_57_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1701" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:168  %tmp_50_2 = fadd float %tmp_46_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1702" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:181  %tmp_61_2 = fadd float %tmp_57_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1703" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:234  %tmp_50_3 = fadd float %tmp_46_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1704" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:378  %tmp_60_5 = fmul float %tmp_59_5, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1705" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:431  %tmp_49_6 = fmul float %tmp_48_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1706" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:444  %tmp_60_6 = fmul float %tmp_59_6, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1707" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:497  %tmp_49_7 = fmul float %tmp_48_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1708" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:510  %tmp_60_7 = fmul float %tmp_59_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1709" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:563  %tmp_49_8 = fmul float %tmp_48_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1710" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:576  %tmp_60_8 = fmul float %tmp_59_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1711" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:629  %tmp_49_9 = fmul float %tmp_48_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1712" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:642  %tmp_60_9 = fmul float %tmp_59_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1713" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:695  %tmp_49_s = fmul float %tmp_48_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1714" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:708  %tmp_60_s = fmul float %tmp_59_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1715" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:761  %tmp_49_10 = fmul float %tmp_48_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1716" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:773  %tmp_59_10 = sitofp i32 %tmp_58_10 to float

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1717" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:826  %tmp_48_11 = sitofp i32 %tmp_47_11 to float

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1718" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:839  %tmp_59_11 = sitofp i32 %tmp_58_11 to float

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1719" st_id="49" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1720" st_id="49" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1721" st_id="49" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1722" st_id="49" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1723" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1022  %tmp_46_14 = fadd float %tmp_42_14, %tmp_45_14

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="1724" st_id="49" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1725" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1035  %tmp_57_14 = fadd float %tmp_53_14, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1726" st_id="49" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1727" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:35  %tmp_29 = fadd float %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1728" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:48  %tmp_40 = fadd float %tmp_36, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1729" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:102  %tmp_50_1 = fadd float %tmp_46_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1730" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:115  %tmp_61_1 = fadd float %tmp_57_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1731" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:168  %tmp_50_2 = fadd float %tmp_46_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1732" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:181  %tmp_61_2 = fadd float %tmp_57_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1733" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:234  %tmp_50_3 = fadd float %tmp_46_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1734" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:247  %tmp_61_3 = fadd float %tmp_57_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1735" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:300  %tmp_50_4 = fadd float %tmp_46_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1736" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:497  %tmp_49_7 = fmul float %tmp_48_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1737" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:510  %tmp_60_7 = fmul float %tmp_59_7, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1738" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:563  %tmp_49_8 = fmul float %tmp_48_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1739" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:576  %tmp_60_8 = fmul float %tmp_59_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1740" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:629  %tmp_49_9 = fmul float %tmp_48_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1741" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:642  %tmp_60_9 = fmul float %tmp_59_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1742" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:695  %tmp_49_s = fmul float %tmp_48_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1743" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:708  %tmp_60_s = fmul float %tmp_59_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1744" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:761  %tmp_49_10 = fmul float %tmp_48_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1745" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:774  %tmp_60_10 = fmul float %tmp_59_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1746" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:827  %tmp_49_11 = fmul float %tmp_48_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1747" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:840  %tmp_60_11 = fmul float %tmp_59_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1748" st_id="50" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:892  %tmp_48_12 = sitofp i32 %tmp_47_12 to float

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1749" st_id="50" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:905  %tmp_59_12 = sitofp i32 %tmp_58_12 to float

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1750" st_id="50" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:958  %tmp_48_13 = sitofp i32 %tmp_47_13 to float

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1751" st_id="50" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1752" st_id="50" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1753" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1035  %tmp_57_14 = fadd float %tmp_53_14, %tmp_56_14

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1754" st_id="50" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1755" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:36  %temp_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_29)

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1756" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:48  %tmp_40 = fadd float %tmp_36, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1757" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:102  %tmp_50_1 = fadd float %tmp_46_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="1758" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:115  %tmp_61_1 = fadd float %tmp_57_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1759" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:168  %tmp_50_2 = fadd float %tmp_46_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1760" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:181  %tmp_61_2 = fadd float %tmp_57_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1761" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:234  %tmp_50_3 = fadd float %tmp_46_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1762" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:247  %tmp_61_3 = fadd float %tmp_57_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1763" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:300  %tmp_50_4 = fadd float %tmp_46_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1764" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:313  %tmp_61_4 = fadd float %tmp_57_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1765" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:366  %tmp_50_5 = fadd float %tmp_46_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1766" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:576  %tmp_60_8 = fmul float %tmp_59_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1767" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:629  %tmp_49_9 = fmul float %tmp_48_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1768" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:642  %tmp_60_9 = fmul float %tmp_59_9, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1769" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:695  %tmp_49_s = fmul float %tmp_48_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1770" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:708  %tmp_60_s = fmul float %tmp_59_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1771" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:761  %tmp_49_10 = fmul float %tmp_48_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1772" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:774  %tmp_60_10 = fmul float %tmp_59_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1773" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:827  %tmp_49_11 = fmul float %tmp_48_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1774" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:840  %tmp_60_11 = fmul float %tmp_59_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1775" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:893  %tmp_49_12 = fmul float %tmp_48_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1776" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:906  %tmp_60_12 = fmul float %tmp_59_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1777" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:959  %tmp_49_13 = fmul float %tmp_48_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1778" st_id="51" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:971  %tmp_59_13 = sitofp i32 %tmp_58_13 to float

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1779" st_id="51" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1024  %tmp_48_14 = sitofp i32 %tmp_47_14 to float

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1780" st_id="51" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1:1037  %tmp_59_14 = sitofp i32 %tmp_58_14 to float

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1781" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:25  %tmp_36_cast = zext i8 %tmp_59 to i9

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="1782" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:36  %temp_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_29)

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1783" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:49  %temp_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_40)

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="1784" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:50  %tmp_58_cast = zext i8 %temp_1 to i9

]]></node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="1785" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:51  %x_assign = sub i9 %tmp_36_cast, %tmp_58_cast

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="1786" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:52  %neg_i1 = sub i9 0, %x_assign

]]></node>
<StgValue><ssdm name="neg_i1"/></StgValue>
</operation>

<operation id="1787" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:53  %abscond_i1 = icmp sgt i9 %x_assign, 0

]]></node>
<StgValue><ssdm name="abscond_i1"/></StgValue>
</operation>

<operation id="1788" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:54  %abs_i1 = select i1 %abscond_i1, i9 %x_assign, i9 %neg_i1

]]></node>
<StgValue><ssdm name="abs_i1"/></StgValue>
</operation>

<operation id="1789" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:56  %not_tmp_s = icmp sgt i9 %abs_i1, 14

]]></node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="1790" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:115  %tmp_61_1 = fadd float %tmp_57_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1791" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:168  %tmp_50_2 = fadd float %tmp_46_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="1792" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:181  %tmp_61_2 = fadd float %tmp_57_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1793" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:234  %tmp_50_3 = fadd float %tmp_46_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1794" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:247  %tmp_61_3 = fadd float %tmp_57_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1795" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:300  %tmp_50_4 = fadd float %tmp_46_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1796" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:313  %tmp_61_4 = fadd float %tmp_57_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1797" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:366  %tmp_50_5 = fadd float %tmp_46_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1798" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:379  %tmp_61_5 = fadd float %tmp_57_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1799" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:432  %tmp_50_6 = fadd float %tmp_46_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1800" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:695  %tmp_49_s = fmul float %tmp_48_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1801" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:708  %tmp_60_s = fmul float %tmp_59_s, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1802" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:761  %tmp_49_10 = fmul float %tmp_48_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1803" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:774  %tmp_60_10 = fmul float %tmp_59_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1804" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:827  %tmp_49_11 = fmul float %tmp_48_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1805" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:840  %tmp_60_11 = fmul float %tmp_59_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1806" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:893  %tmp_49_12 = fmul float %tmp_48_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1807" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:906  %tmp_60_12 = fmul float %tmp_59_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1808" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:959  %tmp_49_13 = fmul float %tmp_48_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1809" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:972  %tmp_60_13 = fmul float %tmp_59_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1810" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1025  %tmp_49_14 = fmul float %tmp_48_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1811" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1038  %tmp_60_14 = fmul float %tmp_59_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1812" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:38  %tmp_47_cast = zext i8 %yuv_struct_y2_write_assign_15 to i9

]]></node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="1813" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:49  %temp_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_40)

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="1814" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:55  %grey_frame_addr_33 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="grey_frame_addr_33"/></StgValue>
</operation>

<operation id="1815" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:57  %p_36_cast = select i1 %not_tmp_s, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_36_cast"/></StgValue>
</operation>

<operation id="1816" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:58  store i8 %p_36_cast, i8* %grey_frame_addr_33, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:59  %tmp_61_cast = zext i8 %temp_2 to i9

]]></node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="1818" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:60  %x_assign_1 = sub i9 %tmp_47_cast, %tmp_61_cast

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="1819" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:61  %neg_i2 = sub i9 0, %x_assign_1

]]></node>
<StgValue><ssdm name="neg_i2"/></StgValue>
</operation>

<operation id="1820" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:62  %abscond_i2 = icmp sgt i9 %x_assign_1, 0

]]></node>
<StgValue><ssdm name="abscond_i2"/></StgValue>
</operation>

<operation id="1821" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:63  %abs_i2 = select i1 %abscond_i2, i9 %x_assign_1, i9 %neg_i2

]]></node>
<StgValue><ssdm name="abs_i2"/></StgValue>
</operation>

<operation id="1822" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:65  %not_tmp_1 = icmp sgt i9 %abs_i2, 14

]]></node>
<StgValue><ssdm name="not_tmp_1"/></StgValue>
</operation>

<operation id="1823" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:103  %temp_1_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_1)

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="1824" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:181  %tmp_61_2 = fadd float %tmp_57_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1825" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:234  %tmp_50_3 = fadd float %tmp_46_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="1826" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:247  %tmp_61_3 = fadd float %tmp_57_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1827" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:300  %tmp_50_4 = fadd float %tmp_46_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1828" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:313  %tmp_61_4 = fadd float %tmp_57_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1829" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:366  %tmp_50_5 = fadd float %tmp_46_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1830" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:379  %tmp_61_5 = fadd float %tmp_57_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1831" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:432  %tmp_50_6 = fadd float %tmp_46_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1832" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:445  %tmp_61_6 = fadd float %tmp_57_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1833" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:498  %tmp_50_7 = fadd float %tmp_46_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1834" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:774  %tmp_60_10 = fmul float %tmp_59_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1835" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:827  %tmp_49_11 = fmul float %tmp_48_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1836" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:840  %tmp_60_11 = fmul float %tmp_59_11, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1837" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:893  %tmp_49_12 = fmul float %tmp_48_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1838" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:906  %tmp_60_12 = fmul float %tmp_59_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1839" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:959  %tmp_49_13 = fmul float %tmp_48_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1840" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:972  %tmp_60_13 = fmul float %tmp_59_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1841" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1025  %tmp_49_14 = fmul float %tmp_48_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1842" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1038  %tmp_60_14 = fmul float %tmp_59_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1843" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:64  %grey_frame_addr_34 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="grey_frame_addr_34"/></StgValue>
</operation>

<operation id="1844" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:66  %p_cast = select i1 %not_tmp_1, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1845" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:67  store i8 %p_cast, i8* %grey_frame_addr_34, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1846" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:92  %tmp_40_1_cast = zext i8 %tmp_62 to i9

]]></node>
<StgValue><ssdm name="tmp_40_1_cast"/></StgValue>
</operation>

<operation id="1847" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:103  %temp_1_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_1)

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="1848" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:116  %temp_2_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_1)

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="1849" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:117  %tmp_62_1_cast = zext i8 %temp_1_1 to i9

]]></node>
<StgValue><ssdm name="tmp_62_1_cast"/></StgValue>
</operation>

<operation id="1850" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:118  %x_assign_2 = sub i9 %tmp_40_1_cast, %tmp_62_1_cast

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1851" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:119  %neg_i = sub i9 0, %x_assign_2

]]></node>
<StgValue><ssdm name="neg_i"/></StgValue>
</operation>

<operation id="1852" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:120  %abscond_i = icmp sgt i9 %x_assign_2, 0

]]></node>
<StgValue><ssdm name="abscond_i"/></StgValue>
</operation>

<operation id="1853" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:121  %abs_i = select i1 %abscond_i, i9 %x_assign_2, i9 %neg_i

]]></node>
<StgValue><ssdm name="abs_i"/></StgValue>
</operation>

<operation id="1854" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:123  %not_tmp_65_1 = icmp sgt i9 %abs_i, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_1"/></StgValue>
</operation>

<operation id="1855" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:247  %tmp_61_3 = fadd float %tmp_57_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1856" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:300  %tmp_50_4 = fadd float %tmp_46_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="1857" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:313  %tmp_61_4 = fadd float %tmp_57_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1858" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:366  %tmp_50_5 = fadd float %tmp_46_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1859" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:379  %tmp_61_5 = fadd float %tmp_57_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1860" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:432  %tmp_50_6 = fadd float %tmp_46_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1861" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:445  %tmp_61_6 = fadd float %tmp_57_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1862" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:498  %tmp_50_7 = fadd float %tmp_46_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1863" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:511  %tmp_61_7 = fadd float %tmp_57_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1864" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:564  %tmp_50_8 = fadd float %tmp_46_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1865" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:893  %tmp_49_12 = fmul float %tmp_48_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1866" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:906  %tmp_60_12 = fmul float %tmp_59_12, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1867" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:959  %tmp_49_13 = fmul float %tmp_48_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1868" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:972  %tmp_60_13 = fmul float %tmp_59_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1869" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1025  %tmp_49_14 = fmul float %tmp_48_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1870" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1038  %tmp_60_14 = fmul float %tmp_59_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1871" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:105  %tmp_51_1_cast = zext i8 %yuv_struct_y2_write_assign_16 to i9

]]></node>
<StgValue><ssdm name="tmp_51_1_cast"/></StgValue>
</operation>

<operation id="1872" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:116  %temp_2_1 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_1)

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="1873" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:122  %grey_frame_addr_35 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_1

]]></node>
<StgValue><ssdm name="grey_frame_addr_35"/></StgValue>
</operation>

<operation id="1874" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:124  %p_38_cast = select i1 %not_tmp_65_1, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_38_cast"/></StgValue>
</operation>

<operation id="1875" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:125  store i8 %p_38_cast, i8* %grey_frame_addr_35, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1876" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:126  %tmp_66_1_cast = zext i8 %temp_2_1 to i9

]]></node>
<StgValue><ssdm name="tmp_66_1_cast"/></StgValue>
</operation>

<operation id="1877" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:127  %x_assign_3 = sub i9 %tmp_51_1_cast, %tmp_66_1_cast

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="1878" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:128  %neg_i3 = sub i9 0, %x_assign_3

]]></node>
<StgValue><ssdm name="neg_i3"/></StgValue>
</operation>

<operation id="1879" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:129  %abscond_i3 = icmp sgt i9 %x_assign_3, 0

]]></node>
<StgValue><ssdm name="abscond_i3"/></StgValue>
</operation>

<operation id="1880" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:130  %abs_i3 = select i1 %abscond_i3, i9 %x_assign_3, i9 %neg_i3

]]></node>
<StgValue><ssdm name="abs_i3"/></StgValue>
</operation>

<operation id="1881" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:132  %not_tmp_69_1 = icmp sgt i9 %abs_i3, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_1"/></StgValue>
</operation>

<operation id="1882" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:169  %temp_1_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_2)

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="1883" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:313  %tmp_61_4 = fadd float %tmp_57_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1884" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:366  %tmp_50_5 = fadd float %tmp_46_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1885" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:379  %tmp_61_5 = fadd float %tmp_57_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1886" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:432  %tmp_50_6 = fadd float %tmp_46_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1887" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:445  %tmp_61_6 = fadd float %tmp_57_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1888" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:498  %tmp_50_7 = fadd float %tmp_46_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1889" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:511  %tmp_61_7 = fadd float %tmp_57_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1890" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:564  %tmp_50_8 = fadd float %tmp_46_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1891" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:577  %tmp_61_8 = fadd float %tmp_57_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1892" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:630  %tmp_50_9 = fadd float %tmp_46_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1893" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:972  %tmp_60_13 = fmul float %tmp_59_13, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1894" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1025  %tmp_49_14 = fmul float %tmp_48_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1895" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1038  %tmp_60_14 = fmul float %tmp_59_14, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1896" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:131  %grey_frame_addr_36 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_1

]]></node>
<StgValue><ssdm name="grey_frame_addr_36"/></StgValue>
</operation>

<operation id="1897" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:133  %p_37_cast = select i1 %not_tmp_69_1, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_37_cast"/></StgValue>
</operation>

<operation id="1898" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:134  store i8 %p_37_cast, i8* %grey_frame_addr_36, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:158  %tmp_40_2_cast = zext i8 %tmp_65 to i9

]]></node>
<StgValue><ssdm name="tmp_40_2_cast"/></StgValue>
</operation>

<operation id="1900" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:169  %temp_1_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_2)

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="1901" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:182  %temp_2_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_2)

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="1902" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:183  %tmp_62_2_cast = zext i8 %temp_1_2 to i9

]]></node>
<StgValue><ssdm name="tmp_62_2_cast"/></StgValue>
</operation>

<operation id="1903" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:184  %x_assign_4 = sub i9 %tmp_40_2_cast, %tmp_62_2_cast

]]></node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="1904" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:185  %neg_i4 = sub i9 0, %x_assign_4

]]></node>
<StgValue><ssdm name="neg_i4"/></StgValue>
</operation>

<operation id="1905" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:186  %abscond_i4 = icmp sgt i9 %x_assign_4, 0

]]></node>
<StgValue><ssdm name="abscond_i4"/></StgValue>
</operation>

<operation id="1906" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:187  %abs_i4 = select i1 %abscond_i4, i9 %x_assign_4, i9 %neg_i4

]]></node>
<StgValue><ssdm name="abs_i4"/></StgValue>
</operation>

<operation id="1907" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:189  %not_tmp_65_2 = icmp sgt i9 %abs_i4, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_2"/></StgValue>
</operation>

<operation id="1908" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:379  %tmp_61_5 = fadd float %tmp_57_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1909" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:432  %tmp_50_6 = fadd float %tmp_46_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1910" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:445  %tmp_61_6 = fadd float %tmp_57_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1911" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:498  %tmp_50_7 = fadd float %tmp_46_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1912" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:511  %tmp_61_7 = fadd float %tmp_57_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1913" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:564  %tmp_50_8 = fadd float %tmp_46_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1914" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:577  %tmp_61_8 = fadd float %tmp_57_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1915" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:630  %tmp_50_9 = fadd float %tmp_46_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1916" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:643  %tmp_61_9 = fadd float %tmp_57_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1917" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:696  %tmp_50_s = fadd float %tmp_46_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1918" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:171  %tmp_51_2_cast = zext i8 %yuv_struct_y2_write_assign_17 to i9

]]></node>
<StgValue><ssdm name="tmp_51_2_cast"/></StgValue>
</operation>

<operation id="1919" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:182  %temp_2_2 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_2)

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="1920" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:188  %grey_frame_addr_37 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_2

]]></node>
<StgValue><ssdm name="grey_frame_addr_37"/></StgValue>
</operation>

<operation id="1921" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:190  %p_40_cast = select i1 %not_tmp_65_2, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_40_cast"/></StgValue>
</operation>

<operation id="1922" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:191  store i8 %p_40_cast, i8* %grey_frame_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:192  %tmp_66_2_cast = zext i8 %temp_2_2 to i9

]]></node>
<StgValue><ssdm name="tmp_66_2_cast"/></StgValue>
</operation>

<operation id="1924" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:193  %x_assign_5 = sub i9 %tmp_51_2_cast, %tmp_66_2_cast

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="1925" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:194  %neg_i5 = sub i9 0, %x_assign_5

]]></node>
<StgValue><ssdm name="neg_i5"/></StgValue>
</operation>

<operation id="1926" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:195  %abscond_i5 = icmp sgt i9 %x_assign_5, 0

]]></node>
<StgValue><ssdm name="abscond_i5"/></StgValue>
</operation>

<operation id="1927" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:196  %abs_i5 = select i1 %abscond_i5, i9 %x_assign_5, i9 %neg_i5

]]></node>
<StgValue><ssdm name="abs_i5"/></StgValue>
</operation>

<operation id="1928" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:198  %not_tmp_69_2 = icmp sgt i9 %abs_i5, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_2"/></StgValue>
</operation>

<operation id="1929" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:235  %temp_1_3 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_3)

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>

<operation id="1930" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:445  %tmp_61_6 = fadd float %tmp_57_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1931" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:498  %tmp_50_7 = fadd float %tmp_46_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1932" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:511  %tmp_61_7 = fadd float %tmp_57_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1933" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:564  %tmp_50_8 = fadd float %tmp_46_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1934" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:577  %tmp_61_8 = fadd float %tmp_57_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1935" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:630  %tmp_50_9 = fadd float %tmp_46_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1936" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:643  %tmp_61_9 = fadd float %tmp_57_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1937" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:696  %tmp_50_s = fadd float %tmp_46_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1938" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:709  %tmp_61_s = fadd float %tmp_57_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:197  %grey_frame_addr_38 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_2

]]></node>
<StgValue><ssdm name="grey_frame_addr_38"/></StgValue>
</operation>

<operation id="1940" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:199  %p_39_cast = select i1 %not_tmp_69_2, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_39_cast"/></StgValue>
</operation>

<operation id="1941" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:200  store i8 %p_39_cast, i8* %grey_frame_addr_38, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:224  %tmp_40_3_cast = zext i8 %tmp_68 to i9

]]></node>
<StgValue><ssdm name="tmp_40_3_cast"/></StgValue>
</operation>

<operation id="1943" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:235  %temp_1_3 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_3)

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>

<operation id="1944" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:248  %temp_2_3 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_3)

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>

<operation id="1945" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:249  %tmp_62_3_cast = zext i8 %temp_1_3 to i9

]]></node>
<StgValue><ssdm name="tmp_62_3_cast"/></StgValue>
</operation>

<operation id="1946" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:250  %x_assign_6 = sub i9 %tmp_40_3_cast, %tmp_62_3_cast

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="1947" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:251  %neg_i6 = sub i9 0, %x_assign_6

]]></node>
<StgValue><ssdm name="neg_i6"/></StgValue>
</operation>

<operation id="1948" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:252  %abscond_i6 = icmp sgt i9 %x_assign_6, 0

]]></node>
<StgValue><ssdm name="abscond_i6"/></StgValue>
</operation>

<operation id="1949" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:253  %abs_i6 = select i1 %abscond_i6, i9 %x_assign_6, i9 %neg_i6

]]></node>
<StgValue><ssdm name="abs_i6"/></StgValue>
</operation>

<operation id="1950" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:255  %not_tmp_65_3 = icmp sgt i9 %abs_i6, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_3"/></StgValue>
</operation>

<operation id="1951" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:511  %tmp_61_7 = fadd float %tmp_57_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1952" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:564  %tmp_50_8 = fadd float %tmp_46_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1953" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:577  %tmp_61_8 = fadd float %tmp_57_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1954" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:630  %tmp_50_9 = fadd float %tmp_46_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1955" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:643  %tmp_61_9 = fadd float %tmp_57_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1956" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:696  %tmp_50_s = fadd float %tmp_46_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1957" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:709  %tmp_61_s = fadd float %tmp_57_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1958" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:237  %tmp_51_3_cast = zext i8 %yuv_struct_y2_write_assign_18 to i9

]]></node>
<StgValue><ssdm name="tmp_51_3_cast"/></StgValue>
</operation>

<operation id="1959" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:248  %temp_2_3 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_3)

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>

<operation id="1960" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:254  %grey_frame_addr_39 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_3

]]></node>
<StgValue><ssdm name="grey_frame_addr_39"/></StgValue>
</operation>

<operation id="1961" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:256  %p_42_cast = select i1 %not_tmp_65_3, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_42_cast"/></StgValue>
</operation>

<operation id="1962" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:257  store i8 %p_42_cast, i8* %grey_frame_addr_39, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:258  %tmp_66_3_cast = zext i8 %temp_2_3 to i9

]]></node>
<StgValue><ssdm name="tmp_66_3_cast"/></StgValue>
</operation>

<operation id="1964" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:259  %x_assign_7 = sub i9 %tmp_51_3_cast, %tmp_66_3_cast

]]></node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="1965" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:260  %neg_i7 = sub i9 0, %x_assign_7

]]></node>
<StgValue><ssdm name="neg_i7"/></StgValue>
</operation>

<operation id="1966" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:261  %abscond_i7 = icmp sgt i9 %x_assign_7, 0

]]></node>
<StgValue><ssdm name="abscond_i7"/></StgValue>
</operation>

<operation id="1967" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:262  %abs_i7 = select i1 %abscond_i7, i9 %x_assign_7, i9 %neg_i7

]]></node>
<StgValue><ssdm name="abs_i7"/></StgValue>
</operation>

<operation id="1968" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:264  %not_tmp_69_3 = icmp sgt i9 %abs_i7, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_3"/></StgValue>
</operation>

<operation id="1969" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:301  %temp_1_4 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_4)

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>

<operation id="1970" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:577  %tmp_61_8 = fadd float %tmp_57_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1971" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:630  %tmp_50_9 = fadd float %tmp_46_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1972" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:643  %tmp_61_9 = fadd float %tmp_57_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1973" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:696  %tmp_50_s = fadd float %tmp_46_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1974" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:709  %tmp_61_s = fadd float %tmp_57_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>

<operation id="1975" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:762  %tmp_50_10 = fadd float %tmp_46_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1976" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:263  %grey_frame_addr_40 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_3

]]></node>
<StgValue><ssdm name="grey_frame_addr_40"/></StgValue>
</operation>

<operation id="1977" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:265  %p_41_cast = select i1 %not_tmp_69_3, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_41_cast"/></StgValue>
</operation>

<operation id="1978" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:266  store i8 %p_41_cast, i8* %grey_frame_addr_40, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:290  %tmp_40_4_cast = zext i8 %tmp_71 to i9

]]></node>
<StgValue><ssdm name="tmp_40_4_cast"/></StgValue>
</operation>

<operation id="1980" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:301  %temp_1_4 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_4)

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>

<operation id="1981" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:314  %temp_2_4 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_4)

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>

<operation id="1982" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:315  %tmp_62_4_cast = zext i8 %temp_1_4 to i9

]]></node>
<StgValue><ssdm name="tmp_62_4_cast"/></StgValue>
</operation>

<operation id="1983" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:316  %x_assign_8 = sub i9 %tmp_40_4_cast, %tmp_62_4_cast

]]></node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="1984" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:317  %neg_i8 = sub i9 0, %x_assign_8

]]></node>
<StgValue><ssdm name="neg_i8"/></StgValue>
</operation>

<operation id="1985" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:318  %abscond_i8 = icmp sgt i9 %x_assign_8, 0

]]></node>
<StgValue><ssdm name="abscond_i8"/></StgValue>
</operation>

<operation id="1986" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:319  %abs_i8 = select i1 %abscond_i8, i9 %x_assign_8, i9 %neg_i8

]]></node>
<StgValue><ssdm name="abs_i8"/></StgValue>
</operation>

<operation id="1987" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:321  %not_tmp_65_4 = icmp sgt i9 %abs_i8, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_4"/></StgValue>
</operation>

<operation id="1988" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:643  %tmp_61_9 = fadd float %tmp_57_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1989" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:696  %tmp_50_s = fadd float %tmp_46_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1990" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:709  %tmp_61_s = fadd float %tmp_57_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>

<operation id="1991" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:762  %tmp_50_10 = fadd float %tmp_46_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1992" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:303  %tmp_51_4_cast = zext i8 %yuv_struct_y2_write_assign_19 to i9

]]></node>
<StgValue><ssdm name="tmp_51_4_cast"/></StgValue>
</operation>

<operation id="1993" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:314  %temp_2_4 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_4)

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>

<operation id="1994" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:320  %grey_frame_addr_41 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_4

]]></node>
<StgValue><ssdm name="grey_frame_addr_41"/></StgValue>
</operation>

<operation id="1995" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:322  %p_44_cast = select i1 %not_tmp_65_4, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_44_cast"/></StgValue>
</operation>

<operation id="1996" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:323  store i8 %p_44_cast, i8* %grey_frame_addr_41, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:324  %tmp_66_4_cast = zext i8 %temp_2_4 to i9

]]></node>
<StgValue><ssdm name="tmp_66_4_cast"/></StgValue>
</operation>

<operation id="1998" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:325  %x_assign_9 = sub i9 %tmp_51_4_cast, %tmp_66_4_cast

]]></node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="1999" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:326  %neg_i9 = sub i9 0, %x_assign_9

]]></node>
<StgValue><ssdm name="neg_i9"/></StgValue>
</operation>

<operation id="2000" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:327  %abscond_i9 = icmp sgt i9 %x_assign_9, 0

]]></node>
<StgValue><ssdm name="abscond_i9"/></StgValue>
</operation>

<operation id="2001" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:328  %abs_i9 = select i1 %abscond_i9, i9 %x_assign_9, i9 %neg_i9

]]></node>
<StgValue><ssdm name="abs_i9"/></StgValue>
</operation>

<operation id="2002" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:330  %not_tmp_69_4 = icmp sgt i9 %abs_i9, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_4"/></StgValue>
</operation>

<operation id="2003" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:367  %temp_1_5 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_5)

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>

<operation id="2004" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:709  %tmp_61_s = fadd float %tmp_57_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>

<operation id="2005" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:762  %tmp_50_10 = fadd float %tmp_46_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="2006" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:775  %tmp_61_10 = fadd float %tmp_57_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2007" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:329  %grey_frame_addr_42 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_4

]]></node>
<StgValue><ssdm name="grey_frame_addr_42"/></StgValue>
</operation>

<operation id="2008" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:331  %p_43_cast = select i1 %not_tmp_69_4, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_43_cast"/></StgValue>
</operation>

<operation id="2009" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:332  store i8 %p_43_cast, i8* %grey_frame_addr_42, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:356  %tmp_40_5_cast = zext i8 %tmp_74 to i9

]]></node>
<StgValue><ssdm name="tmp_40_5_cast"/></StgValue>
</operation>

<operation id="2011" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:367  %temp_1_5 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_5)

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>

<operation id="2012" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:380  %temp_2_5 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_5)

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>

<operation id="2013" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:381  %tmp_62_5_cast = zext i8 %temp_1_5 to i9

]]></node>
<StgValue><ssdm name="tmp_62_5_cast"/></StgValue>
</operation>

<operation id="2014" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:382  %x_assign_s = sub i9 %tmp_40_5_cast, %tmp_62_5_cast

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="2015" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:383  %neg_i10 = sub i9 0, %x_assign_s

]]></node>
<StgValue><ssdm name="neg_i10"/></StgValue>
</operation>

<operation id="2016" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:384  %abscond_i10 = icmp sgt i9 %x_assign_s, 0

]]></node>
<StgValue><ssdm name="abscond_i10"/></StgValue>
</operation>

<operation id="2017" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:385  %abs_i10 = select i1 %abscond_i10, i9 %x_assign_s, i9 %neg_i10

]]></node>
<StgValue><ssdm name="abs_i10"/></StgValue>
</operation>

<operation id="2018" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:387  %not_tmp_65_5 = icmp sgt i9 %abs_i10, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_5"/></StgValue>
</operation>

<operation id="2019" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:762  %tmp_50_10 = fadd float %tmp_46_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="2020" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:775  %tmp_61_10 = fadd float %tmp_57_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2021" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:369  %tmp_51_5_cast = zext i8 %yuv_struct_y2_write_assign_20 to i9

]]></node>
<StgValue><ssdm name="tmp_51_5_cast"/></StgValue>
</operation>

<operation id="2022" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:380  %temp_2_5 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_5)

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>

<operation id="2023" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:386  %grey_frame_addr_43 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_5

]]></node>
<StgValue><ssdm name="grey_frame_addr_43"/></StgValue>
</operation>

<operation id="2024" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:388  %p_46_cast = select i1 %not_tmp_65_5, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_46_cast"/></StgValue>
</operation>

<operation id="2025" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:389  store i8 %p_46_cast, i8* %grey_frame_addr_43, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:390  %tmp_66_5_cast = zext i8 %temp_2_5 to i9

]]></node>
<StgValue><ssdm name="tmp_66_5_cast"/></StgValue>
</operation>

<operation id="2027" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:391  %x_assign_10 = sub i9 %tmp_51_5_cast, %tmp_66_5_cast

]]></node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="2028" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:392  %neg_i11 = sub i9 0, %x_assign_10

]]></node>
<StgValue><ssdm name="neg_i11"/></StgValue>
</operation>

<operation id="2029" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:393  %abscond_i11 = icmp sgt i9 %x_assign_10, 0

]]></node>
<StgValue><ssdm name="abscond_i11"/></StgValue>
</operation>

<operation id="2030" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:394  %abs_i11 = select i1 %abscond_i11, i9 %x_assign_10, i9 %neg_i11

]]></node>
<StgValue><ssdm name="abs_i11"/></StgValue>
</operation>

<operation id="2031" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:396  %not_tmp_69_5 = icmp sgt i9 %abs_i11, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_5"/></StgValue>
</operation>

<operation id="2032" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:433  %temp_1_6 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_6)

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>

<operation id="2033" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:762  %tmp_50_10 = fadd float %tmp_46_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="2034" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:775  %tmp_61_10 = fadd float %tmp_57_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>

<operation id="2035" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:828  %tmp_50_11 = fadd float %tmp_46_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2036" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:395  %grey_frame_addr_44 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_5

]]></node>
<StgValue><ssdm name="grey_frame_addr_44"/></StgValue>
</operation>

<operation id="2037" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:397  %p_45_cast = select i1 %not_tmp_69_5, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_45_cast"/></StgValue>
</operation>

<operation id="2038" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:398  store i8 %p_45_cast, i8* %grey_frame_addr_44, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:422  %tmp_40_6_cast = zext i8 %tmp_77 to i9

]]></node>
<StgValue><ssdm name="tmp_40_6_cast"/></StgValue>
</operation>

<operation id="2040" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:433  %temp_1_6 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_6)

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>

<operation id="2041" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:446  %temp_2_6 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_6)

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>

<operation id="2042" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:447  %tmp_62_6_cast = zext i8 %temp_1_6 to i9

]]></node>
<StgValue><ssdm name="tmp_62_6_cast"/></StgValue>
</operation>

<operation id="2043" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:448  %x_assign_11 = sub i9 %tmp_40_6_cast, %tmp_62_6_cast

]]></node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="2044" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:449  %neg_i12 = sub i9 0, %x_assign_11

]]></node>
<StgValue><ssdm name="neg_i12"/></StgValue>
</operation>

<operation id="2045" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:450  %abscond_i12 = icmp sgt i9 %x_assign_11, 0

]]></node>
<StgValue><ssdm name="abscond_i12"/></StgValue>
</operation>

<operation id="2046" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:451  %abs_i12 = select i1 %abscond_i12, i9 %x_assign_11, i9 %neg_i12

]]></node>
<StgValue><ssdm name="abs_i12"/></StgValue>
</operation>

<operation id="2047" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:453  %not_tmp_65_6 = icmp sgt i9 %abs_i12, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_6"/></StgValue>
</operation>

<operation id="2048" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:775  %tmp_61_10 = fadd float %tmp_57_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>

<operation id="2049" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:828  %tmp_50_11 = fadd float %tmp_46_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2050" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:435  %tmp_51_6_cast = zext i8 %yuv_struct_y2_write_assign_21 to i9

]]></node>
<StgValue><ssdm name="tmp_51_6_cast"/></StgValue>
</operation>

<operation id="2051" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:446  %temp_2_6 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_6)

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>

<operation id="2052" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:452  %grey_frame_addr_45 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_6

]]></node>
<StgValue><ssdm name="grey_frame_addr_45"/></StgValue>
</operation>

<operation id="2053" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:454  %p_48_cast = select i1 %not_tmp_65_6, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_48_cast"/></StgValue>
</operation>

<operation id="2054" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:455  store i8 %p_48_cast, i8* %grey_frame_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:456  %tmp_66_6_cast = zext i8 %temp_2_6 to i9

]]></node>
<StgValue><ssdm name="tmp_66_6_cast"/></StgValue>
</operation>

<operation id="2056" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:457  %x_assign_12 = sub i9 %tmp_51_6_cast, %tmp_66_6_cast

]]></node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="2057" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:458  %neg_i13 = sub i9 0, %x_assign_12

]]></node>
<StgValue><ssdm name="neg_i13"/></StgValue>
</operation>

<operation id="2058" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:459  %abscond_i13 = icmp sgt i9 %x_assign_12, 0

]]></node>
<StgValue><ssdm name="abscond_i13"/></StgValue>
</operation>

<operation id="2059" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:460  %abs_i13 = select i1 %abscond_i13, i9 %x_assign_12, i9 %neg_i13

]]></node>
<StgValue><ssdm name="abs_i13"/></StgValue>
</operation>

<operation id="2060" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:462  %not_tmp_69_6 = icmp sgt i9 %abs_i13, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_6"/></StgValue>
</operation>

<operation id="2061" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:499  %temp_1_7 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_7)

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>

<operation id="2062" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:775  %tmp_61_10 = fadd float %tmp_57_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>

<operation id="2063" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:828  %tmp_50_11 = fadd float %tmp_46_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="2064" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:841  %tmp_61_11 = fadd float %tmp_57_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2065" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:461  %grey_frame_addr_46 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_6

]]></node>
<StgValue><ssdm name="grey_frame_addr_46"/></StgValue>
</operation>

<operation id="2066" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:463  %p_47_cast = select i1 %not_tmp_69_6, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_47_cast"/></StgValue>
</operation>

<operation id="2067" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:464  store i8 %p_47_cast, i8* %grey_frame_addr_46, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:488  %tmp_40_7_cast = zext i8 %tmp_80 to i9

]]></node>
<StgValue><ssdm name="tmp_40_7_cast"/></StgValue>
</operation>

<operation id="2069" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:499  %temp_1_7 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_7)

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>

<operation id="2070" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:512  %temp_2_7 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_7)

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>

<operation id="2071" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:513  %tmp_62_7_cast = zext i8 %temp_1_7 to i9

]]></node>
<StgValue><ssdm name="tmp_62_7_cast"/></StgValue>
</operation>

<operation id="2072" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:514  %x_assign_13 = sub i9 %tmp_40_7_cast, %tmp_62_7_cast

]]></node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="2073" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:515  %neg_i14 = sub i9 0, %x_assign_13

]]></node>
<StgValue><ssdm name="neg_i14"/></StgValue>
</operation>

<operation id="2074" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:516  %abscond_i14 = icmp sgt i9 %x_assign_13, 0

]]></node>
<StgValue><ssdm name="abscond_i14"/></StgValue>
</operation>

<operation id="2075" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:517  %abs_i14 = select i1 %abscond_i14, i9 %x_assign_13, i9 %neg_i14

]]></node>
<StgValue><ssdm name="abs_i14"/></StgValue>
</operation>

<operation id="2076" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:519  %not_tmp_65_7 = icmp sgt i9 %abs_i14, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_7"/></StgValue>
</operation>

<operation id="2077" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:828  %tmp_50_11 = fadd float %tmp_46_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="2078" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:841  %tmp_61_11 = fadd float %tmp_57_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2079" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:501  %tmp_51_7_cast = zext i8 %yuv_struct_y2_write_assign_22 to i9

]]></node>
<StgValue><ssdm name="tmp_51_7_cast"/></StgValue>
</operation>

<operation id="2080" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:512  %temp_2_7 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_7)

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>

<operation id="2081" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:518  %grey_frame_addr_47 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_7

]]></node>
<StgValue><ssdm name="grey_frame_addr_47"/></StgValue>
</operation>

<operation id="2082" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:520  %p_50_cast = select i1 %not_tmp_65_7, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_50_cast"/></StgValue>
</operation>

<operation id="2083" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:521  store i8 %p_50_cast, i8* %grey_frame_addr_47, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:522  %tmp_66_7_cast = zext i8 %temp_2_7 to i9

]]></node>
<StgValue><ssdm name="tmp_66_7_cast"/></StgValue>
</operation>

<operation id="2085" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:523  %x_assign_14 = sub i9 %tmp_51_7_cast, %tmp_66_7_cast

]]></node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="2086" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:524  %neg_i15 = sub i9 0, %x_assign_14

]]></node>
<StgValue><ssdm name="neg_i15"/></StgValue>
</operation>

<operation id="2087" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:525  %abscond_i15 = icmp sgt i9 %x_assign_14, 0

]]></node>
<StgValue><ssdm name="abscond_i15"/></StgValue>
</operation>

<operation id="2088" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:526  %abs_i15 = select i1 %abscond_i15, i9 %x_assign_14, i9 %neg_i15

]]></node>
<StgValue><ssdm name="abs_i15"/></StgValue>
</operation>

<operation id="2089" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:528  %not_tmp_69_7 = icmp sgt i9 %abs_i15, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_7"/></StgValue>
</operation>

<operation id="2090" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:565  %temp_1_8 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_8)

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>

<operation id="2091" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:828  %tmp_50_11 = fadd float %tmp_46_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="2092" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:841  %tmp_61_11 = fadd float %tmp_57_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>

<operation id="2093" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:894  %tmp_50_12 = fadd float %tmp_46_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2094" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:527  %grey_frame_addr_48 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_7

]]></node>
<StgValue><ssdm name="grey_frame_addr_48"/></StgValue>
</operation>

<operation id="2095" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:529  %p_49_cast = select i1 %not_tmp_69_7, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_49_cast"/></StgValue>
</operation>

<operation id="2096" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:530  store i8 %p_49_cast, i8* %grey_frame_addr_48, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:554  %tmp_40_8_cast = zext i8 %tmp_83 to i9

]]></node>
<StgValue><ssdm name="tmp_40_8_cast"/></StgValue>
</operation>

<operation id="2098" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:565  %temp_1_8 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_8)

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>

<operation id="2099" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:578  %temp_2_8 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_8)

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>

<operation id="2100" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:579  %tmp_62_8_cast = zext i8 %temp_1_8 to i9

]]></node>
<StgValue><ssdm name="tmp_62_8_cast"/></StgValue>
</operation>

<operation id="2101" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:580  %x_assign_15 = sub i9 %tmp_40_8_cast, %tmp_62_8_cast

]]></node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="2102" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:581  %neg_i16 = sub i9 0, %x_assign_15

]]></node>
<StgValue><ssdm name="neg_i16"/></StgValue>
</operation>

<operation id="2103" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:582  %abscond_i16 = icmp sgt i9 %x_assign_15, 0

]]></node>
<StgValue><ssdm name="abscond_i16"/></StgValue>
</operation>

<operation id="2104" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:583  %abs_i16 = select i1 %abscond_i16, i9 %x_assign_15, i9 %neg_i16

]]></node>
<StgValue><ssdm name="abs_i16"/></StgValue>
</operation>

<operation id="2105" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:585  %not_tmp_65_8 = icmp sgt i9 %abs_i16, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_8"/></StgValue>
</operation>

<operation id="2106" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:841  %tmp_61_11 = fadd float %tmp_57_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>

<operation id="2107" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:894  %tmp_50_12 = fadd float %tmp_46_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2108" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:567  %tmp_51_8_cast = zext i8 %yuv_struct_y2_write_assign_23 to i9

]]></node>
<StgValue><ssdm name="tmp_51_8_cast"/></StgValue>
</operation>

<operation id="2109" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:578  %temp_2_8 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_8)

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>

<operation id="2110" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:584  %grey_frame_addr_49 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_8

]]></node>
<StgValue><ssdm name="grey_frame_addr_49"/></StgValue>
</operation>

<operation id="2111" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:586  %p_52_cast = select i1 %not_tmp_65_8, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_52_cast"/></StgValue>
</operation>

<operation id="2112" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:587  store i8 %p_52_cast, i8* %grey_frame_addr_49, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:588  %tmp_66_8_cast = zext i8 %temp_2_8 to i9

]]></node>
<StgValue><ssdm name="tmp_66_8_cast"/></StgValue>
</operation>

<operation id="2114" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:589  %x_assign_16 = sub i9 %tmp_51_8_cast, %tmp_66_8_cast

]]></node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="2115" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:590  %neg_i17 = sub i9 0, %x_assign_16

]]></node>
<StgValue><ssdm name="neg_i17"/></StgValue>
</operation>

<operation id="2116" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:591  %abscond_i17 = icmp sgt i9 %x_assign_16, 0

]]></node>
<StgValue><ssdm name="abscond_i17"/></StgValue>
</operation>

<operation id="2117" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:592  %abs_i17 = select i1 %abscond_i17, i9 %x_assign_16, i9 %neg_i17

]]></node>
<StgValue><ssdm name="abs_i17"/></StgValue>
</operation>

<operation id="2118" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:594  %not_tmp_69_8 = icmp sgt i9 %abs_i17, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_8"/></StgValue>
</operation>

<operation id="2119" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:631  %temp_1_9 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_9)

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>

<operation id="2120" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:841  %tmp_61_11 = fadd float %tmp_57_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>

<operation id="2121" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:894  %tmp_50_12 = fadd float %tmp_46_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="2122" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:907  %tmp_61_12 = fadd float %tmp_57_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2123" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:593  %grey_frame_addr_50 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_8

]]></node>
<StgValue><ssdm name="grey_frame_addr_50"/></StgValue>
</operation>

<operation id="2124" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:595  %p_51_cast = select i1 %not_tmp_69_8, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_51_cast"/></StgValue>
</operation>

<operation id="2125" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:596  store i8 %p_51_cast, i8* %grey_frame_addr_50, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:620  %tmp_40_9_cast = zext i8 %tmp_86 to i9

]]></node>
<StgValue><ssdm name="tmp_40_9_cast"/></StgValue>
</operation>

<operation id="2127" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:631  %temp_1_9 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_9)

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>

<operation id="2128" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:644  %temp_2_9 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_9)

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>

<operation id="2129" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:645  %tmp_62_9_cast = zext i8 %temp_1_9 to i9

]]></node>
<StgValue><ssdm name="tmp_62_9_cast"/></StgValue>
</operation>

<operation id="2130" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:646  %x_assign_17 = sub i9 %tmp_40_9_cast, %tmp_62_9_cast

]]></node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="2131" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:647  %neg_i18 = sub i9 0, %x_assign_17

]]></node>
<StgValue><ssdm name="neg_i18"/></StgValue>
</operation>

<operation id="2132" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:648  %abscond_i18 = icmp sgt i9 %x_assign_17, 0

]]></node>
<StgValue><ssdm name="abscond_i18"/></StgValue>
</operation>

<operation id="2133" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:649  %abs_i18 = select i1 %abscond_i18, i9 %x_assign_17, i9 %neg_i18

]]></node>
<StgValue><ssdm name="abs_i18"/></StgValue>
</operation>

<operation id="2134" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:651  %not_tmp_65_9 = icmp sgt i9 %abs_i18, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_9"/></StgValue>
</operation>

<operation id="2135" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:894  %tmp_50_12 = fadd float %tmp_46_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="2136" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:907  %tmp_61_12 = fadd float %tmp_57_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2137" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:633  %tmp_51_9_cast = zext i8 %yuv_struct_y2_write_assign_24 to i9

]]></node>
<StgValue><ssdm name="tmp_51_9_cast"/></StgValue>
</operation>

<operation id="2138" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:644  %temp_2_9 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_9)

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>

<operation id="2139" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:650  %grey_frame_addr_51 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_9

]]></node>
<StgValue><ssdm name="grey_frame_addr_51"/></StgValue>
</operation>

<operation id="2140" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:652  %p_54_cast = select i1 %not_tmp_65_9, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_54_cast"/></StgValue>
</operation>

<operation id="2141" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:653  store i8 %p_54_cast, i8* %grey_frame_addr_51, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:654  %tmp_66_9_cast = zext i8 %temp_2_9 to i9

]]></node>
<StgValue><ssdm name="tmp_66_9_cast"/></StgValue>
</operation>

<operation id="2143" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:655  %x_assign_18 = sub i9 %tmp_51_9_cast, %tmp_66_9_cast

]]></node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="2144" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:656  %neg_i19 = sub i9 0, %x_assign_18

]]></node>
<StgValue><ssdm name="neg_i19"/></StgValue>
</operation>

<operation id="2145" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:657  %abscond_i19 = icmp sgt i9 %x_assign_18, 0

]]></node>
<StgValue><ssdm name="abscond_i19"/></StgValue>
</operation>

<operation id="2146" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:658  %abs_i19 = select i1 %abscond_i19, i9 %x_assign_18, i9 %neg_i19

]]></node>
<StgValue><ssdm name="abs_i19"/></StgValue>
</operation>

<operation id="2147" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:660  %not_tmp_69_9 = icmp sgt i9 %abs_i19, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_9"/></StgValue>
</operation>

<operation id="2148" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:697  %temp_1_s = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_s)

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>

<operation id="2149" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:894  %tmp_50_12 = fadd float %tmp_46_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="2150" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:907  %tmp_61_12 = fadd float %tmp_57_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>

<operation id="2151" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:960  %tmp_50_13 = fadd float %tmp_46_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2152" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:659  %grey_frame_addr_52 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_9

]]></node>
<StgValue><ssdm name="grey_frame_addr_52"/></StgValue>
</operation>

<operation id="2153" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:661  %p_53_cast = select i1 %not_tmp_69_9, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_53_cast"/></StgValue>
</operation>

<operation id="2154" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:662  store i8 %p_53_cast, i8* %grey_frame_addr_52, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:686  %tmp_40_cast = zext i8 %tmp_89 to i9

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="2156" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:697  %temp_1_s = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_s)

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>

<operation id="2157" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:710  %temp_2_s = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_s)

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>

<operation id="2158" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:711  %tmp_62_cast = zext i8 %temp_1_s to i9

]]></node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="2159" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:712  %x_assign_19 = sub i9 %tmp_40_cast, %tmp_62_cast

]]></node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="2160" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:713  %neg_i20 = sub i9 0, %x_assign_19

]]></node>
<StgValue><ssdm name="neg_i20"/></StgValue>
</operation>

<operation id="2161" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:714  %abscond_i20 = icmp sgt i9 %x_assign_19, 0

]]></node>
<StgValue><ssdm name="abscond_i20"/></StgValue>
</operation>

<operation id="2162" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:715  %abs_i20 = select i1 %abscond_i20, i9 %x_assign_19, i9 %neg_i20

]]></node>
<StgValue><ssdm name="abs_i20"/></StgValue>
</operation>

<operation id="2163" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:717  %not_tmp_65_s = icmp sgt i9 %abs_i20, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_s"/></StgValue>
</operation>

<operation id="2164" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:907  %tmp_61_12 = fadd float %tmp_57_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>

<operation id="2165" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:960  %tmp_50_13 = fadd float %tmp_46_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2166" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:699  %tmp_51_cast = zext i8 %yuv_struct_y2_write_assign_25 to i9

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="2167" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:710  %temp_2_s = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_s)

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>

<operation id="2168" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:716  %grey_frame_addr_53 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_s

]]></node>
<StgValue><ssdm name="grey_frame_addr_53"/></StgValue>
</operation>

<operation id="2169" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:718  %p_56_cast = select i1 %not_tmp_65_s, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_56_cast"/></StgValue>
</operation>

<operation id="2170" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:719  store i8 %p_56_cast, i8* %grey_frame_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:720  %tmp_66_cast = zext i8 %temp_2_s to i9

]]></node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="2172" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:721  %x_assign_20 = sub i9 %tmp_51_cast, %tmp_66_cast

]]></node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="2173" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:722  %neg_i21 = sub i9 0, %x_assign_20

]]></node>
<StgValue><ssdm name="neg_i21"/></StgValue>
</operation>

<operation id="2174" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:723  %abscond_i21 = icmp sgt i9 %x_assign_20, 0

]]></node>
<StgValue><ssdm name="abscond_i21"/></StgValue>
</operation>

<operation id="2175" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:724  %abs_i21 = select i1 %abscond_i21, i9 %x_assign_20, i9 %neg_i21

]]></node>
<StgValue><ssdm name="abs_i21"/></StgValue>
</operation>

<operation id="2176" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:726  %not_tmp_69_s = icmp sgt i9 %abs_i21, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_s"/></StgValue>
</operation>

<operation id="2177" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:763  %temp_1_10 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_10)

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>

<operation id="2178" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:907  %tmp_61_12 = fadd float %tmp_57_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>

<operation id="2179" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:960  %tmp_50_13 = fadd float %tmp_46_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="2180" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:973  %tmp_61_13 = fadd float %tmp_57_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2181" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:725  %grey_frame_addr_54 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_s

]]></node>
<StgValue><ssdm name="grey_frame_addr_54"/></StgValue>
</operation>

<operation id="2182" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:727  %p_55_cast = select i1 %not_tmp_69_s, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_55_cast"/></StgValue>
</operation>

<operation id="2183" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:728  store i8 %p_55_cast, i8* %grey_frame_addr_54, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:752  %tmp_40_10_cast = zext i8 %tmp_92 to i9

]]></node>
<StgValue><ssdm name="tmp_40_10_cast"/></StgValue>
</operation>

<operation id="2185" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:763  %temp_1_10 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_10)

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>

<operation id="2186" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:776  %temp_2_10 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_10)

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>

<operation id="2187" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:777  %tmp_62_10_cast = zext i8 %temp_1_10 to i9

]]></node>
<StgValue><ssdm name="tmp_62_10_cast"/></StgValue>
</operation>

<operation id="2188" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:778  %x_assign_21 = sub i9 %tmp_40_10_cast, %tmp_62_10_cast

]]></node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="2189" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:779  %neg_i22 = sub i9 0, %x_assign_21

]]></node>
<StgValue><ssdm name="neg_i22"/></StgValue>
</operation>

<operation id="2190" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:780  %abscond_i22 = icmp sgt i9 %x_assign_21, 0

]]></node>
<StgValue><ssdm name="abscond_i22"/></StgValue>
</operation>

<operation id="2191" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:781  %abs_i22 = select i1 %abscond_i22, i9 %x_assign_21, i9 %neg_i22

]]></node>
<StgValue><ssdm name="abs_i22"/></StgValue>
</operation>

<operation id="2192" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:783  %not_tmp_65_10 = icmp sgt i9 %abs_i22, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_10"/></StgValue>
</operation>

<operation id="2193" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:960  %tmp_50_13 = fadd float %tmp_46_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="2194" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:973  %tmp_61_13 = fadd float %tmp_57_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2195" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:765  %tmp_51_10_cast = zext i8 %yuv_struct_y2_write_assign_26 to i9

]]></node>
<StgValue><ssdm name="tmp_51_10_cast"/></StgValue>
</operation>

<operation id="2196" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:776  %temp_2_10 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_10)

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>

<operation id="2197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:782  %grey_frame_addr_55 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_10

]]></node>
<StgValue><ssdm name="grey_frame_addr_55"/></StgValue>
</operation>

<operation id="2198" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:784  %p_58_cast = select i1 %not_tmp_65_10, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_58_cast"/></StgValue>
</operation>

<operation id="2199" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:785  store i8 %p_58_cast, i8* %grey_frame_addr_55, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:786  %tmp_66_10_cast = zext i8 %temp_2_10 to i9

]]></node>
<StgValue><ssdm name="tmp_66_10_cast"/></StgValue>
</operation>

<operation id="2201" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:787  %x_assign_22 = sub i9 %tmp_51_10_cast, %tmp_66_10_cast

]]></node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="2202" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:788  %neg_i23 = sub i9 0, %x_assign_22

]]></node>
<StgValue><ssdm name="neg_i23"/></StgValue>
</operation>

<operation id="2203" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:789  %abscond_i23 = icmp sgt i9 %x_assign_22, 0

]]></node>
<StgValue><ssdm name="abscond_i23"/></StgValue>
</operation>

<operation id="2204" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:790  %abs_i23 = select i1 %abscond_i23, i9 %x_assign_22, i9 %neg_i23

]]></node>
<StgValue><ssdm name="abs_i23"/></StgValue>
</operation>

<operation id="2205" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:792  %not_tmp_69_10 = icmp sgt i9 %abs_i23, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_10"/></StgValue>
</operation>

<operation id="2206" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:829  %temp_1_11 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_11)

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>

<operation id="2207" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:960  %tmp_50_13 = fadd float %tmp_46_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="2208" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:973  %tmp_61_13 = fadd float %tmp_57_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>

<operation id="2209" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1026  %tmp_50_14 = fadd float %tmp_46_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2210" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:791  %grey_frame_addr_56 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_10

]]></node>
<StgValue><ssdm name="grey_frame_addr_56"/></StgValue>
</operation>

<operation id="2211" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:793  %p_57_cast = select i1 %not_tmp_69_10, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_57_cast"/></StgValue>
</operation>

<operation id="2212" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:794  store i8 %p_57_cast, i8* %grey_frame_addr_56, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2213" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:818  %tmp_40_11_cast = zext i8 %tmp_95 to i9

]]></node>
<StgValue><ssdm name="tmp_40_11_cast"/></StgValue>
</operation>

<operation id="2214" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:829  %temp_1_11 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_11)

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>

<operation id="2215" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:842  %temp_2_11 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_11)

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>

<operation id="2216" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:843  %tmp_62_11_cast = zext i8 %temp_1_11 to i9

]]></node>
<StgValue><ssdm name="tmp_62_11_cast"/></StgValue>
</operation>

<operation id="2217" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:844  %x_assign_23 = sub i9 %tmp_40_11_cast, %tmp_62_11_cast

]]></node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="2218" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:845  %neg_i24 = sub i9 0, %x_assign_23

]]></node>
<StgValue><ssdm name="neg_i24"/></StgValue>
</operation>

<operation id="2219" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:846  %abscond_i24 = icmp sgt i9 %x_assign_23, 0

]]></node>
<StgValue><ssdm name="abscond_i24"/></StgValue>
</operation>

<operation id="2220" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:847  %abs_i24 = select i1 %abscond_i24, i9 %x_assign_23, i9 %neg_i24

]]></node>
<StgValue><ssdm name="abs_i24"/></StgValue>
</operation>

<operation id="2221" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:849  %not_tmp_65_11 = icmp sgt i9 %abs_i24, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_11"/></StgValue>
</operation>

<operation id="2222" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:973  %tmp_61_13 = fadd float %tmp_57_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>

<operation id="2223" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1026  %tmp_50_14 = fadd float %tmp_46_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2224" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:831  %tmp_51_11_cast = zext i8 %yuv_struct_y2_write_assign_27 to i9

]]></node>
<StgValue><ssdm name="tmp_51_11_cast"/></StgValue>
</operation>

<operation id="2225" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:842  %temp_2_11 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_11)

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>

<operation id="2226" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:848  %grey_frame_addr_57 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_11

]]></node>
<StgValue><ssdm name="grey_frame_addr_57"/></StgValue>
</operation>

<operation id="2227" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:850  %p_60_cast = select i1 %not_tmp_65_11, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_60_cast"/></StgValue>
</operation>

<operation id="2228" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:851  store i8 %p_60_cast, i8* %grey_frame_addr_57, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2229" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:852  %tmp_66_11_cast = zext i8 %temp_2_11 to i9

]]></node>
<StgValue><ssdm name="tmp_66_11_cast"/></StgValue>
</operation>

<operation id="2230" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:853  %x_assign_24 = sub i9 %tmp_51_11_cast, %tmp_66_11_cast

]]></node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="2231" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:854  %neg_i25 = sub i9 0, %x_assign_24

]]></node>
<StgValue><ssdm name="neg_i25"/></StgValue>
</operation>

<operation id="2232" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:855  %abscond_i25 = icmp sgt i9 %x_assign_24, 0

]]></node>
<StgValue><ssdm name="abscond_i25"/></StgValue>
</operation>

<operation id="2233" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:856  %abs_i25 = select i1 %abscond_i25, i9 %x_assign_24, i9 %neg_i25

]]></node>
<StgValue><ssdm name="abs_i25"/></StgValue>
</operation>

<operation id="2234" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:858  %not_tmp_69_11 = icmp sgt i9 %abs_i25, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_11"/></StgValue>
</operation>

<operation id="2235" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:895  %temp_1_12 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_12)

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>

<operation id="2236" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:973  %tmp_61_13 = fadd float %tmp_57_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>

<operation id="2237" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1026  %tmp_50_14 = fadd float %tmp_46_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="2238" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1039  %tmp_61_14 = fadd float %tmp_57_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2239" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:857  %grey_frame_addr_58 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_11

]]></node>
<StgValue><ssdm name="grey_frame_addr_58"/></StgValue>
</operation>

<operation id="2240" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:859  %p_59_cast = select i1 %not_tmp_69_11, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_59_cast"/></StgValue>
</operation>

<operation id="2241" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:860  store i8 %p_59_cast, i8* %grey_frame_addr_58, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2242" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:884  %tmp_40_12_cast = zext i8 %tmp_98 to i9

]]></node>
<StgValue><ssdm name="tmp_40_12_cast"/></StgValue>
</operation>

<operation id="2243" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:895  %temp_1_12 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_12)

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>

<operation id="2244" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:908  %temp_2_12 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_12)

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>

<operation id="2245" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:909  %tmp_62_12_cast = zext i8 %temp_1_12 to i9

]]></node>
<StgValue><ssdm name="tmp_62_12_cast"/></StgValue>
</operation>

<operation id="2246" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:910  %x_assign_25 = sub i9 %tmp_40_12_cast, %tmp_62_12_cast

]]></node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="2247" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:911  %neg_i26 = sub i9 0, %x_assign_25

]]></node>
<StgValue><ssdm name="neg_i26"/></StgValue>
</operation>

<operation id="2248" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:912  %abscond_i26 = icmp sgt i9 %x_assign_25, 0

]]></node>
<StgValue><ssdm name="abscond_i26"/></StgValue>
</operation>

<operation id="2249" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:913  %abs_i26 = select i1 %abscond_i26, i9 %x_assign_25, i9 %neg_i26

]]></node>
<StgValue><ssdm name="abs_i26"/></StgValue>
</operation>

<operation id="2250" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:915  %not_tmp_65_12 = icmp sgt i9 %abs_i26, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_12"/></StgValue>
</operation>

<operation id="2251" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1026  %tmp_50_14 = fadd float %tmp_46_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="2252" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1039  %tmp_61_14 = fadd float %tmp_57_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2253" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:897  %tmp_51_12_cast = zext i8 %yuv_struct_y2_write_assign_28 to i9

]]></node>
<StgValue><ssdm name="tmp_51_12_cast"/></StgValue>
</operation>

<operation id="2254" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:908  %temp_2_12 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_12)

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>

<operation id="2255" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:914  %grey_frame_addr_59 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_12

]]></node>
<StgValue><ssdm name="grey_frame_addr_59"/></StgValue>
</operation>

<operation id="2256" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:916  %p_62_cast = select i1 %not_tmp_65_12, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_62_cast"/></StgValue>
</operation>

<operation id="2257" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:917  store i8 %p_62_cast, i8* %grey_frame_addr_59, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:918  %tmp_66_12_cast = zext i8 %temp_2_12 to i9

]]></node>
<StgValue><ssdm name="tmp_66_12_cast"/></StgValue>
</operation>

<operation id="2259" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:919  %x_assign_26 = sub i9 %tmp_51_12_cast, %tmp_66_12_cast

]]></node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="2260" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:920  %neg_i27 = sub i9 0, %x_assign_26

]]></node>
<StgValue><ssdm name="neg_i27"/></StgValue>
</operation>

<operation id="2261" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:921  %abscond_i27 = icmp sgt i9 %x_assign_26, 0

]]></node>
<StgValue><ssdm name="abscond_i27"/></StgValue>
</operation>

<operation id="2262" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:922  %abs_i27 = select i1 %abscond_i27, i9 %x_assign_26, i9 %neg_i27

]]></node>
<StgValue><ssdm name="abs_i27"/></StgValue>
</operation>

<operation id="2263" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:924  %not_tmp_69_12 = icmp sgt i9 %abs_i27, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_12"/></StgValue>
</operation>

<operation id="2264" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:961  %temp_1_13 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_13)

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="2265" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1026  %tmp_50_14 = fadd float %tmp_46_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="2266" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1039  %tmp_61_14 = fadd float %tmp_57_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2267" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:923  %grey_frame_addr_60 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_12

]]></node>
<StgValue><ssdm name="grey_frame_addr_60"/></StgValue>
</operation>

<operation id="2268" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:925  %p_61_cast = select i1 %not_tmp_69_12, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_61_cast"/></StgValue>
</operation>

<operation id="2269" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:926  store i8 %p_61_cast, i8* %grey_frame_addr_60, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2270" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:950  %tmp_40_13_cast = zext i8 %tmp_101 to i9

]]></node>
<StgValue><ssdm name="tmp_40_13_cast"/></StgValue>
</operation>

<operation id="2271" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:961  %temp_1_13 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_13)

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="2272" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:974  %temp_2_13 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_13)

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>

<operation id="2273" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:975  %tmp_62_13_cast = zext i8 %temp_1_13 to i9

]]></node>
<StgValue><ssdm name="tmp_62_13_cast"/></StgValue>
</operation>

<operation id="2274" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:976  %x_assign_27 = sub i9 %tmp_40_13_cast, %tmp_62_13_cast

]]></node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="2275" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:977  %neg_i28 = sub i9 0, %x_assign_27

]]></node>
<StgValue><ssdm name="neg_i28"/></StgValue>
</operation>

<operation id="2276" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:978  %abscond_i28 = icmp sgt i9 %x_assign_27, 0

]]></node>
<StgValue><ssdm name="abscond_i28"/></StgValue>
</operation>

<operation id="2277" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:979  %abs_i28 = select i1 %abscond_i28, i9 %x_assign_27, i9 %neg_i28

]]></node>
<StgValue><ssdm name="abs_i28"/></StgValue>
</operation>

<operation id="2278" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:981  %not_tmp_65_13 = icmp sgt i9 %abs_i28, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_13"/></StgValue>
</operation>

<operation id="2279" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1039  %tmp_61_14 = fadd float %tmp_57_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2280" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:963  %tmp_51_13_cast = zext i8 %yuv_struct_y2_write_assign_29 to i9

]]></node>
<StgValue><ssdm name="tmp_51_13_cast"/></StgValue>
</operation>

<operation id="2281" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:974  %temp_2_13 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_13)

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>

<operation id="2282" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:980  %grey_frame_addr_61 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_13

]]></node>
<StgValue><ssdm name="grey_frame_addr_61"/></StgValue>
</operation>

<operation id="2283" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:982  %p_64_cast = select i1 %not_tmp_65_13, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_64_cast"/></StgValue>
</operation>

<operation id="2284" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:983  store i8 %p_64_cast, i8* %grey_frame_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2285" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:984  %tmp_66_13_cast = zext i8 %temp_2_13 to i9

]]></node>
<StgValue><ssdm name="tmp_66_13_cast"/></StgValue>
</operation>

<operation id="2286" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:985  %x_assign_28 = sub i9 %tmp_51_13_cast, %tmp_66_13_cast

]]></node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="2287" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:986  %neg_i29 = sub i9 0, %x_assign_28

]]></node>
<StgValue><ssdm name="neg_i29"/></StgValue>
</operation>

<operation id="2288" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:987  %abscond_i29 = icmp sgt i9 %x_assign_28, 0

]]></node>
<StgValue><ssdm name="abscond_i29"/></StgValue>
</operation>

<operation id="2289" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:988  %abs_i29 = select i1 %abscond_i29, i9 %x_assign_28, i9 %neg_i29

]]></node>
<StgValue><ssdm name="abs_i29"/></StgValue>
</operation>

<operation id="2290" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:990  %not_tmp_69_13 = icmp sgt i9 %abs_i29, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_13"/></StgValue>
</operation>

<operation id="2291" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:1027  %temp_1_14 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_14)

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>

<operation id="2292" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1039  %tmp_61_14 = fadd float %tmp_57_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2293" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:989  %grey_frame_addr_62 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_13

]]></node>
<StgValue><ssdm name="grey_frame_addr_62"/></StgValue>
</operation>

<operation id="2294" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:991  %p_63_cast = select i1 %not_tmp_69_13, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_63_cast"/></StgValue>
</operation>

<operation id="2295" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:992  store i8 %p_63_cast, i8* %grey_frame_addr_62, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:1016  %tmp_40_14_cast = zext i8 %tmp_104 to i9

]]></node>
<StgValue><ssdm name="tmp_40_14_cast"/></StgValue>
</operation>

<operation id="2297" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:1027  %temp_1_14 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_50_14)

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>

<operation id="2298" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:1040  %temp_2_14 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_14)

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="2299" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:1041  %tmp_62_14_cast = zext i8 %temp_1_14 to i9

]]></node>
<StgValue><ssdm name="tmp_62_14_cast"/></StgValue>
</operation>

<operation id="2300" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1042  %x_assign_29 = sub i9 %tmp_40_14_cast, %tmp_62_14_cast

]]></node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="2301" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1043  %neg_i30 = sub i9 0, %x_assign_29

]]></node>
<StgValue><ssdm name="neg_i30"/></StgValue>
</operation>

<operation id="2302" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1044  %abscond_i30 = icmp sgt i9 %x_assign_29, 0

]]></node>
<StgValue><ssdm name="abscond_i30"/></StgValue>
</operation>

<operation id="2303" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:1045  %abs_i30 = select i1 %abscond_i30, i9 %x_assign_29, i9 %neg_i30

]]></node>
<StgValue><ssdm name="abs_i30"/></StgValue>
</operation>

<operation id="2304" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1047  %not_tmp_65_14 = icmp sgt i9 %abs_i30, 14

]]></node>
<StgValue><ssdm name="not_tmp_65_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2305" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:1029  %tmp_51_14_cast = zext i8 %yuv_struct_y2_write_assign_30 to i9

]]></node>
<StgValue><ssdm name="tmp_51_14_cast"/></StgValue>
</operation>

<operation id="2306" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.1:1040  %temp_2_14 = call fastcc i8 @backsub___hls_fptoui_float_i8(float %tmp_61_14)

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="2307" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:1046  %grey_frame_addr_63 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_27_14

]]></node>
<StgValue><ssdm name="grey_frame_addr_63"/></StgValue>
</operation>

<operation id="2308" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:1048  %p_66_cast = select i1 %not_tmp_65_14, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_66_cast"/></StgValue>
</operation>

<operation id="2309" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:1049  store i8 %p_66_cast, i8* %grey_frame_addr_63, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2310" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:1050  %tmp_66_14_cast = zext i8 %temp_2_14 to i9

]]></node>
<StgValue><ssdm name="tmp_66_14_cast"/></StgValue>
</operation>

<operation id="2311" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1051  %x_assign_30 = sub i9 %tmp_51_14_cast, %tmp_66_14_cast

]]></node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="2312" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1052  %neg_i31 = sub i9 0, %x_assign_30

]]></node>
<StgValue><ssdm name="neg_i31"/></StgValue>
</operation>

<operation id="2313" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1053  %abscond_i31 = icmp sgt i9 %x_assign_30, 0

]]></node>
<StgValue><ssdm name="abscond_i31"/></StgValue>
</operation>

<operation id="2314" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.1:1054  %abs_i31 = select i1 %abscond_i31, i9 %x_assign_30, i9 %neg_i31

]]></node>
<StgValue><ssdm name="abs_i31"/></StgValue>
</operation>

<operation id="2315" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:1056  %not_tmp_69_14 = icmp sgt i9 %abs_i31, 14

]]></node>
<StgValue><ssdm name="not_tmp_69_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2316" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.1:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="2317" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.1:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2318" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2319" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.1:68  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="2320" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:1055  %grey_frame_addr_64 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_30_14

]]></node>
<StgValue><ssdm name="grey_frame_addr_64"/></StgValue>
</operation>

<operation id="2321" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:1057  %p_65_cast = select i1 %not_tmp_69_14, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_65_cast"/></StgValue>
</operation>

<operation id="2322" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader.1:1058  store i8 %p_65_cast, i8* %grey_frame_addr_64, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2323" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:1060  br label %.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2324" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader1.0:0  %i = phi i17 [ %i_1_15, %.preheader1.1 ], [ 0, %burst.rd.end ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2325" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.0:1  %tmp_3 = icmp ult i17 %i, -54272

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2326" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0:2  br i1 %tmp_3, label %.preheader1.1, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2327" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:3  %p_lshr_f_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="2328" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:4  %tmp_7 = zext i16 %p_lshr_f_cast to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2329" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:5  %yuv_frame_addr_1 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="yuv_frame_addr_1"/></StgValue>
</operation>

<operation id="2330" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:6  %yuv_frame_load = load i32* %yuv_frame_addr_1, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load"/></StgValue>
</operation>

<operation id="2331" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:23  %i_1_s = or i17 %i, 2

]]></node>
<StgValue><ssdm name="i_1_s"/></StgValue>
</operation>

<operation id="2332" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:24  %p_lshr_f_1_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_s, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_1_cast"/></StgValue>
</operation>

<operation id="2333" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:25  %tmp_17_1 = zext i16 %p_lshr_f_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2334" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:26  %yuv_frame_addr_2 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_1

]]></node>
<StgValue><ssdm name="yuv_frame_addr_2"/></StgValue>
</operation>

<operation id="2335" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:27  %yuv_frame_load_1 = load i32* %yuv_frame_addr_2, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2336" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:6  %yuv_frame_load = load i32* %yuv_frame_addr_1, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load"/></StgValue>
</operation>

<operation id="2337" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:7  %tmp_41 = trunc i32 %yuv_frame_load to i8

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2338" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:8  %yuv_struct_y2_write_assign = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign"/></StgValue>
</operation>

<operation id="2339" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:9  %tmp_9 = zext i17 %i to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2340" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:10  %frame_addr = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="frame_addr"/></StgValue>
</operation>

<operation id="2341" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:11  %tmp_2 = or i17 %i, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2342" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:12  %tmp_4 = zext i17 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2343" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:13  %frame_addr_1 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="frame_addr_1"/></StgValue>
</operation>

<operation id="2344" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:14  %tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_41, i8 %tmp_41)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2345" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:15  store i16 %tmp_6, i16* %frame_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2346" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:16  %tmp_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign, i8 %yuv_struct_y2_write_assign)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2347" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:17  store i16 %tmp_8, i16* %frame_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:18  %grey_frame_addr = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="grey_frame_addr"/></StgValue>
</operation>

<operation id="2349" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:19  store i8 %tmp_41, i8* %grey_frame_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:20  %grey_frame_addr_1 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="grey_frame_addr_1"/></StgValue>
</operation>

<operation id="2351" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:21  store i8 %yuv_struct_y2_write_assign, i8* %grey_frame_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:27  %yuv_frame_load_1 = load i32* %yuv_frame_addr_2, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_1"/></StgValue>
</operation>

<operation id="2353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:28  %tmp_43 = trunc i32 %yuv_frame_load_1 to i8

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2354" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:29  %yuv_struct_y2_write_assign_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_1"/></StgValue>
</operation>

<operation id="2355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:43  %i_1_1 = or i17 %i, 4

]]></node>
<StgValue><ssdm name="i_1_1"/></StgValue>
</operation>

<operation id="2356" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:44  %p_lshr_f_2_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_1, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_2_cast"/></StgValue>
</operation>

<operation id="2357" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:45  %tmp_17_2 = zext i16 %p_lshr_f_2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2358" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:46  %yuv_frame_addr_3 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_2

]]></node>
<StgValue><ssdm name="yuv_frame_addr_3"/></StgValue>
</operation>

<operation id="2359" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:47  %yuv_frame_load_2 = load i32* %yuv_frame_addr_3, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_2"/></StgValue>
</operation>

<operation id="2360" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:63  %i_1_2 = or i17 %i, 6

]]></node>
<StgValue><ssdm name="i_1_2"/></StgValue>
</operation>

<operation id="2361" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:64  %p_lshr_f_3_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_2, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_3_cast"/></StgValue>
</operation>

<operation id="2362" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:65  %tmp_17_3 = zext i16 %p_lshr_f_3_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2363" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:66  %yuv_frame_addr_4 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_3

]]></node>
<StgValue><ssdm name="yuv_frame_addr_4"/></StgValue>
</operation>

<operation id="2364" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:67  %yuv_frame_load_3 = load i32* %yuv_frame_addr_4, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2365" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:30  %tmp_19_1 = zext i17 %i_1_s to i64

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="2366" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:31  %frame_addr_2 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_1

]]></node>
<StgValue><ssdm name="frame_addr_2"/></StgValue>
</operation>

<operation id="2367" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:32  %tmp_21_1 = or i17 %i, 3

]]></node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="2368" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:33  %tmp_22_1 = zext i17 %tmp_21_1 to i64

]]></node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="2369" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:34  %frame_addr_3 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_1

]]></node>
<StgValue><ssdm name="frame_addr_3"/></StgValue>
</operation>

<operation id="2370" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:35  %tmp_23_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_43, i8 %tmp_43)

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="2371" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:36  store i16 %tmp_23_1, i16* %frame_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:37  %tmp_24_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_1, i8 %yuv_struct_y2_write_assign_1)

]]></node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="2373" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:38  store i16 %tmp_24_1, i16* %frame_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2374" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:39  %grey_frame_addr_2 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_1

]]></node>
<StgValue><ssdm name="grey_frame_addr_2"/></StgValue>
</operation>

<operation id="2375" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:40  store i8 %tmp_43, i8* %grey_frame_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2376" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:41  %grey_frame_addr_3 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_1

]]></node>
<StgValue><ssdm name="grey_frame_addr_3"/></StgValue>
</operation>

<operation id="2377" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:42  store i8 %yuv_struct_y2_write_assign_1, i8* %grey_frame_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2378" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:47  %yuv_frame_load_2 = load i32* %yuv_frame_addr_3, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_2"/></StgValue>
</operation>

<operation id="2379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:48  %tmp_44 = trunc i32 %yuv_frame_load_2 to i8

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2380" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:49  %yuv_struct_y2_write_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_2, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_2"/></StgValue>
</operation>

<operation id="2381" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:67  %yuv_frame_load_3 = load i32* %yuv_frame_addr_4, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_3"/></StgValue>
</operation>

<operation id="2382" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:68  %tmp_45 = trunc i32 %yuv_frame_load_3 to i8

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2383" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:69  %yuv_struct_y2_write_assign_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_3, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_3"/></StgValue>
</operation>

<operation id="2384" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:83  %i_1_3 = or i17 %i, 8

]]></node>
<StgValue><ssdm name="i_1_3"/></StgValue>
</operation>

<operation id="2385" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:84  %p_lshr_f_4_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_3, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_4_cast"/></StgValue>
</operation>

<operation id="2386" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:85  %tmp_17_4 = zext i16 %p_lshr_f_4_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2387" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:86  %yuv_frame_addr_5 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_4

]]></node>
<StgValue><ssdm name="yuv_frame_addr_5"/></StgValue>
</operation>

<operation id="2388" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:87  %yuv_frame_load_4 = load i32* %yuv_frame_addr_5, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_4"/></StgValue>
</operation>

<operation id="2389" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:103  %i_1_4 = or i17 %i, 10

]]></node>
<StgValue><ssdm name="i_1_4"/></StgValue>
</operation>

<operation id="2390" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:104  %p_lshr_f_5_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_4, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_5_cast"/></StgValue>
</operation>

<operation id="2391" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:105  %tmp_17_5 = zext i16 %p_lshr_f_5_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2392" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:106  %yuv_frame_addr_6 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_5

]]></node>
<StgValue><ssdm name="yuv_frame_addr_6"/></StgValue>
</operation>

<operation id="2393" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:107  %yuv_frame_load_5 = load i32* %yuv_frame_addr_6, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2394" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:50  %tmp_19_2 = zext i17 %i_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="2395" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:51  %frame_addr_4 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_2

]]></node>
<StgValue><ssdm name="frame_addr_4"/></StgValue>
</operation>

<operation id="2396" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:52  %tmp_21_2 = or i17 %i, 5

]]></node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="2397" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:53  %tmp_22_2 = zext i17 %tmp_21_2 to i64

]]></node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="2398" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:54  %frame_addr_5 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_2

]]></node>
<StgValue><ssdm name="frame_addr_5"/></StgValue>
</operation>

<operation id="2399" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:55  %tmp_23_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_44, i8 %tmp_44)

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="2400" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:56  store i16 %tmp_23_2, i16* %frame_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2401" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:57  %tmp_24_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_2, i8 %yuv_struct_y2_write_assign_2)

]]></node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="2402" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:58  store i16 %tmp_24_2, i16* %frame_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2403" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:59  %grey_frame_addr_5 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_2

]]></node>
<StgValue><ssdm name="grey_frame_addr_5"/></StgValue>
</operation>

<operation id="2404" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:60  store i8 %tmp_44, i8* %grey_frame_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:61  %grey_frame_addr_6 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_2

]]></node>
<StgValue><ssdm name="grey_frame_addr_6"/></StgValue>
</operation>

<operation id="2406" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:62  store i8 %yuv_struct_y2_write_assign_2, i8* %grey_frame_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2407" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:87  %yuv_frame_load_4 = load i32* %yuv_frame_addr_5, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_4"/></StgValue>
</operation>

<operation id="2408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:88  %tmp_46 = trunc i32 %yuv_frame_load_4 to i8

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2409" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:89  %yuv_struct_y2_write_assign_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_4"/></StgValue>
</operation>

<operation id="2410" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:107  %yuv_frame_load_5 = load i32* %yuv_frame_addr_6, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_5"/></StgValue>
</operation>

<operation id="2411" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:108  %tmp_47 = trunc i32 %yuv_frame_load_5 to i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2412" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:109  %yuv_struct_y2_write_assign_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_5, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_5"/></StgValue>
</operation>

<operation id="2413" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:123  %i_1_5 = or i17 %i, 12

]]></node>
<StgValue><ssdm name="i_1_5"/></StgValue>
</operation>

<operation id="2414" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:124  %p_lshr_f_6_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_5, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_6_cast"/></StgValue>
</operation>

<operation id="2415" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:125  %tmp_17_6 = zext i16 %p_lshr_f_6_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2416" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:126  %yuv_frame_addr_7 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_6

]]></node>
<StgValue><ssdm name="yuv_frame_addr_7"/></StgValue>
</operation>

<operation id="2417" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:127  %yuv_frame_load_6 = load i32* %yuv_frame_addr_7, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_6"/></StgValue>
</operation>

<operation id="2418" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:143  %i_1_6 = or i17 %i, 14

]]></node>
<StgValue><ssdm name="i_1_6"/></StgValue>
</operation>

<operation id="2419" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:144  %p_lshr_f_7_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_6, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_7_cast"/></StgValue>
</operation>

<operation id="2420" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:145  %tmp_17_7 = zext i16 %p_lshr_f_7_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2421" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:146  %yuv_frame_addr_8 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_7

]]></node>
<StgValue><ssdm name="yuv_frame_addr_8"/></StgValue>
</operation>

<operation id="2422" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:147  %yuv_frame_load_7 = load i32* %yuv_frame_addr_8, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2423" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:70  %tmp_19_3 = zext i17 %i_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="2424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:71  %frame_addr_6 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_3

]]></node>
<StgValue><ssdm name="frame_addr_6"/></StgValue>
</operation>

<operation id="2425" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:72  %tmp_21_3 = or i17 %i, 7

]]></node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="2426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:73  %tmp_22_3 = zext i17 %tmp_21_3 to i64

]]></node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="2427" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:74  %frame_addr_7 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_3

]]></node>
<StgValue><ssdm name="frame_addr_7"/></StgValue>
</operation>

<operation id="2428" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:75  %tmp_23_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_45, i8 %tmp_45)

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="2429" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:76  store i16 %tmp_23_3, i16* %frame_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2430" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:77  %tmp_24_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_3, i8 %yuv_struct_y2_write_assign_3)

]]></node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="2431" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:78  store i16 %tmp_24_3, i16* %frame_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2432" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:79  %grey_frame_addr_16 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_3

]]></node>
<StgValue><ssdm name="grey_frame_addr_16"/></StgValue>
</operation>

<operation id="2433" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:80  store i8 %tmp_45, i8* %grey_frame_addr_16, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2434" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:81  %grey_frame_addr_17 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_3

]]></node>
<StgValue><ssdm name="grey_frame_addr_17"/></StgValue>
</operation>

<operation id="2435" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:82  store i8 %yuv_struct_y2_write_assign_3, i8* %grey_frame_addr_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2436" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:127  %yuv_frame_load_6 = load i32* %yuv_frame_addr_7, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_6"/></StgValue>
</operation>

<operation id="2437" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:128  %tmp_48 = trunc i32 %yuv_frame_load_6 to i8

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2438" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:129  %yuv_struct_y2_write_assign_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_6, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_6"/></StgValue>
</operation>

<operation id="2439" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:147  %yuv_frame_load_7 = load i32* %yuv_frame_addr_8, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_7"/></StgValue>
</operation>

<operation id="2440" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:148  %tmp_49 = trunc i32 %yuv_frame_load_7 to i8

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2441" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:149  %yuv_struct_y2_write_assign_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_7, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_7"/></StgValue>
</operation>

<operation id="2442" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:163  %i_1_7 = or i17 %i, 16

]]></node>
<StgValue><ssdm name="i_1_7"/></StgValue>
</operation>

<operation id="2443" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:164  %p_lshr_f_8_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_7, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_8_cast"/></StgValue>
</operation>

<operation id="2444" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:165  %tmp_17_8 = zext i16 %p_lshr_f_8_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2445" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:166  %yuv_frame_addr_9 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_8

]]></node>
<StgValue><ssdm name="yuv_frame_addr_9"/></StgValue>
</operation>

<operation id="2446" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:167  %yuv_frame_load_8 = load i32* %yuv_frame_addr_9, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_8"/></StgValue>
</operation>

<operation id="2447" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:183  %i_1_8 = or i17 %i, 18

]]></node>
<StgValue><ssdm name="i_1_8"/></StgValue>
</operation>

<operation id="2448" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:184  %p_lshr_f_9_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_8, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_9_cast"/></StgValue>
</operation>

<operation id="2449" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:185  %tmp_17_9 = zext i16 %p_lshr_f_9_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2450" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:186  %yuv_frame_addr_10 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_9

]]></node>
<StgValue><ssdm name="yuv_frame_addr_10"/></StgValue>
</operation>

<operation id="2451" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:187  %yuv_frame_load_9 = load i32* %yuv_frame_addr_10, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2452" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:90  %tmp_19_4 = zext i17 %i_1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="2453" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:91  %frame_addr_8 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_4

]]></node>
<StgValue><ssdm name="frame_addr_8"/></StgValue>
</operation>

<operation id="2454" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:92  %tmp_21_4 = or i17 %i, 9

]]></node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="2455" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:93  %tmp_22_4 = zext i17 %tmp_21_4 to i64

]]></node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="2456" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:94  %frame_addr_9 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_4

]]></node>
<StgValue><ssdm name="frame_addr_9"/></StgValue>
</operation>

<operation id="2457" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:95  %tmp_23_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_46, i8 %tmp_46)

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="2458" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:96  store i16 %tmp_23_4, i16* %frame_addr_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2459" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:97  %tmp_24_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_4, i8 %yuv_struct_y2_write_assign_4)

]]></node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="2460" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:98  store i16 %tmp_24_4, i16* %frame_addr_9, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:99  %grey_frame_addr_18 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_4

]]></node>
<StgValue><ssdm name="grey_frame_addr_18"/></StgValue>
</operation>

<operation id="2462" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:100  store i8 %tmp_46, i8* %grey_frame_addr_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2463" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:101  %grey_frame_addr_19 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_4

]]></node>
<StgValue><ssdm name="grey_frame_addr_19"/></StgValue>
</operation>

<operation id="2464" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:102  store i8 %yuv_struct_y2_write_assign_4, i8* %grey_frame_addr_19, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2465" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:167  %yuv_frame_load_8 = load i32* %yuv_frame_addr_9, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_8"/></StgValue>
</operation>

<operation id="2466" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:168  %tmp_50 = trunc i32 %yuv_frame_load_8 to i8

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2467" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:169  %yuv_struct_y2_write_assign_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_8, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_8"/></StgValue>
</operation>

<operation id="2468" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:187  %yuv_frame_load_9 = load i32* %yuv_frame_addr_10, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_9"/></StgValue>
</operation>

<operation id="2469" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:188  %tmp_51 = trunc i32 %yuv_frame_load_9 to i8

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2470" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:189  %yuv_struct_y2_write_assign_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_9, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_9"/></StgValue>
</operation>

<operation id="2471" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:203  %i_1_9 = or i17 %i, 20

]]></node>
<StgValue><ssdm name="i_1_9"/></StgValue>
</operation>

<operation id="2472" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:204  %p_lshr_f_cast_16 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_9, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast_16"/></StgValue>
</operation>

<operation id="2473" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:205  %tmp_17_s = zext i16 %p_lshr_f_cast_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2474" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:206  %yuv_frame_addr_11 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_s

]]></node>
<StgValue><ssdm name="yuv_frame_addr_11"/></StgValue>
</operation>

<operation id="2475" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:207  %yuv_frame_load_10 = load i32* %yuv_frame_addr_11, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_10"/></StgValue>
</operation>

<operation id="2476" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:223  %i_1_10 = or i17 %i, 22

]]></node>
<StgValue><ssdm name="i_1_10"/></StgValue>
</operation>

<operation id="2477" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:224  %p_lshr_f_10_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_10, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_10_cast"/></StgValue>
</operation>

<operation id="2478" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:225  %tmp_17_10 = zext i16 %p_lshr_f_10_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2479" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:226  %yuv_frame_addr_12 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_10

]]></node>
<StgValue><ssdm name="yuv_frame_addr_12"/></StgValue>
</operation>

<operation id="2480" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:227  %yuv_frame_load_11 = load i32* %yuv_frame_addr_12, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2481" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:110  %tmp_19_5 = zext i17 %i_1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="2482" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:111  %frame_addr_10 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_5

]]></node>
<StgValue><ssdm name="frame_addr_10"/></StgValue>
</operation>

<operation id="2483" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:112  %tmp_21_5 = or i17 %i, 11

]]></node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="2484" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:113  %tmp_22_5 = zext i17 %tmp_21_5 to i64

]]></node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="2485" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:114  %frame_addr_11 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_5

]]></node>
<StgValue><ssdm name="frame_addr_11"/></StgValue>
</operation>

<operation id="2486" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:115  %tmp_23_5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_47, i8 %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="2487" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:116  store i16 %tmp_23_5, i16* %frame_addr_10, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2488" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:117  %tmp_24_5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_5, i8 %yuv_struct_y2_write_assign_5)

]]></node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="2489" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:118  store i16 %tmp_24_5, i16* %frame_addr_11, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2490" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:119  %grey_frame_addr_20 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_5

]]></node>
<StgValue><ssdm name="grey_frame_addr_20"/></StgValue>
</operation>

<operation id="2491" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:120  store i8 %tmp_47, i8* %grey_frame_addr_20, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2492" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:121  %grey_frame_addr_21 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_5

]]></node>
<StgValue><ssdm name="grey_frame_addr_21"/></StgValue>
</operation>

<operation id="2493" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:122  store i8 %yuv_struct_y2_write_assign_5, i8* %grey_frame_addr_21, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:207  %yuv_frame_load_10 = load i32* %yuv_frame_addr_11, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_10"/></StgValue>
</operation>

<operation id="2495" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:208  %tmp_52 = trunc i32 %yuv_frame_load_10 to i8

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2496" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:209  %yuv_struct_y2_write_assign_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_10, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_s"/></StgValue>
</operation>

<operation id="2497" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:227  %yuv_frame_load_11 = load i32* %yuv_frame_addr_12, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_11"/></StgValue>
</operation>

<operation id="2498" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:228  %tmp_53 = trunc i32 %yuv_frame_load_11 to i8

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2499" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:229  %yuv_struct_y2_write_assign_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_11, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_10"/></StgValue>
</operation>

<operation id="2500" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:243  %i_1_11 = or i17 %i, 24

]]></node>
<StgValue><ssdm name="i_1_11"/></StgValue>
</operation>

<operation id="2501" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:244  %p_lshr_f_11_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_11, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_11_cast"/></StgValue>
</operation>

<operation id="2502" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:245  %tmp_17_11 = zext i16 %p_lshr_f_11_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2503" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:246  %yuv_frame_addr_13 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_11

]]></node>
<StgValue><ssdm name="yuv_frame_addr_13"/></StgValue>
</operation>

<operation id="2504" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:247  %yuv_frame_load_12 = load i32* %yuv_frame_addr_13, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_12"/></StgValue>
</operation>

<operation id="2505" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:263  %i_1_12 = or i17 %i, 26

]]></node>
<StgValue><ssdm name="i_1_12"/></StgValue>
</operation>

<operation id="2506" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:264  %p_lshr_f_12_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_12, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_12_cast"/></StgValue>
</operation>

<operation id="2507" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:265  %tmp_17_12 = zext i16 %p_lshr_f_12_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2508" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:266  %yuv_frame_addr_14 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_12

]]></node>
<StgValue><ssdm name="yuv_frame_addr_14"/></StgValue>
</operation>

<operation id="2509" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:267  %yuv_frame_load_13 = load i32* %yuv_frame_addr_14, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_13"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2510" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:130  %tmp_19_6 = zext i17 %i_1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="2511" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:131  %frame_addr_12 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_6

]]></node>
<StgValue><ssdm name="frame_addr_12"/></StgValue>
</operation>

<operation id="2512" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:132  %tmp_21_6 = or i17 %i, 13

]]></node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="2513" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:133  %tmp_22_6 = zext i17 %tmp_21_6 to i64

]]></node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="2514" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:134  %frame_addr_13 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_6

]]></node>
<StgValue><ssdm name="frame_addr_13"/></StgValue>
</operation>

<operation id="2515" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:135  %tmp_23_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_48, i8 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="2516" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:136  store i16 %tmp_23_6, i16* %frame_addr_12, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2517" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:137  %tmp_24_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_6, i8 %yuv_struct_y2_write_assign_6)

]]></node>
<StgValue><ssdm name="tmp_24_6"/></StgValue>
</operation>

<operation id="2518" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:138  store i16 %tmp_24_6, i16* %frame_addr_13, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2519" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:139  %grey_frame_addr_22 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_6

]]></node>
<StgValue><ssdm name="grey_frame_addr_22"/></StgValue>
</operation>

<operation id="2520" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:140  store i8 %tmp_48, i8* %grey_frame_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2521" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:141  %grey_frame_addr_23 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_6

]]></node>
<StgValue><ssdm name="grey_frame_addr_23"/></StgValue>
</operation>

<operation id="2522" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:142  store i8 %yuv_struct_y2_write_assign_6, i8* %grey_frame_addr_23, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:247  %yuv_frame_load_12 = load i32* %yuv_frame_addr_13, align 16

]]></node>
<StgValue><ssdm name="yuv_frame_load_12"/></StgValue>
</operation>

<operation id="2524" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:248  %tmp_54 = trunc i32 %yuv_frame_load_12 to i8

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2525" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:249  %yuv_struct_y2_write_assign_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_12, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_11"/></StgValue>
</operation>

<operation id="2526" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:267  %yuv_frame_load_13 = load i32* %yuv_frame_addr_14, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_13"/></StgValue>
</operation>

<operation id="2527" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:268  %tmp_55 = trunc i32 %yuv_frame_load_13 to i8

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2528" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:269  %yuv_struct_y2_write_assign_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_13, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_12"/></StgValue>
</operation>

<operation id="2529" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:283  %i_1_13 = or i17 %i, 28

]]></node>
<StgValue><ssdm name="i_1_13"/></StgValue>
</operation>

<operation id="2530" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:284  %p_lshr_f_13_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_13, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_13_cast"/></StgValue>
</operation>

<operation id="2531" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:285  %tmp_17_13 = zext i16 %p_lshr_f_13_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2532" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:286  %yuv_frame_addr_15 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_13

]]></node>
<StgValue><ssdm name="yuv_frame_addr_15"/></StgValue>
</operation>

<operation id="2533" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:287  %yuv_frame_load_14 = load i32* %yuv_frame_addr_15, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_14"/></StgValue>
</operation>

<operation id="2534" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:303  %i_1_14 = or i17 %i, 30

]]></node>
<StgValue><ssdm name="i_1_14"/></StgValue>
</operation>

<operation id="2535" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:304  %p_lshr_f_14_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %i_1_14, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_14_cast"/></StgValue>
</operation>

<operation id="2536" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="64" op_0_bw="16">
<![CDATA[
.preheader1.1:305  %tmp_17_14 = zext i16 %p_lshr_f_14_cast to i64

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2537" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:306  %yuv_frame_addr_16 = getelementptr inbounds [38400 x i32]* %yuv_frame, i64 0, i64 %tmp_17_14

]]></node>
<StgValue><ssdm name="yuv_frame_addr_16"/></StgValue>
</operation>

<operation id="2538" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:307  %yuv_frame_load_15 = load i32* %yuv_frame_addr_16, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2539" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:150  %tmp_19_7 = zext i17 %i_1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="2540" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:151  %frame_addr_14 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_7

]]></node>
<StgValue><ssdm name="frame_addr_14"/></StgValue>
</operation>

<operation id="2541" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:152  %tmp_21_7 = or i17 %i, 15

]]></node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="2542" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:153  %tmp_22_7 = zext i17 %tmp_21_7 to i64

]]></node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="2543" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:154  %frame_addr_15 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_7

]]></node>
<StgValue><ssdm name="frame_addr_15"/></StgValue>
</operation>

<operation id="2544" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:155  %tmp_23_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_49, i8 %tmp_49)

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="2545" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:156  store i16 %tmp_23_7, i16* %frame_addr_14, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2546" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:157  %tmp_24_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_7, i8 %yuv_struct_y2_write_assign_7)

]]></node>
<StgValue><ssdm name="tmp_24_7"/></StgValue>
</operation>

<operation id="2547" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:158  store i16 %tmp_24_7, i16* %frame_addr_15, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:159  %grey_frame_addr_7 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_7

]]></node>
<StgValue><ssdm name="grey_frame_addr_7"/></StgValue>
</operation>

<operation id="2549" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:160  store i8 %tmp_49, i8* %grey_frame_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2550" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:161  %grey_frame_addr_24 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_7

]]></node>
<StgValue><ssdm name="grey_frame_addr_24"/></StgValue>
</operation>

<operation id="2551" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:162  store i8 %yuv_struct_y2_write_assign_7, i8* %grey_frame_addr_24, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2552" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:287  %yuv_frame_load_14 = load i32* %yuv_frame_addr_15, align 8

]]></node>
<StgValue><ssdm name="yuv_frame_load_14"/></StgValue>
</operation>

<operation id="2553" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:288  %tmp_56 = trunc i32 %yuv_frame_load_14 to i8

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2554" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:289  %yuv_struct_y2_write_assign_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_14, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_13"/></StgValue>
</operation>

<operation id="2555" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="16">
<![CDATA[
.preheader1.1:307  %yuv_frame_load_15 = load i32* %yuv_frame_addr_16, align 4

]]></node>
<StgValue><ssdm name="yuv_frame_load_15"/></StgValue>
</operation>

<operation id="2556" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="8" op_0_bw="32">
<![CDATA[
.preheader1.1:308  %tmp_57 = trunc i32 %yuv_frame_load_15 to i8

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2557" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.1:309  %yuv_struct_y2_write_assign_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yuv_frame_load_15, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2558" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:170  %tmp_19_8 = zext i17 %i_1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_19_8"/></StgValue>
</operation>

<operation id="2559" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:171  %frame_addr_16 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_8

]]></node>
<StgValue><ssdm name="frame_addr_16"/></StgValue>
</operation>

<operation id="2560" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:172  %tmp_21_8 = or i17 %i, 17

]]></node>
<StgValue><ssdm name="tmp_21_8"/></StgValue>
</operation>

<operation id="2561" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:173  %tmp_22_8 = zext i17 %tmp_21_8 to i64

]]></node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="2562" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:174  %frame_addr_17 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_8

]]></node>
<StgValue><ssdm name="frame_addr_17"/></StgValue>
</operation>

<operation id="2563" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:175  %tmp_23_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_50, i8 %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="2564" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:176  store i16 %tmp_23_8, i16* %frame_addr_16, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2565" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:177  %tmp_24_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_8, i8 %yuv_struct_y2_write_assign_8)

]]></node>
<StgValue><ssdm name="tmp_24_8"/></StgValue>
</operation>

<operation id="2566" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:178  store i16 %tmp_24_8, i16* %frame_addr_17, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2567" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:179  %grey_frame_addr_8 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_8

]]></node>
<StgValue><ssdm name="grey_frame_addr_8"/></StgValue>
</operation>

<operation id="2568" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:180  store i8 %tmp_50, i8* %grey_frame_addr_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2569" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:181  %grey_frame_addr_25 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_8

]]></node>
<StgValue><ssdm name="grey_frame_addr_25"/></StgValue>
</operation>

<operation id="2570" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:182  store i8 %yuv_struct_y2_write_assign_8, i8* %grey_frame_addr_25, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2571" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:190  %tmp_19_9 = zext i17 %i_1_8 to i64

]]></node>
<StgValue><ssdm name="tmp_19_9"/></StgValue>
</operation>

<operation id="2572" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:191  %frame_addr_18 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_9

]]></node>
<StgValue><ssdm name="frame_addr_18"/></StgValue>
</operation>

<operation id="2573" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:192  %tmp_21_9 = or i17 %i, 19

]]></node>
<StgValue><ssdm name="tmp_21_9"/></StgValue>
</operation>

<operation id="2574" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:193  %tmp_22_9 = zext i17 %tmp_21_9 to i64

]]></node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="2575" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:194  %frame_addr_19 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_9

]]></node>
<StgValue><ssdm name="frame_addr_19"/></StgValue>
</operation>

<operation id="2576" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:195  %tmp_23_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_51, i8 %tmp_51)

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="2577" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:196  store i16 %tmp_23_9, i16* %frame_addr_18, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:197  %tmp_24_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_9, i8 %yuv_struct_y2_write_assign_9)

]]></node>
<StgValue><ssdm name="tmp_24_9"/></StgValue>
</operation>

<operation id="2579" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:198  store i16 %tmp_24_9, i16* %frame_addr_19, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:199  %grey_frame_addr_9 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_9

]]></node>
<StgValue><ssdm name="grey_frame_addr_9"/></StgValue>
</operation>

<operation id="2581" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:200  store i8 %tmp_51, i8* %grey_frame_addr_9, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:201  %grey_frame_addr_26 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_9

]]></node>
<StgValue><ssdm name="grey_frame_addr_26"/></StgValue>
</operation>

<operation id="2583" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:202  store i8 %yuv_struct_y2_write_assign_9, i8* %grey_frame_addr_26, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2584" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:210  %tmp_19_s = zext i17 %i_1_9 to i64

]]></node>
<StgValue><ssdm name="tmp_19_s"/></StgValue>
</operation>

<operation id="2585" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:211  %frame_addr_20 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_s

]]></node>
<StgValue><ssdm name="frame_addr_20"/></StgValue>
</operation>

<operation id="2586" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:212  %tmp_21_s = or i17 %i, 21

]]></node>
<StgValue><ssdm name="tmp_21_s"/></StgValue>
</operation>

<operation id="2587" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:213  %tmp_22_s = zext i17 %tmp_21_s to i64

]]></node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="2588" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:214  %frame_addr_21 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_s

]]></node>
<StgValue><ssdm name="frame_addr_21"/></StgValue>
</operation>

<operation id="2589" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:215  %tmp_23_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_52, i8 %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="2590" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:216  store i16 %tmp_23_s, i16* %frame_addr_20, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:217  %tmp_24_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_s, i8 %yuv_struct_y2_write_assign_s)

]]></node>
<StgValue><ssdm name="tmp_24_s"/></StgValue>
</operation>

<operation id="2592" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:218  store i16 %tmp_24_s, i16* %frame_addr_21, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2593" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:219  %grey_frame_addr_10 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_s

]]></node>
<StgValue><ssdm name="grey_frame_addr_10"/></StgValue>
</operation>

<operation id="2594" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:220  store i8 %tmp_52, i8* %grey_frame_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:221  %grey_frame_addr_27 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_s

]]></node>
<StgValue><ssdm name="grey_frame_addr_27"/></StgValue>
</operation>

<operation id="2596" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:222  store i8 %yuv_struct_y2_write_assign_s, i8* %grey_frame_addr_27, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2597" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:230  %tmp_19_10 = zext i17 %i_1_10 to i64

]]></node>
<StgValue><ssdm name="tmp_19_10"/></StgValue>
</operation>

<operation id="2598" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:231  %frame_addr_22 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_10

]]></node>
<StgValue><ssdm name="frame_addr_22"/></StgValue>
</operation>

<operation id="2599" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:232  %tmp_21_10 = or i17 %i, 23

]]></node>
<StgValue><ssdm name="tmp_21_10"/></StgValue>
</operation>

<operation id="2600" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:233  %tmp_22_10 = zext i17 %tmp_21_10 to i64

]]></node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="2601" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:234  %frame_addr_23 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_10

]]></node>
<StgValue><ssdm name="frame_addr_23"/></StgValue>
</operation>

<operation id="2602" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:235  %tmp_23_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_53, i8 %tmp_53)

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="2603" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:236  store i16 %tmp_23_10, i16* %frame_addr_22, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2604" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:237  %tmp_24_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_10, i8 %yuv_struct_y2_write_assign_10)

]]></node>
<StgValue><ssdm name="tmp_24_10"/></StgValue>
</operation>

<operation id="2605" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:238  store i16 %tmp_24_10, i16* %frame_addr_23, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2606" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:239  %grey_frame_addr_11 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_10

]]></node>
<StgValue><ssdm name="grey_frame_addr_11"/></StgValue>
</operation>

<operation id="2607" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:240  store i8 %tmp_53, i8* %grey_frame_addr_11, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2608" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:241  %grey_frame_addr_28 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_10

]]></node>
<StgValue><ssdm name="grey_frame_addr_28"/></StgValue>
</operation>

<operation id="2609" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:242  store i8 %yuv_struct_y2_write_assign_10, i8* %grey_frame_addr_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2610" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:250  %tmp_19_11 = zext i17 %i_1_11 to i64

]]></node>
<StgValue><ssdm name="tmp_19_11"/></StgValue>
</operation>

<operation id="2611" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:251  %frame_addr_24 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_11

]]></node>
<StgValue><ssdm name="frame_addr_24"/></StgValue>
</operation>

<operation id="2612" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:252  %tmp_21_11 = or i17 %i, 25

]]></node>
<StgValue><ssdm name="tmp_21_11"/></StgValue>
</operation>

<operation id="2613" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:253  %tmp_22_11 = zext i17 %tmp_21_11 to i64

]]></node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="2614" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:254  %frame_addr_25 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_11

]]></node>
<StgValue><ssdm name="frame_addr_25"/></StgValue>
</operation>

<operation id="2615" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:255  %tmp_23_11 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_54, i8 %tmp_54)

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="2616" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:256  store i16 %tmp_23_11, i16* %frame_addr_24, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2617" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:257  %tmp_24_11 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_11, i8 %yuv_struct_y2_write_assign_11)

]]></node>
<StgValue><ssdm name="tmp_24_11"/></StgValue>
</operation>

<operation id="2618" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:258  store i16 %tmp_24_11, i16* %frame_addr_25, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:259  %grey_frame_addr_12 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_11

]]></node>
<StgValue><ssdm name="grey_frame_addr_12"/></StgValue>
</operation>

<operation id="2620" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:260  store i8 %tmp_54, i8* %grey_frame_addr_12, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2621" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:261  %grey_frame_addr_29 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_11

]]></node>
<StgValue><ssdm name="grey_frame_addr_29"/></StgValue>
</operation>

<operation id="2622" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:262  store i8 %yuv_struct_y2_write_assign_11, i8* %grey_frame_addr_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2623" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:270  %tmp_19_12 = zext i17 %i_1_12 to i64

]]></node>
<StgValue><ssdm name="tmp_19_12"/></StgValue>
</operation>

<operation id="2624" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:271  %frame_addr_26 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_12

]]></node>
<StgValue><ssdm name="frame_addr_26"/></StgValue>
</operation>

<operation id="2625" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:272  %tmp_21_12 = or i17 %i, 27

]]></node>
<StgValue><ssdm name="tmp_21_12"/></StgValue>
</operation>

<operation id="2626" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:273  %tmp_22_12 = zext i17 %tmp_21_12 to i64

]]></node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="2627" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:274  %frame_addr_27 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_12

]]></node>
<StgValue><ssdm name="frame_addr_27"/></StgValue>
</operation>

<operation id="2628" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:275  %tmp_23_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_55, i8 %tmp_55)

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="2629" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:276  store i16 %tmp_23_12, i16* %frame_addr_26, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:277  %tmp_24_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_12, i8 %yuv_struct_y2_write_assign_12)

]]></node>
<StgValue><ssdm name="tmp_24_12"/></StgValue>
</operation>

<operation id="2631" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:278  store i16 %tmp_24_12, i16* %frame_addr_27, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2632" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:279  %grey_frame_addr_13 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_12

]]></node>
<StgValue><ssdm name="grey_frame_addr_13"/></StgValue>
</operation>

<operation id="2633" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:280  store i8 %tmp_55, i8* %grey_frame_addr_13, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2634" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:281  %grey_frame_addr_30 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_12

]]></node>
<StgValue><ssdm name="grey_frame_addr_30"/></StgValue>
</operation>

<operation id="2635" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:282  store i8 %yuv_struct_y2_write_assign_12, i8* %grey_frame_addr_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2636" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:290  %tmp_19_13 = zext i17 %i_1_13 to i64

]]></node>
<StgValue><ssdm name="tmp_19_13"/></StgValue>
</operation>

<operation id="2637" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:291  %frame_addr_28 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_13

]]></node>
<StgValue><ssdm name="frame_addr_28"/></StgValue>
</operation>

<operation id="2638" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:292  %tmp_21_13 = or i17 %i, 29

]]></node>
<StgValue><ssdm name="tmp_21_13"/></StgValue>
</operation>

<operation id="2639" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:293  %tmp_22_13 = zext i17 %tmp_21_13 to i64

]]></node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="2640" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:294  %frame_addr_29 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_13

]]></node>
<StgValue><ssdm name="frame_addr_29"/></StgValue>
</operation>

<operation id="2641" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:295  %tmp_23_13 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_56, i8 %tmp_56)

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="2642" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:296  store i16 %tmp_23_13, i16* %frame_addr_28, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:297  %tmp_24_13 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_13, i8 %yuv_struct_y2_write_assign_13)

]]></node>
<StgValue><ssdm name="tmp_24_13"/></StgValue>
</operation>

<operation id="2644" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:298  store i16 %tmp_24_13, i16* %frame_addr_29, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2645" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:299  %grey_frame_addr_14 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_13

]]></node>
<StgValue><ssdm name="grey_frame_addr_14"/></StgValue>
</operation>

<operation id="2646" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:300  store i8 %tmp_56, i8* %grey_frame_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2647" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:301  %grey_frame_addr_31 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_13

]]></node>
<StgValue><ssdm name="grey_frame_addr_31"/></StgValue>
</operation>

<operation id="2648" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:302  store i8 %yuv_struct_y2_write_assign_13, i8* %grey_frame_addr_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2649" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:312  %tmp_21_14 = or i17 %i, 31

]]></node>
<StgValue><ssdm name="tmp_21_14"/></StgValue>
</operation>

<operation id="2650" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1.1:323  %i_1_15 = add i17 32, %i

]]></node>
<StgValue><ssdm name="i_1_15"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2651" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.1:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="2652" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1.1:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2653" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader1.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2654" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.1:22  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="2655" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:310  %tmp_19_14 = zext i17 %i_1_14 to i64

]]></node>
<StgValue><ssdm name="tmp_19_14"/></StgValue>
</operation>

<operation id="2656" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:311  %frame_addr_30 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_19_14

]]></node>
<StgValue><ssdm name="frame_addr_30"/></StgValue>
</operation>

<operation id="2657" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="64" op_0_bw="17">
<![CDATA[
.preheader1.1:313  %tmp_22_14 = zext i17 %tmp_21_14 to i64

]]></node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="2658" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:314  %frame_addr_31 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_22_14

]]></node>
<StgValue><ssdm name="frame_addr_31"/></StgValue>
</operation>

<operation id="2659" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:315  %tmp_23_14 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_57, i8 %tmp_57)

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="2660" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:316  store i16 %tmp_23_14, i16* %frame_addr_30, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2661" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.1:317  %tmp_24_14 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yuv_struct_y2_write_assign_14, i8 %yuv_struct_y2_write_assign_14)

]]></node>
<StgValue><ssdm name="tmp_24_14"/></StgValue>
</operation>

<operation id="2662" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
.preheader1.1:318  store i16 %tmp_24_14, i16* %frame_addr_31, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2663" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:319  %grey_frame_addr_15 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_19_14

]]></node>
<StgValue><ssdm name="grey_frame_addr_15"/></StgValue>
</operation>

<operation id="2664" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:320  store i8 %tmp_57, i8* %grey_frame_addr_15, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.1:321  %grey_frame_addr_32 = getelementptr inbounds [76800 x i8]* %grey_frame, i64 0, i64 %tmp_22_14

]]></node>
<StgValue><ssdm name="grey_frame_addr_32"/></StgValue>
</operation>

<operation id="2666" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
.preheader1.1:322  store i8 %yuv_struct_y2_write_assign_14, i8* %grey_frame_addr_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.1:324  br label %.preheader1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2668" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1811, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="2669" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:1  %tmp_58 = sext i32 %frame_out_read to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2670" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.loopexit:2  %gmem_offset_addr = getelementptr i8* %gmem_offset, i64 %tmp_58

]]></node>
<StgValue><ssdm name="gmem_offset_addr"/></StgValue>
</operation>

<operation id="2671" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr, i32 76800)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="2672" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2673" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar8 = phi i17 [ 0, %.loopexit ], [ %indvar_next9, %burst.wr.body ]

]]></node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="2674" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.wr.header:1  %exitcond1 = icmp eq i17 %indvar8, -54272

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="2675" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="2676" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.wr.header:3  %indvar_next9 = add i17 %indvar8, 1

]]></node>
<StgValue><ssdm name="indvar_next9"/></StgValue>
</operation>

<operation id="2677" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond1, label %burst.wr.end, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2678" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="64" op_0_bw="17">
<![CDATA[
burst.wr.body:3  %tmp_42 = zext i17 %indvar8 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2679" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %grey_frame_addr_4 = getelementptr [76800 x i8]* %grey_frame, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="grey_frame_addr_4"/></StgValue>
</operation>

<operation id="2680" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="8" op_0_bw="17">
<![CDATA[
burst.wr.body:5  %grey_frame_load = load i8* %grey_frame_addr_4, align 1

]]></node>
<StgValue><ssdm name="grey_frame_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2681" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="8" op_0_bw="17">
<![CDATA[
burst.wr.body:5  %grey_frame_load = load i8* %grey_frame_addr_4, align 1

]]></node>
<StgValue><ssdm name="grey_frame_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2682" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="2683" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="2685" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr, i8 %grey_frame_load, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2686" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="2687" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2688" st_id="106" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2689" st_id="107" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2690" st_id="108" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2691" st_id="109" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2692" st_id="110" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="2693" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="0" op_0_bw="32">
<![CDATA[
burst.wr.end:1  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
