---
title: logic_synthesis
layout: default
---

# logic_synthesis
Convert RTL to a gate-level netlist optimized for power and performance.



[ðŸ”™ Back to SiliWiki](../index.md)
