--
-- VHDL Architecture lab1_lib.control_write.behavior
--
-- Created:
--          by - iceco.UNKNOWN (DESKTOP-V8M1DDA)
--          at - 23:28:58 2018/04/ 4
--
-- using Mentor Graphics HDL Designer(TM) 2015.1b (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY control_write IS
END ENTITY control_write;

--
ARCHITECTURE behavior OF control_write IS
BEGIN
END ARCHITECTURE behavior;

