@W: MT529 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00\div00.vhdl":20:3:20:4|Found inferred clock div00|clkdiv which controls 23 sequential elements including sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
