$date
	Sun Oct 23 04:39:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641943
b1010 !
1"
#641946
b1010 &
b1010 %
1$
#641947
0"
#641950
b101 &
b101 %
#641954
b10000 &
b10000 %
#641958
b1000 &
b1000 %
#641962
b100 &
b100 %
#641966
b10 &
b10 %
#641970
b1 &
b1 %
1#
#641974
b0 &
0#
b0 %
0$
#1675367
b1001 !
1"
#1675370
b1001 &
b1001 %
1$
#1675371
0"
#1675374
b11100 &
b11100 %
#1675378
b1110 &
b1110 %
#1675382
b111 &
b111 %
#1675386
b10110 &
b10110 %
#1675390
b1011 &
b1011 %
#1675394
b100010 &
b100010 %
#1675398
b10001 &
b10001 %
#1675402
b110100 &
b110100 %
#1675406
b11010 &
b11010 %
#1675410
b1101 &
b1101 %
#1675414
b101000 &
b101000 %
#1675418
b10100 &
b10100 %
#1675422
b1010 &
b1010 %
#1675426
b101 &
b101 %
#1675430
b10000 &
b10000 %
#1675434
b1000 &
b1000 %
#1675438
b100 &
b100 %
#1675442
b10 &
b10 %
#1675446
b1 &
1#
b1 %
#1675450
b0 &
b0 %
0#
0$
#2589740
b11 !
1"
#2589742
b11 &
b11 %
1$
#2589743
0"
#2589746
b1010 &
b1010 %
#2589750
b101 &
b101 %
#2589754
b10000 &
b10000 %
#2589758
b1000 &
b1000 %
#2589762
b100 &
b100 %
#2589766
b10 &
b10 %
#2589770
b1 &
b1 %
1#
#2589774
b0 &
0#
b0 %
0$
#4500012
