# Saanlima Pipistrello Ols

| | | |:-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------:|:--------------------------------------------------------------------------------------------------------------------------------------------------:| | [![\1](../../assets/hardware/general/\2)](./File:Saanlima_Pipistrello-OLS.png.html) | | | Status | supported | | Source code | [pipistrello-ols](http://github.com/OpenTraceLab/?p=OpenTraceCapture.git;a=tree;f=src/hardware/pipistrello-ols) | | Channels | 32 | | Samplerate | 0-100MHz | | Samplerate (state) | — | | Triggers | value, rising/falling edge | | Min/max voltage | 0V — 5V | | Memory | 64MiB | | Compression | yes | | Website | [saanlima.com](http://pipistrello.saanlima.com/index.php?title=Welcome_to_Pipistrello) | **Saanlima Pipistrello OLS** The **Saanlima Pipistrello** is an FPGA development board with many on-board peripherals and pin headers compatible with the [Papilio](http://www.gadgetfactory.net/papilio/) series of boards. It has USB connectivity to a host PC, and, by adding the [Saanlima buffer wing](http://saanlima.com/store/index.php?route=product/product&product_id=55), can be used as a replacement for the [Openbench Logic Sniffer](Openbench_Logic_Sniffer.html "Openbench Logic Sniffer") (OLS). The FPGA firmware for the OLS has been ported for the Pipistrello, and can thus use the full 64MiB memory to store samples. It also has triggers on rising/falling edges as an extra feature. All design source for the Pipistrello, including schematics and Eagle board files, are available under the [CC-BY-SA 4.0](https://creativecommons.org/licenses/by-sa/4.0/) license. See [Saanlima Pipistrello OLS/Info](Saanlima_Pipistrello_OLS/Info.html "Saanlima Pipistrello OLS/Info") for more details (such as **lsusb -v** output) about the device. 
## Contents 
\- [1 Hardware](Saanlima_Pipistrello_OLS.html#Hardware) \- [2 Protocol](Saanlima_Pipistrello_OLS.html#Protocol) \- [3 Photos](Saanlima_Pipistrello_OLS.html#Photos) \- [4 Resources](Saanlima_Pipistrello_OLS.html#Resources) 
## Hardware **Pipistrello 2.0 board** \- [Xilinx Spartan-6 LX45](http://www.xilinx.com/support/documentation/data_sheets/ds160.pdf) FPGA \- [Micron N25Q128A13ESE40G](http://www.micron.com/-/media/documents/products/data%20sheet/nor%20flash/serial%20nor/n25q/n25q_128mb_3v_65nm.pdf) 16MiB Flash \- [Micron MT46H32M16LFBF-5](http://www.micron.com/-/media/documents/products/data%20sheet/dram/mobile%20dram/low-power%20dram/lpddr/60-series/t67m_512mb_mobile_lpddr_sdram.pdf) 64MiB DRAM \- [FTDI FT2232H](http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT2232H.pdf) USB interface **Buffer wing** \- 2 x [NXP 74LVC16245A](http://www.nxp.com/documents/data_sheet/74LVC_LVCH16245A.pdf) 16-bit 5V-tolerant transceivers ## Protocol The protocol used is the same as the [OLS protocol](Openbench_Logic_Sniffer.html#Protocol "Openbench Logic Sniffer"), with the addition of commands for edge triggers. See the source code for details. The Pipistrello needs to be manually flashed with a FPGA bitstream to work with OpenTraceLab. These bitstreams can be downloaded from [the Pipistrello wiki](http://pipistrello.saanlima.com/index.php?title=Pipistrello_as_Logic_Analyzer) and the source code is available (see [bug #1021](https://OpenTraceLab.org/bugzilla/show_bug.cgi?id=1021) about possible automation for for this). **Important**: The Pipistrello OLS driver [only supports using the FIFO mode bitstream](http://forum.gadgetfactory.net/index.php?/topic/1864-fpga-as-usb-pia/&do=findComment&comment=18847) and the FTDI chip has been switched to FIFO mode. If using the UART mode bitstream, use the [Openbench Logic Sniffer](Openbench_Logic_Sniffer.html "Openbench Logic Sniffer") driver **instead** (see [bug #1020](https://OpenTraceLab.org/bugzilla/show_bug.cgi?id=1020) about automated detection for this). ## Photos \- 
[![\1](../../assets/hardware/general/\2)](./File:Saanlima_Pipistrello.jpg.html)
Pipistrello board
\- 
[![\1](../../assets/hardware/general/\2)](./File:Saanlima_Pipistrello_buffer_wing.jpg.html)
Buffer wing
## Resources \- [Saanlima Pipistrello](http://pipistrello.saanlima.com/index.php?title=Welcome_to_Pipistrello) \- [Pipistrello support forum](http://saanlima.com/forum/viewforum.php?f=3&sid=d8f2eaf446327493dd36a7132da1cc52)
Retrieved from "[https://OpenTraceLab.org/w/index.php?title=Saanlima_Pipistrello_OLS&oldid=13752](https://OpenTraceLab.org/w/index.php?title=Saanlima_Pipistrello_OLS&oldid=13752)" 
[Categories](specialcategories-specialcategories.md): \- [Device](./Category:Device.html "Category:Device") \- [Logic analyzer](./Category:Logic_analyzer.html "Category:Logic analyzer") \- [Supported](./Category:Supported.html "Category:Supported") \- [Sump protocol](./Category:Sump_protocol.html "Category:Sump protocol") \- [Open source hardware](./Category:Open_source_hardware.html "Category:Open source hardware")

## See Also
- [Supported Hardware Overview](../supported-hardware.md)
- [OpenTraceCapture Documentation](../../opentracecapture/overview.md)
