
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076fc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007884  08007884  00008884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078f4  080078f4  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080078f4  080078f4  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080078f4  080078f4  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078f4  080078f4  000088f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078f8  080078f8  000088f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080078fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          0000035c  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003c8  200003c8  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015362  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003369  00000000  00000000  0001e3fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  00021768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000db7  00000000  00000000  000228f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ceb0  00000000  00000000  000236af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b0f  00000000  00000000  0004055f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6a1d  00000000  00000000  0005906e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ffa8b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004aac  00000000  00000000  000ffad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0010457c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000006c 	.word	0x2000006c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800786c 	.word	0x0800786c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000070 	.word	0x20000070
 80001c4:	0800786c 	.word	0x0800786c

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f006 f82e 	bl	8006232 <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000089 	.word	0x20000089
 80001e0:	200001cc 	.word	0x200001cc

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 fe28 	bl	8001e48 <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	2000008f 	.word	0x2000008f
 800020c:	20000088 	.word	0x20000088
 8000210:	20000090 	.word	0x20000090

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 fdd8 	bl	8001e48 <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f002 f8fb 	bl	80024a8 <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f002 f8f5 	bl	80024a8 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000089 	.word	0x20000089
 80002d4:	2000008f 	.word	0x2000008f
 80002d8:	2000008c 	.word	0x2000008c
 80002dc:	20000088 	.word	0x20000088
 80002e0:	20000090 	.word	0x20000090
 80002e4:	48000400 	.word	0x48000400

080002e8 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80002f8:	2300      	movs	r3, #0
 80002fa:	73bb      	strb	r3, [r7, #14]
 80002fc:	e009      	b.n	8000312 <checksum_xor+0x2a>
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	4413      	add	r3, r2
 8000304:	781a      	ldrb	r2, [r3, #0]
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	4053      	eors	r3, r2
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	7bbb      	ldrb	r3, [r7, #14]
 800030e:	3301      	adds	r3, #1
 8000310:	73bb      	strb	r3, [r7, #14]
 8000312:	7bba      	ldrb	r2, [r7, #14]
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	429a      	cmp	r2, r3
 8000318:	d3f1      	bcc.n	80002fe <checksum_xor+0x16>
  return c;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <Comm_SendDistance>:

void Comm_SendDistance(float dist_m)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t tx[7];
  tx[0] = START_BYTE;
 8000332:	23ab      	movs	r3, #171	@ 0xab
 8000334:	723b      	strb	r3, [r7, #8]
  tx[1] = MSG_DISTANCE;
 8000336:	23d1      	movs	r3, #209	@ 0xd1
 8000338:	727b      	strb	r3, [r7, #9]

  // skopíruj float do bajtov (IEEE754)
  memcpy(&tx[2], &dist_m, sizeof(float));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f8c7 300a 	str.w	r3, [r7, #10]

  // checksum z bajtov [1..5] (typ + float)
  tx[6] = checksum_xor(&tx[1], 1 + 4);
 8000340:	f107 0308 	add.w	r3, r7, #8
 8000344:	3301      	adds	r3, #1
 8000346:	2105      	movs	r1, #5
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff ffcd 	bl	80002e8 <checksum_xor>
 800034e:	4603      	mov	r3, r0
 8000350:	73bb      	strb	r3, [r7, #14]

  // blokujúco, na testovanie je to najjednoduchšie
  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000352:	f107 0108 	add.w	r1, r7, #8
 8000356:	2332      	movs	r3, #50	@ 0x32
 8000358:	2207      	movs	r2, #7
 800035a:	4803      	ldr	r0, [pc, #12]	@ (8000368 <Comm_SendDistance+0x40>)
 800035c:	f005 fee0 	bl	8006120 <HAL_UART_Transmit>
}
 8000360:	bf00      	nop
 8000362:	3710      	adds	r7, #16
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	200001cc 	.word	0x200001cc

0800036c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a06      	ldr	r2, [pc, #24]	@ (8000394 <HAL_UART_ErrorCallback+0x28>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d105      	bne.n	800038a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800037e:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <HAL_UART_ErrorCallback+0x2c>)
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000384:	f7ff ff20 	bl	80001c8 <StartRx>
 8000388:	e000      	b.n	800038c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800038a:	bf00      	nop
}
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40013800 	.word	0x40013800
 8000398:	2000008f 	.word	0x2000008f

0800039c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 030c 	add.w	r3, r7, #12
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b2a      	ldr	r3, [pc, #168]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	4a26      	ldr	r2, [pc, #152]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003d4:	6153      	str	r3, [r2, #20]
 80003d6:	4b24      	ldr	r3, [pc, #144]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2124      	movs	r1, #36	@ 0x24
 80003e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003ea:	f002 f85d 	bl	80024a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f241 0118 	movw	r1, #4120	@ 0x1018
 80003f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003f8:	f002 f856 	bl	80024a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2108      	movs	r1, #8
 8000400:	481a      	ldr	r0, [pc, #104]	@ (800046c <MX_GPIO_Init+0xd0>)
 8000402:	f002 f851 	bl	80024a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 8000406:	2324      	movs	r3, #36	@ 0x24
 8000408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800040a:	2311      	movs	r3, #17
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	4619      	mov	r1, r3
 800041c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000420:	f001 fed0 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin PA12 */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12;
 8000424:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000428:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042a:	2301      	movs	r3, #1
 800042c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042e:	2300      	movs	r3, #0
 8000430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	2300      	movs	r3, #0
 8000434:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000436:	f107 030c 	add.w	r3, r7, #12
 800043a:	4619      	mov	r1, r3
 800043c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000440:	f001 fec0 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000444:	2308      	movs	r3, #8
 8000446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2300      	movs	r3, #0
 8000452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000454:	f107 030c 	add.w	r3, r7, #12
 8000458:	4619      	mov	r1, r3
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <MX_GPIO_Init+0xd0>)
 800045c:	f001 feb2 	bl	80021c4 <HAL_GPIO_Init>

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40021000 	.word	0x40021000
 800046c:	48000400 	.word	0x48000400

08000470 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000476:	4a1c      	ldr	r2, [pc, #112]	@ (80004e8 <MX_I2C1_Init+0x78>)
 8000478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800047c:	4a1b      	ldr	r2, [pc, #108]	@ (80004ec <MX_I2C1_Init+0x7c>)
 800047e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000480:	4b18      	ldr	r3, [pc, #96]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000486:	4b17      	ldr	r3, [pc, #92]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000488:	2201      	movs	r2, #1
 800048a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800048c:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000492:	4b14      	ldr	r3, [pc, #80]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000494:	2200      	movs	r2, #0
 8000496:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800049e:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004aa:	480e      	ldr	r0, [pc, #56]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004ac:	f002 f814 	bl	80024d8 <HAL_I2C_Init>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004b6:	f000 f8fa 	bl	80006ae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ba:	2100      	movs	r1, #0
 80004bc:	4809      	ldr	r0, [pc, #36]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004be:	f002 fd97 	bl	8002ff0 <HAL_I2CEx_ConfigAnalogFilter>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f8f1 	bl	80006ae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004cc:	2100      	movs	r1, #0
 80004ce:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004d0:	f002 fdd9 	bl	8003086 <HAL_I2CEx_ConfigDigitalFilter>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004da:	f000 f8e8 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000094 	.word	0x20000094
 80004e8:	40005400 	.word	0x40005400
 80004ec:	00201d2b 	.word	0x00201d2b

080004f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b08a      	sub	sp, #40	@ 0x28
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
 8000506:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a17      	ldr	r2, [pc, #92]	@ (800056c <HAL_I2C_MspInit+0x7c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d127      	bne.n	8000562 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	4a16      	ldr	r2, [pc, #88]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800051c:	6153      	str	r3, [r2, #20]
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800052a:	23c0      	movs	r3, #192	@ 0xc0
 800052c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800052e:	2312      	movs	r3, #18
 8000530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	2300      	movs	r3, #0
 8000534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000536:	2303      	movs	r3, #3
 8000538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800053a:	2304      	movs	r3, #4
 800053c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	4619      	mov	r1, r3
 8000544:	480b      	ldr	r0, [pc, #44]	@ (8000574 <HAL_I2C_MspInit+0x84>)
 8000546:	f001 fe3d 	bl	80021c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800054a:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a08      	ldr	r2, [pc, #32]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000550:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000562:	bf00      	nop
 8000564:	3728      	adds	r7, #40	@ 0x28
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40005400 	.word	0x40005400
 8000570:	40021000 	.word	0x40021000
 8000574:	48000400 	.word	0x48000400

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08c      	sub	sp, #48	@ 0x30
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f001 fc09 	bl	8001d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f837 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f7ff ff09 	bl	800039c <MX_GPIO_Init>
  MX_TIM3_Init();
 800058a:	f000 f9e1 	bl	8000950 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800058e:	f000 fb2f 	bl	8000bf0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000592:	f000 f967 	bl	8000864 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000596:	f000 f90b 	bl	80007b0 <MX_TIM1_Init>
  MX_I2C1_Init();
 800059a:	f7ff ff69 	bl	8000470 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800059e:	f7ff fe21 	bl	80001e4 <Comm_Init>
  uint32_t last_tx = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	62fb      	str	r3, [r7, #44]	@ 0x2c


  Motors_Init();
 80005a6:	f001 f95f 	bl	8001868 <Motors_Init>

  Ultrasonic_Init(&htim1);
 80005aa:	4810      	ldr	r0, [pc, #64]	@ (80005ec <main+0x74>)
 80005ac:	f001 fbae 	bl	8001d0c <Ultrasonic_Init>

  IMU_Init();
 80005b0:	f000 fc66 	bl	8000e80 <IMU_Init>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	Motors_Control(g_keys_state);
 80005b4:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <main+0x78>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 fb3e 	bl	8001c3c <Motors_Control>

	uint32_t now = HAL_GetTick();
 80005c0:	f001 fc42 	bl	8001e48 <HAL_GetTick>
 80005c4:	62b8      	str	r0, [r7, #40]	@ 0x28
	if (now - last_tx >= 100) {   // 10 Hz
 80005c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80005c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	2b63      	cmp	r3, #99	@ 0x63
 80005ce:	d9f1      	bls.n	80005b4 <main+0x3c>
	  last_tx = now;
 80005d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  IMU_ReadData(&imu);
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fe6e 	bl	80012b8 <IMU_ReadData>

	  //float d_cm = Ultrasonic_ReadDistanceCM();

	  Comm_SendDistance(imu.temp_c);
 80005dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80005e0:	eeb0 0a67 	vmov.f32	s0, s15
 80005e4:	f7ff fea0 	bl	8000328 <Comm_SendDistance>
  {
 80005e8:	e7e4      	b.n	80005b4 <main+0x3c>
 80005ea:	bf00      	nop
 80005ec:	200000e8 	.word	0x200000e8
 80005f0:	20000088 	.word	0x20000088

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b096      	sub	sp, #88	@ 0x58
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005fe:	2228      	movs	r2, #40	@ 0x28
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f006 ff60 	bl	80074c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	f107 031c 	add.w	r3, r7, #28
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]
 8000626:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000628:	2302      	movs	r3, #2
 800062a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062c:	2301      	movs	r3, #1
 800062e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000630:	2310      	movs	r3, #16
 8000632:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000634:	2302      	movs	r3, #2
 8000636:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000638:	2300      	movs	r3, #0
 800063a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800063c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000640:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fd6a 	bl	8003120 <HAL_RCC_OscConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000652:	f000 f82c 	bl	80006ae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000656:	230f      	movs	r3, #15
 8000658:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2302      	movs	r3, #2
 800065c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800065e:	2380      	movs	r3, #128	@ 0x80
 8000660:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f003 fd62 	bl	800413c <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800067e:	f000 f816 	bl	80006ae <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000682:	f241 0321 	movw	r3, #4129	@ 0x1021
 8000686:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	4618      	mov	r0, r3
 8000698:	f003 ff94 	bl	80045c4 <HAL_RCCEx_PeriphCLKConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006a2:	f000 f804 	bl	80006ae <Error_Handler>
  }
}
 80006a6:	bf00      	nop
 80006a8:	3758      	adds	r7, #88	@ 0x58
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b2:	b672      	cpsid	i
}
 80006b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b6:	bf00      	nop
 80006b8:	e7fd      	b.n	80006b6 <Error_Handler+0x8>
	...

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <HAL_MspInit+0x44>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000700 <HAL_MspInit+0x44>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <HAL_MspInit+0x44>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <HAL_MspInit+0x44>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a08      	ldr	r2, [pc, #32]	@ (8000700 <HAL_MspInit+0x44>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <HAL_MspInit+0x44>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <NMI_Handler+0x4>

0800070c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <MemManage_Handler+0x4>

0800071c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <BusFault_Handler+0x4>

08000724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <UsageFault_Handler+0x4>

0800072c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr

0800073a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800075a:	f001 fb61 	bl	8001e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000768:	4802      	ldr	r0, [pc, #8]	@ (8000774 <TIM1_CC_IRQHandler+0x10>)
 800076a:	f004 fb2e 	bl	8004dca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	200000e8 	.word	0x200000e8

08000778 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <USART1_IRQHandler+0x10>)
 800077e:	f005 fd9d 	bl	80062bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200001cc 	.word	0x200001cc

0800078c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <SystemInit+0x20>)
 8000792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000796:	4a05      	ldr	r2, [pc, #20]	@ (80007ac <SystemInit+0x20>)
 8000798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800079c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007ce:	4b23      	ldr	r3, [pc, #140]	@ (800085c <MX_TIM1_Init+0xac>)
 80007d0:	4a23      	ldr	r2, [pc, #140]	@ (8000860 <MX_TIM1_Init+0xb0>)
 80007d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80007d4:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_TIM1_Init+0xac>)
 80007d6:	2247      	movs	r2, #71	@ 0x47
 80007d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007da:	4b20      	ldr	r3, [pc, #128]	@ (800085c <MX_TIM1_Init+0xac>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007e0:	4b1e      	ldr	r3, [pc, #120]	@ (800085c <MX_TIM1_Init+0xac>)
 80007e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e8:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_TIM1_Init+0xac>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 80007ee:	4b1b      	ldr	r3, [pc, #108]	@ (800085c <MX_TIM1_Init+0xac>)
 80007f0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80007f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f6:	4b19      	ldr	r3, [pc, #100]	@ (800085c <MX_TIM1_Init+0xac>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80007fc:	4817      	ldr	r0, [pc, #92]	@ (800085c <MX_TIM1_Init+0xac>)
 80007fe:	f004 fa8d 	bl	8004d1c <HAL_TIM_IC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000808:	f7ff ff51 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000810:	2300      	movs	r3, #0
 8000812:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	4619      	mov	r1, r3
 800081e:	480f      	ldr	r0, [pc, #60]	@ (800085c <MX_TIM1_Init+0xac>)
 8000820:	f005 fba4 	bl	8005f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800082a:	f7ff ff40 	bl	80006ae <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000832:	2301      	movs	r3, #1
 8000834:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	2200      	movs	r2, #0
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	@ (800085c <MX_TIM1_Init+0xac>)
 8000846:	f004 fbc2 	bl	8004fce <HAL_TIM_IC_ConfigChannel>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000850:	f7ff ff2d 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	3720      	adds	r7, #32
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200000e8 	.word	0x200000e8
 8000860:	40012c00 	.word	0x40012c00

08000864 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08e      	sub	sp, #56	@ 0x38
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800086a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	605a      	str	r2, [r3, #4]
 8000882:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000884:	463b      	mov	r3, r7
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]
 8000892:	615a      	str	r2, [r3, #20]
 8000894:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000896:	4b2d      	ldr	r3, [pc, #180]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000898:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800089c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800089e:	4b2b      	ldr	r3, [pc, #172]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a4:	4b29      	ldr	r3, [pc, #164]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008aa:	4b28      	ldr	r3, [pc, #160]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b8:	4b24      	ldr	r3, [pc, #144]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008be:	4823      	ldr	r0, [pc, #140]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008c0:	f003 ffa4 	bl	800480c <HAL_TIM_Base_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f7ff fef0 	bl	80006ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d8:	4619      	mov	r1, r3
 80008da:	481c      	ldr	r0, [pc, #112]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008dc:	f004 fd4f 	bl	800537e <HAL_TIM_ConfigClockSource>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80008e6:	f7ff fee2 	bl	80006ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008ea:	4818      	ldr	r0, [pc, #96]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ec:	f004 f83a 	bl	8004964 <HAL_TIM_PWM_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80008f6:	f7ff feda 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4810      	ldr	r0, [pc, #64]	@ (800094c <MX_TIM2_Init+0xe8>)
 800090a:	f005 fb2f 	bl	8005f6c <HAL_TIMEx_MasterConfigSynchronization>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000914:	f7ff fecb 	bl	80006ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000918:	2360      	movs	r3, #96	@ 0x60
 800091a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000924:	2300      	movs	r3, #0
 8000926:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000928:	463b      	mov	r3, r7
 800092a:	2200      	movs	r2, #0
 800092c:	4619      	mov	r1, r3
 800092e:	4807      	ldr	r0, [pc, #28]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000930:	f004 fbea 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800093a:	f7ff feb8 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800093e:	4803      	ldr	r0, [pc, #12]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000940:	f000 f8fc 	bl	8000b3c <HAL_TIM_MspPostInit>

}
 8000944:	bf00      	nop
 8000946:	3738      	adds	r7, #56	@ 0x38
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000134 	.word	0x20000134

08000950 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08e      	sub	sp, #56	@ 0x38
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000956:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]
 800097e:	615a      	str	r2, [r3, #20]
 8000980:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000982:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000984:	4a2d      	ldr	r2, [pc, #180]	@ (8000a3c <MX_TIM3_Init+0xec>)
 8000986:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 800098a:	2200      	movs	r2, #0
 800098c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000994:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000996:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800099a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800099c:	4b26      	ldr	r3, [pc, #152]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a2:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009a8:	4823      	ldr	r0, [pc, #140]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009aa:	f003 ff2f 	bl	800480c <HAL_TIM_Base_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009b4:	f7ff fe7b 	bl	80006ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009c2:	4619      	mov	r1, r3
 80009c4:	481c      	ldr	r0, [pc, #112]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009c6:	f004 fcda 	bl	800537e <HAL_TIM_ConfigClockSource>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009d0:	f7ff fe6d 	bl	80006ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009d4:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009d6:	f003 ffc5 	bl	8004964 <HAL_TIM_PWM_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009e0:	f7ff fe65 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e4:	2300      	movs	r3, #0
 80009e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	4811      	ldr	r0, [pc, #68]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009f4:	f005 faba 	bl	8005f6c <HAL_TIMEx_MasterConfigSynchronization>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009fe:	f7ff fe56 	bl	80006ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a02:	2360      	movs	r3, #96	@ 0x60
 8000a04:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a12:	463b      	mov	r3, r7
 8000a14:	2204      	movs	r2, #4
 8000a16:	4619      	mov	r1, r3
 8000a18:	4807      	ldr	r0, [pc, #28]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000a1a:	f004 fb75 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a24:	f7ff fe43 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a28:	4803      	ldr	r0, [pc, #12]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000a2a:	f000 f887 	bl	8000b3c <HAL_TIM_MspPostInit>

}
 8000a2e:	bf00      	nop
 8000a30:	3738      	adds	r7, #56	@ 0x38
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000180 	.word	0x20000180
 8000a3c:	40000400 	.word	0x40000400

08000a40 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	@ 0x28
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 0314 	add.w	r3, r7, #20
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ad0 <HAL_TIM_IC_MspInit+0x90>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d131      	bne.n	8000ac6 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a62:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a6c:	6193      	str	r3, [r2, #24]
 8000a6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a70:	699b      	ldr	r3, [r3, #24]
 8000a72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b16      	ldr	r3, [pc, #88]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	4a15      	ldr	r2, [pc, #84]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	6153      	str	r3, [r2, #20]
 8000a86:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab2:	f001 fb87 	bl	80021c4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	201b      	movs	r0, #27
 8000abc:	f001 facf 	bl	800205e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000ac0:	201b      	movs	r0, #27
 8000ac2:	f001 fae8 	bl	8002096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3728      	adds	r7, #40	@ 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40012c00 	.word	0x40012c00
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ae8:	d10c      	bne.n	8000b04 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aea:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000aec:	69db      	ldr	r3, [r3, #28]
 8000aee:	4a11      	ldr	r2, [pc, #68]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	61d3      	str	r3, [r2, #28]
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000af8:	69db      	ldr	r3, [r3, #28]
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b02:	e010      	b.n	8000b26 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0b      	ldr	r2, [pc, #44]	@ (8000b38 <HAL_TIM_Base_MspInit+0x60>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d10b      	bne.n	8000b26 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	4a08      	ldr	r2, [pc, #32]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	61d3      	str	r3, [r2, #28]
 8000b1a:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b1c:	69db      	ldr	r3, [r3, #28]
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
}
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40000400 	.word	0x40000400

08000b3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08a      	sub	sp, #40	@ 0x28
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b5c:	d11d      	bne.n	8000b9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	4a21      	ldr	r2, [pc, #132]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	6153      	str	r3, [r2, #20]
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b6c:	695b      	ldr	r3, [r3, #20]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000b76:	2301      	movs	r3, #1
 8000b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b86:	2301      	movs	r3, #1
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b94:	f001 fb16 	bl	80021c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b98:	e021      	b.n	8000bde <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a13      	ldr	r2, [pc, #76]	@ (8000bec <HAL_TIM_MspPostInit+0xb0>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d11c      	bne.n	8000bde <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
 8000ba8:	4a0f      	ldr	r2, [pc, #60]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bae:	6153      	str	r3, [r2, #20]
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000bb2:	695b      	ldr	r3, [r3, #20]
 8000bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bda:	f001 faf3 	bl	80021c4 <HAL_GPIO_Init>
}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40000400 	.word	0x40000400

08000bf0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000bf6:	4a15      	ldr	r2, [pc, #84]	@ (8000c4c <MX_USART1_UART_Init+0x5c>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c34:	f005 fa26 	bl	8006084 <HAL_UART_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c3e:	f7ff fd36 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200001cc 	.word	0x200001cc
 8000c4c:	40013800 	.word	0x40013800

08000c50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce0 <HAL_UART_MspInit+0x90>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d131      	bne.n	8000cd6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c7c:	6193      	str	r3, [r2, #24]
 8000c7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	4a15      	ldr	r2, [pc, #84]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c94:	6153      	str	r3, [r2, #20]
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ca2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc2:	f001 fa7f 	bl	80021c4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2100      	movs	r1, #0
 8000cca:	2025      	movs	r0, #37	@ 0x25
 8000ccc:	f001 f9c7 	bl	800205e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cd0:	2025      	movs	r0, #37	@ 0x25
 8000cd2:	f001 f9e0 	bl	8002096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3728      	adds	r7, #40	@ 0x28
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40013800 	.word	0x40013800
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <imu_read_u8>:
/* Selected full-scale ranges (must match init config below) */
static float s_gyro_lsb_per_dps  = 16.4f;    // for ±2000 dps
static float s_accel_lsb_per_g   = 8192.0f;  // for ±4 g

static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af04      	add	r7, sp, #16
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	2332      	movs	r3, #50	@ 0x32
 8000cfa:	9302      	str	r3, [sp, #8]
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2301      	movs	r3, #1
 8000d06:	21d0      	movs	r1, #208	@ 0xd0
 8000d08:	4803      	ldr	r0, [pc, #12]	@ (8000d18 <imu_read_u8+0x30>)
 8000d0a:	f001 fd95 	bl	8002838 <HAL_I2C_Mem_Read>
 8000d0e:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          val,
                          1,
                          I2C_TIMEOUT_MS);
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000094 	.word	0x20000094

08000d1c <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af04      	add	r7, sp, #16
 8000d22:	4603      	mov	r3, r0
 8000d24:	460a      	mov	r2, r1
 8000d26:	71fb      	strb	r3, [r7, #7]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1,
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	2332      	movs	r3, #50	@ 0x32
 8000d32:	9302      	str	r3, [sp, #8]
 8000d34:	2301      	movs	r3, #1
 8000d36:	9301      	str	r3, [sp, #4]
 8000d38:	1dbb      	adds	r3, r7, #6
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	21d0      	movs	r1, #208	@ 0xd0
 8000d40:	4803      	ldr	r0, [pc, #12]	@ (8000d50 <imu_write_u8+0x34>)
 8000d42:	f001 fc65 	bl	8002610 <HAL_I2C_Mem_Write>
 8000d46:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &val,
                           1,
                           I2C_TIMEOUT_MS);
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000094 	.word	0x20000094

08000d54 <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af04      	add	r7, sp, #16
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	4613      	mov	r3, r2
 8000d62:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	2332      	movs	r3, #50	@ 0x32
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	88bb      	ldrh	r3, [r7, #4]
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2301      	movs	r3, #1
 8000d76:	21d0      	movs	r1, #208	@ 0xd0
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <imu_read_bytes+0x34>)
 8000d7a:	f001 fd5d 	bl	8002838 <HAL_I2C_Mem_Read>
 8000d7e:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          buf,
                          len,
                          I2C_TIMEOUT_MS);
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000094 	.word	0x20000094

08000d8c <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  // MPU6500 typicky 0x70, niektoré moduly/varianty môžu vrátiť aj 0x71/0x68
  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b70      	cmp	r3, #112	@ 0x70
 8000d9a:	d005      	beq.n	8000da8 <whoami_ok+0x1c>
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	2b71      	cmp	r3, #113	@ 0x71
 8000da0:	d002      	beq.n	8000da8 <whoami_ok+0x1c>
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b68      	cmp	r3, #104	@ 0x68
 8000da6:	d101      	bne.n	8000dac <whoami_ok+0x20>
 8000da8:	2301      	movs	r3, #1
 8000daa:	e000      	b.n	8000dae <whoami_ok+0x22>
 8000dac:	2300      	movs	r3, #0
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	b2db      	uxtb	r3, r3
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <imu_read_raw_burst>:

/* Read burst raw (internal helper used for calibration too) */
static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz,
                                           int16_t* temp)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
 8000dcc:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, sizeof(b));
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	220e      	movs	r2, #14
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	203b      	movs	r0, #59	@ 0x3b
 8000dd8:	f7ff ffbc 	bl	8000d54 <imu_read_bytes>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000de0:	7ffb      	ldrb	r3, [r7, #31]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <imu_read_raw_burst+0x2a>
 8000de6:	7ffb      	ldrb	r3, [r7, #31]
 8000de8:	e046      	b.n	8000e78 <imu_read_raw_burst+0xb8>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000dea:	7c3b      	ldrb	r3, [r7, #16]
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	b21a      	sxth	r2, r3
 8000df2:	7c7b      	ldrb	r3, [r7, #17]
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	4313      	orrs	r3, r2
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000dfe:	7cbb      	ldrb	r3, [r7, #18]
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	b21a      	sxth	r2, r3
 8000e06:	7cfb      	ldrb	r3, [r7, #19]
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	b21a      	sxth	r2, r3
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000e12:	7d3b      	ldrb	r3, [r7, #20]
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	021b      	lsls	r3, r3, #8
 8000e18:	b21a      	sxth	r2, r3
 8000e1a:	7d7b      	ldrb	r3, [r7, #21]
 8000e1c:	b21b      	sxth	r3, r3
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	b21a      	sxth	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	801a      	strh	r2, [r3, #0]

  *temp = (int16_t)((b[6] << 8) | b[7]); // TEMP_OUT
 8000e26:	7dbb      	ldrb	r3, [r7, #22]
 8000e28:	b21b      	sxth	r3, r3
 8000e2a:	021b      	lsls	r3, r3, #8
 8000e2c:	b21a      	sxth	r2, r3
 8000e2e:	7dfb      	ldrb	r3, [r7, #23]
 8000e30:	b21b      	sxth	r3, r3
 8000e32:	4313      	orrs	r3, r2
 8000e34:	b21a      	sxth	r2, r3
 8000e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e38:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000e3a:	7e3b      	ldrb	r3, [r7, #24]
 8000e3c:	b21b      	sxth	r3, r3
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	b21a      	sxth	r2, r3
 8000e42:	7e7b      	ldrb	r3, [r7, #25]
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	4313      	orrs	r3, r2
 8000e48:	b21a      	sxth	r2, r3
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000e4e:	7ebb      	ldrb	r3, [r7, #26]
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	7efb      	ldrb	r3, [r7, #27]
 8000e58:	b21b      	sxth	r3, r3
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	b21a      	sxth	r2, r3
 8000e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e60:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000e62:	7f3b      	ldrb	r3, [r7, #28]
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	7f7b      	ldrb	r3, [r7, #29]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e74:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3720      	adds	r7, #32
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <IMU_Init>:

void IMU_Init(void)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b097      	sub	sp, #92	@ 0x5c
 8000e84:	af04      	add	r7, sp, #16
  s_inited = false;
 8000e86:	4bb7      	ldr	r3, [pc, #732]	@ (8001164 <IMU_Init+0x2e4>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]

  // Wake up (clear SLEEP)
  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	206b      	movs	r0, #107	@ 0x6b
 8000e90:	f7ff ff44 	bl	8000d1c <imu_write_u8>
  HAL_Delay(10);
 8000e94:	200a      	movs	r0, #10
 8000e96:	f000 ffe3 	bl	8001e60 <HAL_Delay>

  // Verify WHO_AM_I
  uint8_t w = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8000ea0:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	2075      	movs	r0, #117	@ 0x75
 8000ea8:	f7ff ff1e 	bl	8000ce8 <imu_read_u8>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f040 8151 	bne.w	8001156 <IMU_Init+0x2d6>
  if (!whoami_ok(w)) return;
 8000eb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff67 	bl	8000d8c <whoami_ok>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f083 0301 	eor.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f040 8147 	bne.w	800115a <IMU_Init+0x2da>

  // ===== Configure sensor =====
  (void)imu_write_u8(REG_CONFIG, 0x03u);     // gyro DLPF ~44Hz
 8000ecc:	2103      	movs	r1, #3
 8000ece:	201a      	movs	r0, #26
 8000ed0:	f7ff ff24 	bl	8000d1c <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);    // ~200Hz when DLPF enabled
 8000ed4:	2104      	movs	r1, #4
 8000ed6:	2019      	movs	r0, #25
 8000ed8:	f7ff ff20 	bl	8000d1c <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));  // ±2000 dps
 8000edc:	2118      	movs	r1, #24
 8000ede:	201b      	movs	r0, #27
 8000ee0:	f7ff ff1c 	bl	8000d1c <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8000ee4:	4ba0      	ldr	r3, [pc, #640]	@ (8001168 <IMU_Init+0x2e8>)
 8000ee6:	4aa1      	ldr	r2, [pc, #644]	@ (800116c <IMU_Init+0x2ec>)
 8000ee8:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3)); // ±4g
 8000eea:	2108      	movs	r1, #8
 8000eec:	201c      	movs	r0, #28
 8000eee:	f7ff ff15 	bl	8000d1c <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 8000ef2:	4b9f      	ldr	r3, [pc, #636]	@ (8001170 <IMU_Init+0x2f0>)
 8000ef4:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8000ef8:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u); // accel DLPF ~44Hz
 8000efa:	2103      	movs	r1, #3
 8000efc:	201d      	movs	r0, #29
 8000efe:	f7ff ff0d 	bl	8000d1c <imu_write_u8>

  // ===== Gyro bias calibration (keep the board still!) =====
  s_gx_bias = 0.0f;
 8000f02:	4b9c      	ldr	r3, [pc, #624]	@ (8001174 <IMU_Init+0x2f4>)
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
  s_gy_bias = 0.0f;
 8000f0a:	4b9b      	ldr	r3, [pc, #620]	@ (8001178 <IMU_Init+0x2f8>)
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
  s_gz_bias = 0.0f;
 8000f12:	4b9a      	ldr	r3, [pc, #616]	@ (800117c <IMU_Init+0x2fc>)
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]

  const int N = 200;                 // ~200 samples
 8000f1a:	23c8      	movs	r3, #200	@ 0xc8
 8000f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint32_t sample_delay_ms = 5; // ~1s total
 8000f1e:	2305      	movs	r3, #5
 8000f20:	637b      	str	r3, [r7, #52]	@ 0x34
  int good = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < N; i++) {
 8000f26:	2300      	movs	r3, #0
 8000f28:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f2a:	e058      	b.n	8000fde <IMU_Init+0x15e>
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8000f2c:	f107 041a 	add.w	r4, r7, #26
 8000f30:	f107 021c 	add.w	r2, r7, #28
 8000f34:	f107 011e 	add.w	r1, r7, #30
 8000f38:	f107 0020 	add.w	r0, r7, #32
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	9302      	str	r3, [sp, #8]
 8000f42:	f107 0316 	add.w	r3, r7, #22
 8000f46:	9301      	str	r3, [sp, #4]
 8000f48:	f107 0318 	add.w	r3, r7, #24
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	4623      	mov	r3, r4
 8000f50:	f7ff ff36 	bl	8000dc0 <imu_read_raw_burst>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d13b      	bne.n	8000fd2 <IMU_Init+0x152>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 8000f5a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f5e:	ee07 3a90 	vmov	s15, r3
 8000f62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f66:	4b80      	ldr	r3, [pc, #512]	@ (8001168 <IMU_Init+0x2e8>)
 8000f68:	edd3 7a00 	vldr	s15, [r3]
 8000f6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f70:	4b80      	ldr	r3, [pc, #512]	@ (8001174 <IMU_Init+0x2f4>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7a:	4b7e      	ldr	r3, [pc, #504]	@ (8001174 <IMU_Init+0x2f4>)
 8000f7c:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 8000f80:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f8c:	4b76      	ldr	r3, [pc, #472]	@ (8001168 <IMU_Init+0x2e8>)
 8000f8e:	edd3 7a00 	vldr	s15, [r3]
 8000f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f96:	4b78      	ldr	r3, [pc, #480]	@ (8001178 <IMU_Init+0x2f8>)
 8000f98:	edd3 7a00 	vldr	s15, [r3]
 8000f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa0:	4b75      	ldr	r3, [pc, #468]	@ (8001178 <IMU_Init+0x2f8>)
 8000fa2:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 8000fa6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8001168 <IMU_Init+0x2e8>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800117c <IMU_Init+0x2fc>)
 8000fbe:	edd3 7a00 	vldr	s15, [r3]
 8000fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc6:	4b6d      	ldr	r3, [pc, #436]	@ (800117c <IMU_Init+0x2fc>)
 8000fc8:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8000fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fce:	3301      	adds	r3, #1
 8000fd0:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    HAL_Delay(sample_delay_ms);
 8000fd2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000fd4:	f000 ff44 	bl	8001e60 <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8000fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fda:	3301      	adds	r3, #1
 8000fdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8000fde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	dba2      	blt.n	8000f2c <IMU_Init+0xac>
  }

  if (good > 0) {
 8000fe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	dd26      	ble.n	800103a <IMU_Init+0x1ba>
    s_gx_bias /= (float)good;
 8000fec:	4b61      	ldr	r3, [pc, #388]	@ (8001174 <IMU_Init+0x2f4>)
 8000fee:	edd3 6a00 	vldr	s13, [r3]
 8000ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ffc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001000:	4b5c      	ldr	r3, [pc, #368]	@ (8001174 <IMU_Init+0x2f4>)
 8001002:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 8001006:	4b5c      	ldr	r3, [pc, #368]	@ (8001178 <IMU_Init+0x2f8>)
 8001008:	edd3 6a00 	vldr	s13, [r3]
 800100c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800101a:	4b57      	ldr	r3, [pc, #348]	@ (8001178 <IMU_Init+0x2f8>)
 800101c:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 8001020:	4b56      	ldr	r3, [pc, #344]	@ (800117c <IMU_Init+0x2fc>)
 8001022:	edd3 6a00 	vldr	s13, [r3]
 8001026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001028:	ee07 3a90 	vmov	s15, r3
 800102c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001034:	4b51      	ldr	r3, [pc, #324]	@ (800117c <IMU_Init+0x2fc>)
 8001036:	edc3 7a00 	vstr	s15, [r3]
  }

  // ===== Initialize roll/pitch using accelerometer angle (no jump at start) =====
  {
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 800103a:	f107 040c 	add.w	r4, r7, #12
 800103e:	f107 020e 	add.w	r2, r7, #14
 8001042:	f107 0110 	add.w	r1, r7, #16
 8001046:	f107 0012 	add.w	r0, r7, #18
 800104a:	1dbb      	adds	r3, r7, #6
 800104c:	9302      	str	r3, [sp, #8]
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	f107 030a 	add.w	r3, r7, #10
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	4623      	mov	r3, r4
 800105c:	f7ff feb0 	bl	8000dc0 <imu_read_raw_burst>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d166      	bne.n	8001134 <IMU_Init+0x2b4>
      float ax_g = (float)ax / s_accel_lsb_per_g;
 8001066:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800106a:	ee07 3a90 	vmov	s15, r3
 800106e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001072:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <IMU_Init+0x2f0>)
 8001074:	ed93 7a00 	vldr	s14, [r3]
 8001078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      float ay_g = (float)ay / s_accel_lsb_per_g;
 8001080:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800108c:	4b38      	ldr	r3, [pc, #224]	@ (8001170 <IMU_Init+0x2f0>)
 800108e:	ed93 7a00 	vldr	s14, [r3]
 8001092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001096:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      float az_g = (float)az / s_accel_lsb_per_g;
 800109a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800109e:	ee07 3a90 	vmov	s15, r3
 80010a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010a6:	4b32      	ldr	r3, [pc, #200]	@ (8001170 <IMU_Init+0x2f0>)
 80010a8:	ed93 7a00 	vldr	s14, [r3]
 80010ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010b0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

      const float RAD2DEG = 57.2957795f;
 80010b4:	4b32      	ldr	r3, [pc, #200]	@ (8001180 <IMU_Init+0x300>)
 80010b6:	627b      	str	r3, [r7, #36]	@ 0x24
      s_roll_deg  = atan2f(ay_g, az_g) * RAD2DEG;
 80010b8:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80010bc:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80010c0:	f006 fa34 	bl	800752c <atan2f>
 80010c4:	eeb0 7a40 	vmov.f32	s14, s0
 80010c8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <IMU_Init+0x304>)
 80010d2:	edc3 7a00 	vstr	s15, [r3]

      float denom = sqrtf(ay_g*ay_g + az_g*az_g);
 80010d6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010da:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80010de:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010e2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ea:	eeb0 0a67 	vmov.f32	s0, s15
 80010ee:	f006 fa1f 	bl	8007530 <sqrtf>
 80010f2:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
      if (denom < 1e-6f) denom = 1e-6f;
 80010f6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80010fa:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001188 <IMU_Init+0x308>
 80010fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	d501      	bpl.n	800110c <IMU_Init+0x28c>
 8001108:	4b20      	ldr	r3, [pc, #128]	@ (800118c <IMU_Init+0x30c>)
 800110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_pitch_deg = atan2f(-ax_g, denom) * RAD2DEG;
 800110c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001110:	eef1 7a67 	vneg.f32	s15, s15
 8001114:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8001118:	eeb0 0a67 	vmov.f32	s0, s15
 800111c:	f006 fa06 	bl	800752c <atan2f>
 8001120:	eeb0 7a40 	vmov.f32	s14, s0
 8001124:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <IMU_Init+0x310>)
 800112e:	edc3 7a00 	vstr	s15, [r3]
 8001132:	e007      	b.n	8001144 <IMU_Init+0x2c4>
    } else {
      s_roll_deg = 0.0f;
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <IMU_Init+0x304>)
 8001136:	f04f 0200 	mov.w	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
      s_pitch_deg = 0.0f;
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <IMU_Init+0x310>)
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
    }
  }

  s_last_ms = HAL_GetTick();
 8001144:	f000 fe80 	bl	8001e48 <HAL_GetTick>
 8001148:	4603      	mov	r3, r0
 800114a:	4a12      	ldr	r2, [pc, #72]	@ (8001194 <IMU_Init+0x314>)
 800114c:	6013      	str	r3, [r2, #0]
  s_inited = true;
 800114e:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <IMU_Init+0x2e4>)
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	e002      	b.n	800115c <IMU_Init+0x2dc>
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8001156:	bf00      	nop
 8001158:	e000      	b.n	800115c <IMU_Init+0x2dc>
  if (!whoami_ok(w)) return;
 800115a:	bf00      	nop
}
 800115c:	374c      	adds	r7, #76	@ 0x4c
 800115e:	46bd      	mov	sp, r7
 8001160:	bd90      	pop	{r4, r7, pc}
 8001162:	bf00      	nop
 8001164:	20000254 	.word	0x20000254
 8001168:	20000004 	.word	0x20000004
 800116c:	41833333 	.word	0x41833333
 8001170:	20000008 	.word	0x20000008
 8001174:	20000264 	.word	0x20000264
 8001178:	20000268 	.word	0x20000268
 800117c:	2000026c 	.word	0x2000026c
 8001180:	42652ee1 	.word	0x42652ee1
 8001184:	20000258 	.word	0x20000258
 8001188:	358637bd 	.word	0x358637bd
 800118c:	358637bd 	.word	0x358637bd
 8001190:	2000025c 	.word	0x2000025c
 8001194:	20000260 	.word	0x20000260

08001198 <IMU_Update>:

float IMU_Update(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
  if (!s_inited) return 0.0f;
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <IMU_Update+0x60>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	f083 0301 	eor.w	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d002      	beq.n	80011b2 <IMU_Update+0x1a>
 80011ac:	f04f 0300 	mov.w	r3, #0
 80011b0:	e01b      	b.n	80011ea <IMU_Update+0x52>

  uint8_t w = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return 0.0f;
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	4619      	mov	r1, r3
 80011ba:	2075      	movs	r0, #117	@ 0x75
 80011bc:	f7ff fd94 	bl	8000ce8 <imu_read_u8>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d002      	beq.n	80011cc <IMU_Update+0x34>
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	e00e      	b.n	80011ea <IMU_Update+0x52>
  if (!whoami_ok(w)) return 0.0f;
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fddc 	bl	8000d8c <whoami_ok>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f083 0301 	eor.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d002      	beq.n	80011e6 <IMU_Update+0x4e>
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	e001      	b.n	80011ea <IMU_Update+0x52>

  return 1.0f;
 80011e6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 80011ea:	ee07 3a90 	vmov	s15, r3
 80011ee:	eeb0 0a67 	vmov.f32	s0, s15
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000254 	.word	0x20000254

080011fc <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b08b      	sub	sp, #44	@ 0x2c
 8001200:	af04      	add	r7, sp, #16
 8001202:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <IMU_ReadRaw+0x12>
 800120a:	2301      	movs	r3, #1
 800120c:	e04d      	b.n	80012aa <IMU_ReadRaw+0xae>
  if (!s_inited) return HAL_ERROR;
 800120e:	4b29      	ldr	r3, [pc, #164]	@ (80012b4 <IMU_ReadRaw+0xb8>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	f083 0301 	eor.w	r3, r3, #1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <IMU_ReadRaw+0x24>
 800121c:	2301      	movs	r3, #1
 800121e:	e044      	b.n	80012aa <IMU_ReadRaw+0xae>

  if (IMU_Update() < 0.5f) return HAL_ERROR;
 8001220:	f7ff ffba 	bl	8001198 <IMU_Update>
 8001224:	eef0 7a40 	vmov.f32	s15, s0
 8001228:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800122c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	d501      	bpl.n	800123a <IMU_ReadRaw+0x3e>
 8001236:	2301      	movs	r3, #1
 8001238:	e037      	b.n	80012aa <IMU_ReadRaw+0xae>

  int16_t ax, ay, az, gx, gy, gz, temp;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp);
 800123a:	f107 040e 	add.w	r4, r7, #14
 800123e:	f107 0210 	add.w	r2, r7, #16
 8001242:	f107 0112 	add.w	r1, r7, #18
 8001246:	f107 0014 	add.w	r0, r7, #20
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	f107 030a 	add.w	r3, r7, #10
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	f107 030c 	add.w	r3, r7, #12
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	4623      	mov	r3, r4
 800125e:	f7ff fdaf 	bl	8000dc0 <imu_read_raw_burst>
 8001262:	4603      	mov	r3, r0
 8001264:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 8001266:	7dfb      	ldrb	r3, [r7, #23]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <IMU_ReadRaw+0x74>
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	e01c      	b.n	80012aa <IMU_ReadRaw+0xae>

  out->ax = ax; out->ay = ay; out->az = az;
 8001270:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	801a      	strh	r2, [r3, #0]
 8001278:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	805a      	strh	r2, [r3, #2]
 8001280:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 8001288:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	80da      	strh	r2, [r3, #6]
 8001290:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	811a      	strh	r2, [r3, #8]
 8001298:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	815a      	strh	r2, [r3, #10]
  out->temp = temp;
 80012a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	819a      	strh	r2, [r3, #12]

  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	371c      	adds	r7, #28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd90      	pop	{r4, r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000254 	.word	0x20000254

080012b8 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b090      	sub	sp, #64	@ 0x40
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d101      	bne.n	80012ca <IMU_ReadData+0x12>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e132      	b.n	8001530 <IMU_ReadData+0x278>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff ff94 	bl	80011fc <IMU_ReadRaw>
 80012d4:	4603      	mov	r3, r0
 80012d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (st != HAL_OK) return st;
 80012da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <IMU_ReadData+0x30>
 80012e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012e6:	e123      	b.n	8001530 <IMU_ReadData+0x278>

  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 80012e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012f4:	4b90      	ldr	r3, [pc, #576]	@ (8001538 <IMU_ReadData+0x280>)
 80012f6:	ed93 7a00 	vldr	s14, [r3]
 80012fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 8001304:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001308:	ee07 3a90 	vmov	s15, r3
 800130c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001310:	4b89      	ldr	r3, [pc, #548]	@ (8001538 <IMU_ReadData+0x280>)
 8001312:	ed93 7a00 	vldr	s14, [r3]
 8001316:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 8001320:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800132c:	4b82      	ldr	r3, [pc, #520]	@ (8001538 <IMU_ReadData+0x280>)
 800132e:	ed93 7a00 	vldr	s14, [r3]
 8001332:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edc3 7a02 	vstr	s15, [r3, #8]

  // gyro in dps + remove bias
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 800133c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001348:	4b7c      	ldr	r3, [pc, #496]	@ (800153c <IMU_ReadData+0x284>)
 800134a:	edd3 7a00 	vldr	s15, [r3]
 800134e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001352:	4b7b      	ldr	r3, [pc, #492]	@ (8001540 <IMU_ReadData+0x288>)
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 8001362:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800136e:	4b73      	ldr	r3, [pc, #460]	@ (800153c <IMU_ReadData+0x284>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001378:	4b72      	ldr	r3, [pc, #456]	@ (8001544 <IMU_ReadData+0x28c>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 8001388:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001394:	4b69      	ldr	r3, [pc, #420]	@ (800153c <IMU_ReadData+0x284>)
 8001396:	edd3 7a00 	vldr	s15, [r3]
 800139a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800139e:	4b6a      	ldr	r3, [pc, #424]	@ (8001548 <IMU_ReadData+0x290>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	edc3 7a05 	vstr	s15, [r3, #20]

  // temperature (°C)
  out->temp_c = ((float)r.temp) / 333.87f + 21.0f;
 80013ae:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013b2:	ee07 3a90 	vmov	s15, r3
 80013b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ba:	eddf 6a64 	vldr	s13, [pc, #400]	@ 800154c <IMU_ReadData+0x294>
 80013be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c2:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80013c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edc3 7a06 	vstr	s15, [r3, #24]

  // --- dt (seconds) ---
  uint32_t now = HAL_GetTick();
 80013d0:	f000 fd3a 	bl	8001e48 <HAL_GetTick>
 80013d4:	6338      	str	r0, [r7, #48]	@ 0x30
  float dt = (now - s_last_ms) / 1000.0f;
 80013d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001550 <IMU_ReadData+0x298>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013e6:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001554 <IMU_ReadData+0x29c>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
  if (dt <= 0.0f) dt = 0.001f;
 80013f2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	d801      	bhi.n	8001404 <IMU_ReadData+0x14c>
 8001400:	4b55      	ldr	r3, [pc, #340]	@ (8001558 <IMU_ReadData+0x2a0>)
 8001402:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_last_ms = now;
 8001404:	4a52      	ldr	r2, [pc, #328]	@ (8001550 <IMU_ReadData+0x298>)
 8001406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001408:	6013      	str	r3, [r2, #0]

  // --- angles from accelerometer (deg) ---
  const float RAD2DEG = 57.2957795f;
 800140a:	4b54      	ldr	r3, [pc, #336]	@ (800155c <IMU_ReadData+0x2a4>)
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  float roll_acc = atan2f(out->ay_g, out->az_g) * RAD2DEG;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	edd3 7a01 	vldr	s15, [r3, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	ed93 7a02 	vldr	s14, [r3, #8]
 800141a:	eef0 0a47 	vmov.f32	s1, s14
 800141e:	eeb0 0a67 	vmov.f32	s0, s15
 8001422:	f006 f883 	bl	800752c <atan2f>
 8001426:	eeb0 7a40 	vmov.f32	s14, s0
 800142a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800142e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001432:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

  float denom = sqrtf(out->ay_g*out->ay_g + out->az_g*out->az_g);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	ed93 7a01 	vldr	s14, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001442:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	edd3 6a02 	vldr	s13, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001452:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800145a:	eeb0 0a67 	vmov.f32	s0, s15
 800145e:	f006 f867 	bl	8007530 <sqrtf>
 8001462:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
  if (denom < 1e-6f) denom = 1e-6f;
 8001466:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800146a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001560 <IMU_ReadData+0x2a8>
 800146e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001476:	d501      	bpl.n	800147c <IMU_ReadData+0x1c4>
 8001478:	4b3a      	ldr	r3, [pc, #232]	@ (8001564 <IMU_ReadData+0x2ac>)
 800147a:	63bb      	str	r3, [r7, #56]	@ 0x38
  float pitch_acc = atan2f(-out->ax_g, denom) * RAD2DEG;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	edd3 7a00 	vldr	s15, [r3]
 8001482:	eef1 7a67 	vneg.f32	s15, s15
 8001486:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 800148a:	eeb0 0a67 	vmov.f32	s0, s15
 800148e:	f006 f84d 	bl	800752c <atan2f>
 8001492:	eeb0 7a40 	vmov.f32	s14, s0
 8001496:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800149a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  // --- integrate gyro (deg) ---
  float roll_gyro  = s_roll_deg  + out->gx_dps * dt;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80014a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001568 <IMU_ReadData+0x2b0>)
 80014b2:	edd3 7a00 	vldr	s15, [r3]
 80014b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ba:	edc7 7a08 	vstr	s15, [r7, #32]
  float pitch_gyro = s_pitch_deg + out->gy_dps * dt;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	ed93 7a04 	vldr	s14, [r3, #16]
 80014c4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014cc:	4b27      	ldr	r3, [pc, #156]	@ (800156c <IMU_ReadData+0x2b4>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d6:	edc7 7a07 	vstr	s15, [r7, #28]

  // --- complementary filter ---
  s_roll_deg  = COMP_ALPHA * roll_gyro  + (1.0f - COMP_ALPHA) * roll_acc;
 80014da:	edd7 7a08 	vldr	s15, [r7, #32]
 80014de:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001570 <IMU_ReadData+0x2b8>
 80014e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014e6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80014ea:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001574 <IMU_ReadData+0x2bc>
 80014ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <IMU_ReadData+0x2b0>)
 80014f8:	edc3 7a00 	vstr	s15, [r3]
  s_pitch_deg = COMP_ALPHA * pitch_gyro + (1.0f - COMP_ALPHA) * pitch_acc;
 80014fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001500:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001570 <IMU_ReadData+0x2b8>
 8001504:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001508:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800150c:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001574 <IMU_ReadData+0x2bc>
 8001510:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <IMU_ReadData+0x2b4>)
 800151a:	edc3 7a00 	vstr	s15, [r3]

  out->roll_deg  = s_roll_deg;
 800151e:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <IMU_ReadData+0x2b0>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	61da      	str	r2, [r3, #28]
  out->pitch_deg = s_pitch_deg;
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <IMU_ReadData+0x2b4>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	621a      	str	r2, [r3, #32]

  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3740      	adds	r7, #64	@ 0x40
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000008 	.word	0x20000008
 800153c:	20000004 	.word	0x20000004
 8001540:	20000264 	.word	0x20000264
 8001544:	20000268 	.word	0x20000268
 8001548:	2000026c 	.word	0x2000026c
 800154c:	43a6ef5c 	.word	0x43a6ef5c
 8001550:	20000260 	.word	0x20000260
 8001554:	447a0000 	.word	0x447a0000
 8001558:	3a83126f 	.word	0x3a83126f
 800155c:	42652ee1 	.word	0x42652ee1
 8001560:	358637bd 	.word	0x358637bd
 8001564:	358637bd 	.word	0x358637bd
 8001568:	20000258 	.word	0x20000258
 800156c:	2000025c 	.word	0x2000025c
 8001570:	3f7ae148 	.word	0x3f7ae148
 8001574:	3ca3d700 	.word	0x3ca3d700

08001578 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]
 800158c:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 800158e:	1d3a      	adds	r2, r7, #4
 8001590:	f107 0308 	add.w	r3, r7, #8
 8001594:	4611      	mov	r1, r2
 8001596:	4618      	mov	r0, r3
 8001598:	f002 ffe2 	bl	8004560 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800159c:	f002 ff9c 	bl	80044d8 <HAL_RCC_GetPCLK1Freq>
 80015a0:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <tim_apb1_clk_hz+0x36>
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	e000      	b.n	80015b0 <tim_apb1_clk_hz+0x38>
 80015ae:	69fb      	ldr	r3, [r7, #28]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3720      	adds	r7, #32
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 80015c4:	f7ff ffd8 	bl	8001578 <tim_apb1_clk_hz>
 80015c8:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <compute_psc_arr+0x1c>
 80015d0:	2301      	movs	r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	e024      	b.n	8001624 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	fb02 f303 	mul.w	r3, r2, r3
 80015e4:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d015      	beq.n	8001618 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f4:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00f      	beq.n	800161c <compute_psc_arr+0x64>
        a -= 1u;
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	3b01      	subs	r3, #1
 8001600:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001608:	d209      	bcs.n	800161e <compute_psc_arr+0x66>
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	69fa      	ldr	r2, [r7, #28]
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	e011      	b.n	800163c <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8001618:	bf00      	nop
 800161a:	e000      	b.n	800161e <compute_psc_arr+0x66>
        if (a == 0u) continue;
 800161c:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3301      	adds	r3, #1
 8001622:	61fb      	str	r3, [r7, #28]
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800162a:	d3d6      	bcc.n	80015da <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001632:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	3720      	adds	r7, #32
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 800164e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001652:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165a:	d801      	bhi.n	8001660 <pct_to_freq_hz+0x1c>
 800165c:	2300      	movs	r3, #0
 800165e:	e02d      	b.n	80016bc <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8001660:	edd7 7a01 	vldr	s15, [r7, #4]
 8001664:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80016c8 <pct_to_freq_hz+0x84>
 8001668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	db02      	blt.n	8001678 <pct_to_freq_hz+0x34>
 8001672:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8001676:	e021      	b.n	80016bc <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8001678:	edd7 7a01 	vldr	s15, [r7, #4]
 800167c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80016cc <pct_to_freq_hz+0x88>
 8001680:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001684:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80016c8 <pct_to_freq_hz+0x84>
 8001688:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8001690:	edd7 7a03 	vldr	s15, [r7, #12]
 8001694:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	d502      	bpl.n	80016a8 <pct_to_freq_hz+0x64>
 80016a2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80016a6:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 80016a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b8:	ee17 3a90 	vmov	r3, s15
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	42c80000 	.word	0x42c80000
 80016cc:	46c35000 	.word	0x46c35000

080016d0 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
 80016dc:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10b      	bne.n	80016fc <pwm_set_freq_50pct+0x2c>
        if (*running) {
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d069      	beq.n	80017c0 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f003 fa86 	bl	8004c00 <HAL_TIM_PWM_Stop>
            *running = false;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
 80016fa:	e062      	b.n	80017c2 <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 80016fc:	f107 0210 	add.w	r2, r7, #16
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	6838      	ldr	r0, [r7, #0]
 8001708:	f7ff ff56 	bl	80015b8 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d106      	bne.n	8001736 <pwm_set_freq_50pct+0x66>
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	0852      	lsrs	r2, r2, #1
 8001732:	635a      	str	r2, [r3, #52]	@ 0x34
 8001734:	e02d      	b.n	8001792 <pwm_set_freq_50pct+0xc2>
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b04      	cmp	r3, #4
 800173a:	d106      	bne.n	800174a <pwm_set_freq_50pct+0x7a>
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	3301      	adds	r3, #1
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	085b      	lsrs	r3, r3, #1
 8001746:	6393      	str	r3, [r2, #56]	@ 0x38
 8001748:	e023      	b.n	8001792 <pwm_set_freq_50pct+0xc2>
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	2b08      	cmp	r3, #8
 800174e:	d106      	bne.n	800175e <pwm_set_freq_50pct+0x8e>
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	3301      	adds	r3, #1
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	085b      	lsrs	r3, r3, #1
 800175a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800175c:	e019      	b.n	8001792 <pwm_set_freq_50pct+0xc2>
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2b0c      	cmp	r3, #12
 8001762:	d106      	bne.n	8001772 <pwm_set_freq_50pct+0xa2>
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3301      	adds	r3, #1
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	085b      	lsrs	r3, r3, #1
 800176e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001770:	e00f      	b.n	8001792 <pwm_set_freq_50pct+0xc2>
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2b10      	cmp	r3, #16
 8001776:	d106      	bne.n	8001786 <pwm_set_freq_50pct+0xb6>
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	3301      	adds	r3, #1
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	6812      	ldr	r2, [r2, #0]
 8001780:	085b      	lsrs	r3, r3, #1
 8001782:	6593      	str	r3, [r2, #88]	@ 0x58
 8001784:	e005      	b.n	8001792 <pwm_set_freq_50pct+0xc2>
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	3301      	adds	r3, #1
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	085b      	lsrs	r3, r3, #1
 8001790:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2200      	movs	r2, #0
 8001798:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 800179a:	2101      	movs	r1, #1
 800179c:	68f8      	ldr	r0, [r7, #12]
 800179e:	f003 fdc7 	bl	8005330 <HAL_TIM_GenerateEvent>

    if (!*running) {
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	f083 0301 	eor.w	r3, r3, #1
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d008      	beq.n	80017c2 <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	68f8      	ldr	r0, [r7, #12]
 80017b4:	f003 f938 	bl	8004a28 <HAL_TIM_PWM_Start>
        *running = true;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2201      	movs	r2, #1
 80017bc:	701a      	strb	r2, [r3, #0]
 80017be:	e000      	b.n	80017c2 <pwm_set_freq_50pct+0xf2>
        return;
 80017c0:	bf00      	nop
    }
}
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	bf0c      	ite	eq
 80017d8:	2301      	moveq	r3, #1
 80017da:	2300      	movne	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	2108      	movs	r1, #8
 80017e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e6:	f000 fe5f 	bl	80024a8 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b082      	sub	sp, #8
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	bf0c      	ite	eq
 8001802:	2301      	moveq	r3, #1
 8001804:	2300      	movne	r3, #0
 8001806:	b2db      	uxtb	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	2110      	movs	r1, #16
 800180c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001810:	f000 fe4a 	bl	80024a8 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d00c      	beq.n	8001846 <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 800182c:	2200      	movs	r2, #0
 800182e:	2104      	movs	r1, #4
 8001830:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001834:	f000 fe38 	bl	80024a8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2120      	movs	r1, #32
 800183c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001840:	f000 fe32 	bl	80024a8 <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 8001844:	e00b      	b.n	800185e <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 8001846:	2201      	movs	r2, #1
 8001848:	2104      	movs	r1, #4
 800184a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184e:	f000 fe2b 	bl	80024a8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 8001852:	2201      	movs	r2, #1
 8001854:	2120      	movs	r1, #32
 8001856:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800185a:	f000 fe25 	bl	80024a8 <HAL_GPIO_WritePin>
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 800186c:	2100      	movs	r1, #0
 800186e:	481a      	ldr	r0, [pc, #104]	@ (80018d8 <Motors_Init+0x70>)
 8001870:	f003 f9c6 	bl	8004c00 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001874:	2104      	movs	r1, #4
 8001876:	4819      	ldr	r0, [pc, #100]	@ (80018dc <Motors_Init+0x74>)
 8001878:	f003 f9c2 	bl	8004c00 <HAL_TIM_PWM_Stop>
    s_runL = false;
 800187c:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <Motors_Init+0x78>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8001882:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <Motors_Init+0x7c>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <Motors_Init+0x80>)
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <Motors_Init+0x80>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a15      	ldr	r2, [pc, #84]	@ (80018ec <Motors_Init+0x84>)
 8001896:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8001898:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <Motors_Init+0x88>)
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <Motors_Init+0x88>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a13      	ldr	r2, [pc, #76]	@ (80018f4 <Motors_Init+0x8c>)
 80018a6:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 80018a8:	f000 face 	bl	8001e48 <HAL_GetTick>
 80018ac:	4603      	mov	r3, r0
 80018ae:	4a12      	ldr	r2, [pc, #72]	@ (80018f8 <Motors_Init+0x90>)
 80018b0:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <Motors_Init+0x94>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 80018b8:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <Motors_Init+0x98>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 80018be:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <Motors_Init+0x94>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff80 	bl	80017c8 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 80018c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <Motors_Init+0x98>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff90 	bl	80017f2 <motor_set_dir_right>
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000134 	.word	0x20000134
 80018dc:	20000180 	.word	0x20000180
 80018e0:	20000284 	.word	0x20000284
 80018e4:	20000285 	.word	0x20000285
 80018e8:	20000274 	.word	0x20000274
 80018ec:	20000270 	.word	0x20000270
 80018f0:	2000027c 	.word	0x2000027c
 80018f4:	20000278 	.word	0x20000278
 80018f8:	20000280 	.word	0x20000280
 80018fc:	20000286 	.word	0x20000286
 8001900:	20000287 	.word	0x20000287

08001904 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	ed87 0a01 	vstr	s0, [r7, #4]
 800190e:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8001912:	edd7 7a01 	vldr	s15, [r7, #4]
 8001916:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	bf4c      	ite	mi
 8001920:	2301      	movmi	r3, #1
 8001922:	2300      	movpl	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8001928:	edd7 7a00 	vldr	s15, [r7]
 800192c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001934:	bf4c      	ite	mi
 8001936:	2301      	movmi	r3, #1
 8001938:	2300      	movpl	r3, #0
 800193a:	b2db      	uxtb	r3, r3
 800193c:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 800193e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	d504      	bpl.n	8001956 <Motors_Speed_inPercent+0x52>
 800194c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001950:	eef1 7a67 	vneg.f32	s15, s15
 8001954:	e001      	b.n	800195a <Motors_Speed_inPercent+0x56>
 8001956:	edd7 7a01 	vldr	s15, [r7, #4]
 800195a:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 800195e:	edd7 7a00 	vldr	s15, [r7]
 8001962:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	d504      	bpl.n	8001976 <Motors_Speed_inPercent+0x72>
 800196c:	edd7 7a00 	vldr	s15, [r7]
 8001970:	eef1 7a67 	vneg.f32	s15, s15
 8001974:	e001      	b.n	800197a <Motors_Speed_inPercent+0x76>
 8001976:	edd7 7a00 	vldr	s15, [r7]
 800197a:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 800197e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001982:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8001c00 <Motors_Speed_inPercent+0x2fc>
 8001986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	dd01      	ble.n	8001994 <Motors_Speed_inPercent+0x90>
 8001990:	4b9c      	ldr	r3, [pc, #624]	@ (8001c04 <Motors_Speed_inPercent+0x300>)
 8001992:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8001994:	edd7 7a06 	vldr	s15, [r7, #24]
 8001998:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001c00 <Motors_Speed_inPercent+0x2fc>
 800199c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a4:	dd01      	ble.n	80019aa <Motors_Speed_inPercent+0xa6>
 80019a6:	4b97      	ldr	r3, [pc, #604]	@ (8001c04 <Motors_Speed_inPercent+0x300>)
 80019a8:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 80019aa:	4b97      	ldr	r3, [pc, #604]	@ (8001c08 <Motors_Speed_inPercent+0x304>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	7dfa      	ldrb	r2, [r7, #23]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	bf14      	ite	ne
 80019b4:	2301      	movne	r3, #1
 80019b6:	2300      	moveq	r3, #0
 80019b8:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 80019ba:	4b94      	ldr	r3, [pc, #592]	@ (8001c0c <Motors_Speed_inPercent+0x308>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	7dba      	ldrb	r2, [r7, #22]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	bf14      	ite	ne
 80019c4:	2301      	movne	r3, #1
 80019c6:	2300      	moveq	r3, #0
 80019c8:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 80019ca:	7d7b      	ldrb	r3, [r7, #21]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d00a      	beq.n	80019e6 <Motors_Speed_inPercent+0xe2>
 80019d0:	4b8f      	ldr	r3, [pc, #572]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 80019d2:	edd3 7a00 	vldr	s15, [r3]
 80019d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	dd02      	ble.n	80019e6 <Motors_Speed_inPercent+0xe2>
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 80019e6:	7d3b      	ldrb	r3, [r7, #20]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d00a      	beq.n	8001a02 <Motors_Speed_inPercent+0xfe>
 80019ec:	4b89      	ldr	r3, [pc, #548]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	dd02      	ble.n	8001a02 <Motors_Speed_inPercent+0xfe>
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8001a02:	4a85      	ldr	r2, [pc, #532]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001a08:	4a84      	ldr	r2, [pc, #528]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 8001a0e:	f000 fa1b 	bl	8001e48 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001a14:	4b82      	ldr	r3, [pc, #520]	@ (8001c20 <Motors_Speed_inPercent+0x31c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	1ad2      	subs	r2, r2, r3
 8001a1c:	4b81      	ldr	r3, [pc, #516]	@ (8001c24 <Motors_Speed_inPercent+0x320>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	f0c0 80e9 	bcc.w	8001bf8 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 8001a26:	4a7e      	ldr	r2, [pc, #504]	@ (8001c20 <Motors_Speed_inPercent+0x31c>)
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 8001a2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c28 <Motors_Speed_inPercent+0x324>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 8001a32:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3e:	d808      	bhi.n	8001a52 <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 8001a40:	4b75      	ldr	r3, [pc, #468]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a72      	ldr	r2, [pc, #456]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a46:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8001a48:	4b74      	ldr	r3, [pc, #464]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a71      	ldr	r2, [pc, #452]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	e091      	b.n	8001b76 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 8001a52:	4b6f      	ldr	r3, [pc, #444]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a54:	ed93 7a00 	vldr	s14, [r3]
 8001a58:	4b6f      	ldr	r3, [pc, #444]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001a5a:	edd3 7a00 	vldr	s15, [r3]
 8001a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	d519      	bpl.n	8001a9c <Motors_Speed_inPercent+0x198>
 8001a68:	4b69      	ldr	r3, [pc, #420]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a6a:	ed93 7a00 	vldr	s14, [r3]
 8001a6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a76:	4b66      	ldr	r3, [pc, #408]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a78:	edc3 7a00 	vstr	s15, [r3]
 8001a7c:	4b64      	ldr	r3, [pc, #400]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a7e:	ed93 7a00 	vldr	s14, [r3]
 8001a82:	4b65      	ldr	r3, [pc, #404]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a90:	dd28      	ble.n	8001ae4 <Motors_Speed_inPercent+0x1e0>
 8001a92:	4b61      	ldr	r3, [pc, #388]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a5e      	ldr	r2, [pc, #376]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	e023      	b.n	8001ae4 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8001a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001a9e:	ed93 7a00 	vldr	s14, [r3]
 8001aa2:	4b5d      	ldr	r3, [pc, #372]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab0:	dd18      	ble.n	8001ae4 <Motors_Speed_inPercent+0x1e0>
 8001ab2:	4b57      	ldr	r3, [pc, #348]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001ab4:	ed93 7a00 	vldr	s14, [r3]
 8001ab8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac0:	4b53      	ldr	r3, [pc, #332]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001ac2:	edc3 7a00 	vstr	s15, [r3]
 8001ac6:	4b52      	ldr	r3, [pc, #328]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001ac8:	ed93 7a00 	vldr	s14, [r3]
 8001acc:	4b52      	ldr	r3, [pc, #328]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001ace:	edd3 7a00 	vldr	s15, [r3]
 8001ad2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ada:	d503      	bpl.n	8001ae4 <Motors_Speed_inPercent+0x1e0>
 8001adc:	4b4e      	ldr	r3, [pc, #312]	@ (8001c18 <Motors_Speed_inPercent+0x314>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001ae2:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001ae6:	ed93 7a00 	vldr	s14, [r3]
 8001aea:	4b4c      	ldr	r3, [pc, #304]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001aec:	edd3 7a00 	vldr	s15, [r3]
 8001af0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af8:	d519      	bpl.n	8001b2e <Motors_Speed_inPercent+0x22a>
 8001afa:	4b46      	ldr	r3, [pc, #280]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001afc:	ed93 7a00 	vldr	s14, [r3]
 8001b00:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b08:	4b42      	ldr	r3, [pc, #264]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b0a:	edc3 7a00 	vstr	s15, [r3]
 8001b0e:	4b41      	ldr	r3, [pc, #260]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b10:	ed93 7a00 	vldr	s14, [r3]
 8001b14:	4b41      	ldr	r3, [pc, #260]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001b16:	edd3 7a00 	vldr	s15, [r3]
 8001b1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b22:	dd28      	ble.n	8001b76 <Motors_Speed_inPercent+0x272>
 8001b24:	4b3d      	ldr	r3, [pc, #244]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a3a      	ldr	r2, [pc, #232]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	e023      	b.n	8001b76 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8001b2e:	4b39      	ldr	r3, [pc, #228]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b30:	ed93 7a00 	vldr	s14, [r3]
 8001b34:	4b39      	ldr	r3, [pc, #228]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001b36:	edd3 7a00 	vldr	s15, [r3]
 8001b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	dd18      	ble.n	8001b76 <Motors_Speed_inPercent+0x272>
 8001b44:	4b33      	ldr	r3, [pc, #204]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b46:	ed93 7a00 	vldr	s14, [r3]
 8001b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b52:	4b30      	ldr	r3, [pc, #192]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b54:	edc3 7a00 	vstr	s15, [r3]
 8001b58:	4b2e      	ldr	r3, [pc, #184]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b5a:	ed93 7a00 	vldr	s14, [r3]
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001b60:	edd3 7a00 	vldr	s15, [r3]
 8001b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	d503      	bpl.n	8001b76 <Motors_Speed_inPercent+0x272>
 8001b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c1c <Motors_Speed_inPercent+0x318>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a28      	ldr	r2, [pc, #160]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001b74:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8001b76:	7d7b      	ldrb	r3, [r7, #21]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00f      	beq.n	8001b9c <Motors_Speed_inPercent+0x298>
 8001b7c:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8a:	d107      	bne.n	8001b9c <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 8001b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001c08 <Motors_Speed_inPercent+0x304>)
 8001b8e:	7dfb      	ldrb	r3, [r7, #23]
 8001b90:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001b92:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <Motors_Speed_inPercent+0x304>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fe16 	bl	80017c8 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 8001b9c:	7d3b      	ldrb	r3, [r7, #20]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00f      	beq.n	8001bc2 <Motors_Speed_inPercent+0x2be>
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001ba4:	edd3 7a00 	vldr	s15, [r3]
 8001ba8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	d107      	bne.n	8001bc2 <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8001bb2:	4a16      	ldr	r2, [pc, #88]	@ (8001c0c <Motors_Speed_inPercent+0x308>)
 8001bb4:	7dbb      	ldrb	r3, [r7, #22]
 8001bb6:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001bb8:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <Motors_Speed_inPercent+0x308>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fe18 	bl	80017f2 <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <Motors_Speed_inPercent+0x30c>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bcc:	f7ff fd3a 	bl	8001644 <pct_to_freq_hz>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4a16      	ldr	r2, [pc, #88]	@ (8001c2c <Motors_Speed_inPercent+0x328>)
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4816      	ldr	r0, [pc, #88]	@ (8001c30 <Motors_Speed_inPercent+0x32c>)
 8001bd8:	f7ff fd7a 	bl	80016d0 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <Motors_Speed_inPercent+0x310>)
 8001bde:	edd3 7a00 	vldr	s15, [r3]
 8001be2:	eeb0 0a67 	vmov.f32	s0, s15
 8001be6:	f7ff fd2d 	bl	8001644 <pct_to_freq_hz>
 8001bea:	4603      	mov	r3, r0
 8001bec:	4a11      	ldr	r2, [pc, #68]	@ (8001c34 <Motors_Speed_inPercent+0x330>)
 8001bee:	2104      	movs	r1, #4
 8001bf0:	4811      	ldr	r0, [pc, #68]	@ (8001c38 <Motors_Speed_inPercent+0x334>)
 8001bf2:	f7ff fd6d 	bl	80016d0 <pwm_set_freq_50pct>
 8001bf6:	e000      	b.n	8001bfa <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001bf8:	bf00      	nop
}
 8001bfa:	3720      	adds	r7, #32
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	42c80000 	.word	0x42c80000
 8001c04:	42c80000 	.word	0x42c80000
 8001c08:	20000286 	.word	0x20000286
 8001c0c:	20000287 	.word	0x20000287
 8001c10:	20000270 	.word	0x20000270
 8001c14:	20000274 	.word	0x20000274
 8001c18:	20000278 	.word	0x20000278
 8001c1c:	2000027c 	.word	0x2000027c
 8001c20:	20000280 	.word	0x20000280
 8001c24:	2000000c 	.word	0x2000000c
 8001c28:	20000010 	.word	0x20000010
 8001c2c:	20000284 	.word	0x20000284
 8001c30:	20000134 	.word	0x20000134
 8001c34:	20000285 	.word	0x20000285
 8001c38:	20000180 	.word	0x20000180

08001c3c <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 8001c46:	f04f 0300 	mov.w	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 8001c4c:	f04f 0300 	mov.w	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 8001c52:	4b2c      	ldr	r3, [pc, #176]	@ (8001d04 <Motors_Control+0xc8>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f003 0310 	and.w	r3, r3, #16
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d00f      	beq.n	8001c80 <Motors_Control+0x44>
		left  = 0.0f;
 8001c60:	f04f 0300 	mov.w	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 8001c66:	f04f 0300 	mov.w	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 8001c6c:	edd7 0a02 	vldr	s1, [r7, #8]
 8001c70:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c74:	f7ff fe46 	bl	8001904 <Motors_Speed_inPercent>
		Motors_Brake(true);
 8001c78:	2001      	movs	r0, #1
 8001c7a:	f7ff fdcf 	bl	800181c <Motors_Brake>
 8001c7e:	e037      	b.n	8001cf0 <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 8001c80:	2000      	movs	r0, #0
 8001c82:	f7ff fdcb 	bl	800181c <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 8001c86:	4b1f      	ldr	r3, [pc, #124]	@ (8001d04 <Motors_Control+0xc8>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <Motors_Control+0x64>
			left  = -1.0f;
 8001c94:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <Motors_Control+0xcc>)
 8001c96:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 8001c98:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	e027      	b.n	8001cf0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 8001ca0:	4b18      	ldr	r3, [pc, #96]	@ (8001d04 <Motors_Control+0xc8>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d005      	beq.n	8001cba <Motors_Control+0x7e>
			left  = 1.0f;
 8001cae:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001cb2:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 8001cb4:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <Motors_Control+0xcc>)
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	e01a      	b.n	8001cf0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 8001cba:	4b12      	ldr	r3, [pc, #72]	@ (8001d04 <Motors_Control+0xc8>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <Motors_Control+0x9a>
			left  = 0.5f;
 8001cc8:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001ccc:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 8001cce:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	e00c      	b.n	8001cf0 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <Motors_Control+0xc8>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <Motors_Control+0xb4>
			left  = -0.5f;
 8001ce4:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001ce8:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 8001cea:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001cee:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 8001cf0:	edd7 0a02 	vldr	s1, [r7, #8]
 8001cf4:	ed97 0a03 	vldr	s0, [r7, #12]
 8001cf8:	f7ff fe04 	bl	8001904 <Motors_Speed_inPercent>
}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000088 	.word	0x20000088
 8001d08:	bf800000 	.word	0xbf800000

08001d0c <Ultrasonic_Init>:
    }
    return 0;
}

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 8001d14:	4a09      	ldr	r2, [pc, #36]	@ (8001d3c <Ultrasonic_Init+0x30>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <Ultrasonic_Init+0x30>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f002 fdcc 	bl	80048bc <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d2e:	f000 fbbb 	bl	80024a8 <HAL_GPIO_WritePin>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000288 	.word	0x20000288

08001d40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d78 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d44:	f7fe fd22 	bl	800078c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d48:	480c      	ldr	r0, [pc, #48]	@ (8001d7c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d4a:	490d      	ldr	r1, [pc, #52]	@ (8001d80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <LoopForever+0xe>)
  movs r3, #0
 8001d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d50:	e002      	b.n	8001d58 <LoopCopyDataInit>

08001d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d56:	3304      	adds	r3, #4

08001d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d5c:	d3f9      	bcc.n	8001d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d60:	4c0a      	ldr	r4, [pc, #40]	@ (8001d8c <LoopForever+0x16>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d64:	e001      	b.n	8001d6a <LoopFillZerobss>

08001d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d68:	3204      	adds	r2, #4

08001d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d6c:	d3fb      	bcc.n	8001d66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d6e:	f005 fbb9 	bl	80074e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d72:	f7fe fc01 	bl	8000578 <main>

08001d76 <LoopForever>:

LoopForever:
    b LoopForever
 8001d76:	e7fe      	b.n	8001d76 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d78:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d80:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d84:	080078fc 	.word	0x080078fc
  ldr r2, =_sbss
 8001d88:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d8c:	200003c8 	.word	0x200003c8

08001d90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d90:	e7fe      	b.n	8001d90 <ADC1_2_IRQHandler>
	...

08001d94 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <HAL_Init+0x28>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a07      	ldr	r2, [pc, #28]	@ (8001dbc <HAL_Init+0x28>)
 8001d9e:	f043 0310 	orr.w	r3, r3, #16
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da4:	2003      	movs	r0, #3
 8001da6:	f000 f94f 	bl	8002048 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001daa:	200f      	movs	r0, #15
 8001dac:	f000 f808 	bl	8001dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db0:	f7fe fc84 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40022000 	.word	0x40022000

08001dc0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <HAL_InitTick+0x54>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_InitTick+0x58>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 f967 	bl	80020b2 <HAL_SYSTICK_Config>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00e      	b.n	8001e0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b0f      	cmp	r3, #15
 8001df2:	d80a      	bhi.n	8001e0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df4:	2200      	movs	r2, #0
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f000 f92f 	bl	800205e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <HAL_InitTick+0x5c>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e000      	b.n	8001e0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000000 	.word	0x20000000
 8001e18:	20000018 	.word	0x20000018
 8001e1c:	20000014 	.word	0x20000014

08001e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_IncTick+0x20>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_IncTick+0x24>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4413      	add	r3, r2
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <HAL_IncTick+0x24>)
 8001e32:	6013      	str	r3, [r2, #0]
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000018 	.word	0x20000018
 8001e44:	2000028c 	.word	0x2000028c

08001e48 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <HAL_GetTick+0x14>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	2000028c 	.word	0x2000028c

08001e60 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e68:	f7ff ffee 	bl	8001e48 <HAL_GetTick>
 8001e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e78:	d005      	beq.n	8001e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <HAL_Delay+0x44>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4413      	add	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e86:	bf00      	nop
 8001e88:	f7ff ffde 	bl	8001e48 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d8f7      	bhi.n	8001e88 <HAL_Delay+0x28>
  {
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000018 	.word	0x20000018

08001ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <__NVIC_SetPriorityGrouping+0x44>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ebe:	68ba      	ldr	r2, [r7, #8]
 8001ec0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eda:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <__NVIC_SetPriorityGrouping+0x44>)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	60d3      	str	r3, [r2, #12]
}
 8001ee0:	bf00      	nop
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef4:	4b04      	ldr	r3, [pc, #16]	@ (8001f08 <__NVIC_GetPriorityGrouping+0x18>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	0a1b      	lsrs	r3, r3, #8
 8001efa:	f003 0307 	and.w	r3, r3, #7
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	db0b      	blt.n	8001f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	f003 021f 	and.w	r2, r3, #31
 8001f24:	4907      	ldr	r1, [pc, #28]	@ (8001f44 <__NVIC_EnableIRQ+0x38>)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	e000e100 	.word	0xe000e100

08001f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	6039      	str	r1, [r7, #0]
 8001f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	db0a      	blt.n	8001f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	490c      	ldr	r1, [pc, #48]	@ (8001f94 <__NVIC_SetPriority+0x4c>)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	0112      	lsls	r2, r2, #4
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f70:	e00a      	b.n	8001f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	4908      	ldr	r1, [pc, #32]	@ (8001f98 <__NVIC_SetPriority+0x50>)
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	3b04      	subs	r3, #4
 8001f80:	0112      	lsls	r2, r2, #4
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	440b      	add	r3, r1
 8001f86:	761a      	strb	r2, [r3, #24]
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000e100 	.word	0xe000e100
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b089      	sub	sp, #36	@ 0x24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f1c3 0307 	rsb	r3, r3, #7
 8001fb6:	2b04      	cmp	r3, #4
 8001fb8:	bf28      	it	cs
 8001fba:	2304      	movcs	r3, #4
 8001fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	2b06      	cmp	r3, #6
 8001fc4:	d902      	bls.n	8001fcc <NVIC_EncodePriority+0x30>
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	3b03      	subs	r3, #3
 8001fca:	e000      	b.n	8001fce <NVIC_EncodePriority+0x32>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43da      	mvns	r2, r3
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	401a      	ands	r2, r3
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	fa01 f303 	lsl.w	r3, r1, r3
 8001fee:	43d9      	mvns	r1, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff4:	4313      	orrs	r3, r2
         );
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002014:	d301      	bcc.n	800201a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002016:	2301      	movs	r3, #1
 8002018:	e00f      	b.n	800203a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201a:	4a0a      	ldr	r2, [pc, #40]	@ (8002044 <SysTick_Config+0x40>)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3b01      	subs	r3, #1
 8002020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002022:	210f      	movs	r1, #15
 8002024:	f04f 30ff 	mov.w	r0, #4294967295
 8002028:	f7ff ff8e 	bl	8001f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800202c:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <SysTick_Config+0x40>)
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002032:	4b04      	ldr	r3, [pc, #16]	@ (8002044 <SysTick_Config+0x40>)
 8002034:	2207      	movs	r2, #7
 8002036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	e000e010 	.word	0xe000e010

08002048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f7ff ff29 	bl	8001ea8 <__NVIC_SetPriorityGrouping>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b086      	sub	sp, #24
 8002062:	af00      	add	r7, sp, #0
 8002064:	4603      	mov	r3, r0
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002070:	f7ff ff3e 	bl	8001ef0 <__NVIC_GetPriorityGrouping>
 8002074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	68b9      	ldr	r1, [r7, #8]
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f7ff ff8e 	bl	8001f9c <NVIC_EncodePriority>
 8002080:	4602      	mov	r2, r0
 8002082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002086:	4611      	mov	r1, r2
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff5d 	bl	8001f48 <__NVIC_SetPriority>
}
 800208e:	bf00      	nop
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff31 	bl	8001f0c <__NVIC_EnableIRQ>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ffa2 	bl	8002004 <SysTick_Config>
 80020c0:	4603      	mov	r3, r0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e02e      	b.n	800213a <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d008      	beq.n	80020f8 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e020      	b.n	800213a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 020e 	bic.w	r2, r2, #14
 8002106:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002120:	2101      	movs	r1, #1
 8002122:	fa01 f202 	lsl.w	r2, r1, r2
 8002126:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002158:	2b02      	cmp	r3, #2
 800215a:	d005      	beq.n	8002168 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2204      	movs	r2, #4
 8002160:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	73fb      	strb	r3, [r7, #15]
 8002166:	e027      	b.n	80021b8 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 020e 	bic.w	r2, r2, #14
 8002176:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0201 	bic.w	r2, r2, #1
 8002186:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002190:	2101      	movs	r1, #1
 8002192:	fa01 f202 	lsl.w	r2, r1, r2
 8002196:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	4798      	blx	r3
    }
  }
  return status;
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
	...

080021c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b087      	sub	sp, #28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021d2:	e14e      	b.n	8002472 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	2101      	movs	r1, #1
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	fa01 f303 	lsl.w	r3, r1, r3
 80021e0:	4013      	ands	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 8140 	beq.w	800246c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d005      	beq.n	8002204 <HAL_GPIO_Init+0x40>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d130      	bne.n	8002266 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	2203      	movs	r2, #3
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4013      	ands	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	68da      	ldr	r2, [r3, #12]
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800223a:	2201      	movs	r2, #1
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4013      	ands	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	091b      	lsrs	r3, r3, #4
 8002250:	f003 0201 	and.w	r2, r3, #1
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	2b03      	cmp	r3, #3
 8002270:	d017      	beq.n	80022a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	2203      	movs	r2, #3
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4013      	ands	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d123      	bne.n	80022f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	08da      	lsrs	r2, r3, #3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3208      	adds	r2, #8
 80022b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	220f      	movs	r2, #15
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	691a      	ldr	r2, [r3, #16]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	08da      	lsrs	r2, r3, #3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3208      	adds	r2, #8
 80022f0:	6939      	ldr	r1, [r7, #16]
 80022f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4013      	ands	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 0203 	and.w	r2, r3, #3
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 809a 	beq.w	800246c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002338:	4b55      	ldr	r3, [pc, #340]	@ (8002490 <HAL_GPIO_Init+0x2cc>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4a54      	ldr	r2, [pc, #336]	@ (8002490 <HAL_GPIO_Init+0x2cc>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6193      	str	r3, [r2, #24]
 8002344:	4b52      	ldr	r3, [pc, #328]	@ (8002490 <HAL_GPIO_Init+0x2cc>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002350:	4a50      	ldr	r2, [pc, #320]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	089b      	lsrs	r3, r3, #2
 8002356:	3302      	adds	r3, #2
 8002358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	220f      	movs	r2, #15
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800237a:	d013      	beq.n	80023a4 <HAL_GPIO_Init+0x1e0>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a46      	ldr	r2, [pc, #280]	@ (8002498 <HAL_GPIO_Init+0x2d4>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00d      	beq.n	80023a0 <HAL_GPIO_Init+0x1dc>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a45      	ldr	r2, [pc, #276]	@ (800249c <HAL_GPIO_Init+0x2d8>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d007      	beq.n	800239c <HAL_GPIO_Init+0x1d8>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a44      	ldr	r2, [pc, #272]	@ (80024a0 <HAL_GPIO_Init+0x2dc>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d101      	bne.n	8002398 <HAL_GPIO_Init+0x1d4>
 8002394:	2303      	movs	r3, #3
 8002396:	e006      	b.n	80023a6 <HAL_GPIO_Init+0x1e2>
 8002398:	2305      	movs	r3, #5
 800239a:	e004      	b.n	80023a6 <HAL_GPIO_Init+0x1e2>
 800239c:	2302      	movs	r3, #2
 800239e:	e002      	b.n	80023a6 <HAL_GPIO_Init+0x1e2>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <HAL_GPIO_Init+0x1e2>
 80023a4:	2300      	movs	r3, #0
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	f002 0203 	and.w	r2, r2, #3
 80023ac:	0092      	lsls	r2, r2, #2
 80023ae:	4093      	lsls	r3, r2
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023b6:	4937      	ldr	r1, [pc, #220]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	3302      	adds	r3, #2
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023c4:	4b37      	ldr	r3, [pc, #220]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	43db      	mvns	r3, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d003      	beq.n	80023e8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023e8:	4a2e      	ldr	r2, [pc, #184]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023ee:	4b2d      	ldr	r3, [pc, #180]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002412:	4a24      	ldr	r2, [pc, #144]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002418:	4b22      	ldr	r3, [pc, #136]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	43db      	mvns	r3, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800243c:	4a19      	ldr	r2, [pc, #100]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002442:	4b18      	ldr	r3, [pc, #96]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002466:	4a0f      	ldr	r2, [pc, #60]	@ (80024a4 <HAL_GPIO_Init+0x2e0>)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	3301      	adds	r3, #1
 8002470:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	fa22 f303 	lsr.w	r3, r2, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	f47f aea9 	bne.w	80021d4 <HAL_GPIO_Init+0x10>
  }
}
 8002482:	bf00      	nop
 8002484:	bf00      	nop
 8002486:	371c      	adds	r7, #28
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	40021000 	.word	0x40021000
 8002494:	40010000 	.word	0x40010000
 8002498:	48000400 	.word	0x48000400
 800249c:	48000800 	.word	0x48000800
 80024a0:	48000c00 	.word	0x48000c00
 80024a4:	40010400 	.word	0x40010400

080024a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	807b      	strh	r3, [r7, #2]
 80024b4:	4613      	mov	r3, r2
 80024b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024b8:	787b      	ldrb	r3, [r7, #1]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024be:	887a      	ldrh	r2, [r7, #2]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024c4:	e002      	b.n	80024cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024c6:	887a      	ldrh	r2, [r7, #2]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e08d      	b.n	8002606 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d106      	bne.n	8002504 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7fd fff6 	bl	80004f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2224      	movs	r2, #36	@ 0x24
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002528:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002538:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d107      	bne.n	8002552 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	e006      	b.n	8002560 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800255e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b02      	cmp	r3, #2
 8002566:	d108      	bne.n	800257a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	e007      	b.n	800258a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002588:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002598:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800259c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69d9      	ldr	r1, [r3, #28]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a1a      	ldr	r2, [r3, #32]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2220      	movs	r2, #32
 80025f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af02      	add	r7, sp, #8
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	4608      	mov	r0, r1
 800261a:	4611      	mov	r1, r2
 800261c:	461a      	mov	r2, r3
 800261e:	4603      	mov	r3, r0
 8002620:	817b      	strh	r3, [r7, #10]
 8002622:	460b      	mov	r3, r1
 8002624:	813b      	strh	r3, [r7, #8]
 8002626:	4613      	mov	r3, r2
 8002628:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b20      	cmp	r3, #32
 8002634:	f040 80f9 	bne.w	800282a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <HAL_I2C_Mem_Write+0x34>
 800263e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002640:	2b00      	cmp	r3, #0
 8002642:	d105      	bne.n	8002650 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800264a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0ed      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002656:	2b01      	cmp	r3, #1
 8002658:	d101      	bne.n	800265e <HAL_I2C_Mem_Write+0x4e>
 800265a:	2302      	movs	r3, #2
 800265c:	e0e6      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002666:	f7ff fbef 	bl	8001e48 <HAL_GetTick>
 800266a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	2319      	movs	r3, #25
 8002672:	2201      	movs	r2, #1
 8002674:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 fac3 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0d1      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2221      	movs	r2, #33	@ 0x21
 800268c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2240      	movs	r2, #64	@ 0x40
 8002694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a3a      	ldr	r2, [r7, #32]
 80026a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026b0:	88f8      	ldrh	r0, [r7, #6]
 80026b2:	893a      	ldrh	r2, [r7, #8]
 80026b4:	8979      	ldrh	r1, [r7, #10]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	4603      	mov	r3, r0
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f000 f9d3 	bl	8002a6c <I2C_RequestMemoryWrite>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0a9      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2bff      	cmp	r3, #255	@ 0xff
 80026e0:	d90e      	bls.n	8002700 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	22ff      	movs	r2, #255	@ 0xff
 80026e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	8979      	ldrh	r1, [r7, #10]
 80026f0:	2300      	movs	r3, #0
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f000 fc47 	bl	8002f8c <I2C_TransferConfig>
 80026fe:	e00f      	b.n	8002720 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002704:	b29a      	uxth	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270e:	b2da      	uxtb	r2, r3
 8002710:	8979      	ldrh	r1, [r7, #10]
 8002712:	2300      	movs	r3, #0
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 fc36 	bl	8002f8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 fac6 	bl	8002cb6 <I2C_WaitOnTXISFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e07b      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002738:	781a      	ldrb	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800274e:	b29b      	uxth	r3, r3
 8002750:	3b01      	subs	r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275c:	3b01      	subs	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002768:	b29b      	uxth	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d034      	beq.n	80027d8 <HAL_I2C_Mem_Write+0x1c8>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002772:	2b00      	cmp	r3, #0
 8002774:	d130      	bne.n	80027d8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277c:	2200      	movs	r2, #0
 800277e:	2180      	movs	r1, #128	@ 0x80
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 fa3f 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e04d      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002794:	b29b      	uxth	r3, r3
 8002796:	2bff      	cmp	r3, #255	@ 0xff
 8002798:	d90e      	bls.n	80027b8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	22ff      	movs	r2, #255	@ 0xff
 800279e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	8979      	ldrh	r1, [r7, #10]
 80027a8:	2300      	movs	r3, #0
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f000 fbeb 	bl	8002f8c <I2C_TransferConfig>
 80027b6:	e00f      	b.n	80027d8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	8979      	ldrh	r1, [r7, #10]
 80027ca:	2300      	movs	r3, #0
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 fbda 	bl	8002f8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d19e      	bne.n	8002720 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 faac 	bl	8002d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e01a      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2220      	movs	r2, #32
 80027fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6859      	ldr	r1, [r3, #4]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b0a      	ldr	r3, [pc, #40]	@ (8002834 <HAL_I2C_Mem_Write+0x224>)
 800280a:	400b      	ands	r3, r1
 800280c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2220      	movs	r2, #32
 8002812:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	e000      	b.n	800282c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800282a:	2302      	movs	r3, #2
  }
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	fe00e800 	.word	0xfe00e800

08002838 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af02      	add	r7, sp, #8
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	4608      	mov	r0, r1
 8002842:	4611      	mov	r1, r2
 8002844:	461a      	mov	r2, r3
 8002846:	4603      	mov	r3, r0
 8002848:	817b      	strh	r3, [r7, #10]
 800284a:	460b      	mov	r3, r1
 800284c:	813b      	strh	r3, [r7, #8]
 800284e:	4613      	mov	r3, r2
 8002850:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2b20      	cmp	r3, #32
 800285c:	f040 80fd 	bne.w	8002a5a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d002      	beq.n	800286c <HAL_I2C_Mem_Read+0x34>
 8002866:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002868:	2b00      	cmp	r3, #0
 800286a:	d105      	bne.n	8002878 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002872:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0f1      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_I2C_Mem_Read+0x4e>
 8002882:	2302      	movs	r3, #2
 8002884:	e0ea      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800288e:	f7ff fadb 	bl	8001e48 <HAL_GetTick>
 8002892:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	2319      	movs	r3, #25
 800289a:	2201      	movs	r2, #1
 800289c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 f9af 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0d5      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2222      	movs	r2, #34	@ 0x22
 80028b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2240      	movs	r2, #64	@ 0x40
 80028bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6a3a      	ldr	r2, [r7, #32]
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028d8:	88f8      	ldrh	r0, [r7, #6]
 80028da:	893a      	ldrh	r2, [r7, #8]
 80028dc:	8979      	ldrh	r1, [r7, #10]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4603      	mov	r3, r0
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f913 	bl	8002b14 <I2C_RequestMemoryRead>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0ad      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002904:	b29b      	uxth	r3, r3
 8002906:	2bff      	cmp	r3, #255	@ 0xff
 8002908:	d90e      	bls.n	8002928 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2201      	movs	r2, #1
 800290e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002914:	b2da      	uxtb	r2, r3
 8002916:	8979      	ldrh	r1, [r7, #10]
 8002918:	4b52      	ldr	r3, [pc, #328]	@ (8002a64 <HAL_I2C_Mem_Read+0x22c>)
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f000 fb33 	bl	8002f8c <I2C_TransferConfig>
 8002926:	e00f      	b.n	8002948 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002936:	b2da      	uxtb	r2, r3
 8002938:	8979      	ldrh	r1, [r7, #10]
 800293a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a64 <HAL_I2C_Mem_Read+0x22c>)
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 fb22 	bl	8002f8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800294e:	2200      	movs	r2, #0
 8002950:	2104      	movs	r1, #4
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f956 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e07c      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002974:	1c5a      	adds	r2, r3, #1
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298a:	b29b      	uxth	r3, r3
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002998:	b29b      	uxth	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d034      	beq.n	8002a08 <HAL_I2C_Mem_Read+0x1d0>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d130      	bne.n	8002a08 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ac:	2200      	movs	r2, #0
 80029ae:	2180      	movs	r1, #128	@ 0x80
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 f927 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e04d      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2bff      	cmp	r3, #255	@ 0xff
 80029c8:	d90e      	bls.n	80029e8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2201      	movs	r2, #1
 80029ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	8979      	ldrh	r1, [r7, #10]
 80029d8:	2300      	movs	r3, #0
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 fad3 	bl	8002f8c <I2C_TransferConfig>
 80029e6:	e00f      	b.n	8002a08 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	8979      	ldrh	r1, [r7, #10]
 80029fa:	2300      	movs	r3, #0
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 fac2 	bl	8002f8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d19a      	bne.n	8002948 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 f994 	bl	8002d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e01a      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6859      	ldr	r1, [r3, #4]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <HAL_I2C_Mem_Read+0x230>)
 8002a3a:	400b      	ands	r3, r1
 8002a3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2220      	movs	r2, #32
 8002a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a5a:	2302      	movs	r3, #2
  }
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	80002400 	.word	0x80002400
 8002a68:	fe00e800 	.word	0xfe00e800

08002a6c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	4608      	mov	r0, r1
 8002a76:	4611      	mov	r1, r2
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	817b      	strh	r3, [r7, #10]
 8002a7e:	460b      	mov	r3, r1
 8002a80:	813b      	strh	r3, [r7, #8]
 8002a82:	4613      	mov	r3, r2
 8002a84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	8979      	ldrh	r1, [r7, #10]
 8002a8c:	4b20      	ldr	r3, [pc, #128]	@ (8002b10 <I2C_RequestMemoryWrite+0xa4>)
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f000 fa79 	bl	8002f8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	69b9      	ldr	r1, [r7, #24]
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 f909 	bl	8002cb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e02c      	b.n	8002b08 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002aae:	88fb      	ldrh	r3, [r7, #6]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d105      	bne.n	8002ac0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ab4:	893b      	ldrh	r3, [r7, #8]
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002abe:	e015      	b.n	8002aec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ac0:	893b      	ldrh	r3, [r7, #8]
 8002ac2:	0a1b      	lsrs	r3, r3, #8
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ace:	69fa      	ldr	r2, [r7, #28]
 8002ad0:	69b9      	ldr	r1, [r7, #24]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f8ef 	bl	8002cb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e012      	b.n	8002b08 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ae2:	893b      	ldrh	r3, [r7, #8]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	2200      	movs	r2, #0
 8002af4:	2180      	movs	r1, #128	@ 0x80
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f884 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	80002000 	.word	0x80002000

08002b14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af02      	add	r7, sp, #8
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	4608      	mov	r0, r1
 8002b1e:	4611      	mov	r1, r2
 8002b20:	461a      	mov	r2, r3
 8002b22:	4603      	mov	r3, r0
 8002b24:	817b      	strh	r3, [r7, #10]
 8002b26:	460b      	mov	r3, r1
 8002b28:	813b      	strh	r3, [r7, #8]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	8979      	ldrh	r1, [r7, #10]
 8002b34:	4b20      	ldr	r3, [pc, #128]	@ (8002bb8 <I2C_RequestMemoryRead+0xa4>)
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2300      	movs	r3, #0
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 fa26 	bl	8002f8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	69b9      	ldr	r1, [r7, #24]
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f8b6 	bl	8002cb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e02c      	b.n	8002bae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b54:	88fb      	ldrh	r3, [r7, #6]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d105      	bne.n	8002b66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b5a:	893b      	ldrh	r3, [r7, #8]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b64:	e015      	b.n	8002b92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b66:	893b      	ldrh	r3, [r7, #8]
 8002b68:	0a1b      	lsrs	r3, r3, #8
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	69b9      	ldr	r1, [r7, #24]
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f89c 	bl	8002cb6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e012      	b.n	8002bae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b88:	893b      	ldrh	r3, [r7, #8]
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	2140      	movs	r1, #64	@ 0x40
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 f831 	bl	8002c04 <I2C_WaitOnFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	80002000 	.word	0x80002000

08002bbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d103      	bne.n	8002bda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d007      	beq.n	8002bf8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699a      	ldr	r2, [r3, #24]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	619a      	str	r2, [r3, #24]
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	4613      	mov	r3, r2
 8002c12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c14:	e03b      	b.n	8002c8e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	6839      	ldr	r1, [r7, #0]
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 f8d6 	bl	8002dcc <I2C_IsErrorOccurred>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e041      	b.n	8002cae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d02d      	beq.n	8002c8e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c32:	f7ff f909 	bl	8001e48 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d302      	bcc.n	8002c48 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d122      	bne.n	8002c8e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	4013      	ands	r3, r2
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	461a      	mov	r2, r3
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d113      	bne.n	8002c8e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	f043 0220 	orr.w	r2, r3, #32
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2220      	movs	r2, #32
 8002c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	4013      	ands	r3, r2
 8002c98:	68ba      	ldr	r2, [r7, #8]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	bf0c      	ite	eq
 8002c9e:	2301      	moveq	r3, #1
 8002ca0:	2300      	movne	r3, #0
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	79fb      	ldrb	r3, [r7, #7]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d0b4      	beq.n	8002c16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	60f8      	str	r0, [r7, #12]
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cc2:	e033      	b.n	8002d2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 f87f 	bl	8002dcc <I2C_IsErrorOccurred>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e031      	b.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cde:	d025      	beq.n	8002d2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce0:	f7ff f8b2 	bl	8001e48 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d302      	bcc.n	8002cf6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d11a      	bne.n	8002d2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d013      	beq.n	8002d2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d08:	f043 0220 	orr.w	r2, r3, #32
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e007      	b.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d1c4      	bne.n	8002cc4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d50:	e02f      	b.n	8002db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	68b9      	ldr	r1, [r7, #8]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f838 	bl	8002dcc <I2C_IsErrorOccurred>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e02d      	b.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d66:	f7ff f86f 	bl	8001e48 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d302      	bcc.n	8002d7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d11a      	bne.n	8002db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	d013      	beq.n	8002db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8e:	f043 0220 	orr.w	r2, r3, #32
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e007      	b.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	f003 0320 	and.w	r3, r3, #32
 8002dbc:	2b20      	cmp	r3, #32
 8002dbe:	d1c8      	bne.n	8002d52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08a      	sub	sp, #40	@ 0x28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d068      	beq.n	8002eca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2210      	movs	r2, #16
 8002dfe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e00:	e049      	b.n	8002e96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e08:	d045      	beq.n	8002e96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e0a:	f7ff f81d 	bl	8001e48 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d302      	bcc.n	8002e20 <I2C_IsErrorOccurred+0x54>
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d13a      	bne.n	8002e96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e42:	d121      	bne.n	8002e88 <I2C_IsErrorOccurred+0xbc>
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e4a:	d01d      	beq.n	8002e88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e4c:	7cfb      	ldrb	r3, [r7, #19]
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d01a      	beq.n	8002e88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e62:	f7fe fff1 	bl	8001e48 <HAL_GetTick>
 8002e66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e68:	e00e      	b.n	8002e88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e6a:	f7fe ffed 	bl	8001e48 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b19      	cmp	r3, #25
 8002e76:	d907      	bls.n	8002e88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	f043 0320 	orr.w	r3, r3, #32
 8002e7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e86:	e006      	b.n	8002e96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	2b20      	cmp	r3, #32
 8002e94:	d1e9      	bne.n	8002e6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b20      	cmp	r3, #32
 8002ea2:	d003      	beq.n	8002eac <I2C_IsErrorOccurred+0xe0>
 8002ea4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d0aa      	beq.n	8002e02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002eac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d103      	bne.n	8002ebc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2220      	movs	r2, #32
 8002eba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	f043 0304 	orr.w	r3, r3, #4
 8002ec2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00b      	beq.n	8002ef4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002eec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00b      	beq.n	8002f16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	f043 0308 	orr.w	r3, r3, #8
 8002f04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00b      	beq.n	8002f38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f20:	6a3b      	ldr	r3, [r7, #32]
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002f38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d01c      	beq.n	8002f7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7ff fe3b 	bl	8002bbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6859      	ldr	r1, [r3, #4]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <I2C_IsErrorOccurred+0x1bc>)
 8002f52:	400b      	ands	r3, r1
 8002f54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2220      	movs	r2, #32
 8002f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3728      	adds	r7, #40	@ 0x28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	fe00e800 	.word	0xfe00e800

08002f8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b087      	sub	sp, #28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	460b      	mov	r3, r1
 8002f98:	817b      	strh	r3, [r7, #10]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f9e:	897b      	ldrh	r3, [r7, #10]
 8002fa0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fa4:	7a7b      	ldrb	r3, [r7, #9]
 8002fa6:	041b      	lsls	r3, r3, #16
 8002fa8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	0d5b      	lsrs	r3, r3, #21
 8002fc6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002fca:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <I2C_TransferConfig+0x60>)
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	ea02 0103 	and.w	r1, r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002fde:	bf00      	nop
 8002fe0:	371c      	adds	r7, #28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	03ff63ff 	.word	0x03ff63ff

08002ff0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b20      	cmp	r3, #32
 8003004:	d138      	bne.n	8003078 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003010:	2302      	movs	r3, #2
 8003012:	e032      	b.n	800307a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2224      	movs	r2, #36	@ 0x24
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003042:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6819      	ldr	r1, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	e000      	b.n	800307a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003078:	2302      	movs	r3, #2
  }
}
 800307a:	4618      	mov	r0, r3
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003086:	b480      	push	{r7}
 8003088:	b085      	sub	sp, #20
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b20      	cmp	r3, #32
 800309a:	d139      	bne.n	8003110 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e033      	b.n	8003112 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2224      	movs	r2, #36	@ 0x24
 80030b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0201 	bic.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800310c:	2300      	movs	r3, #0
 800310e:	e000      	b.n	8003112 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003110:	2302      	movs	r3, #2
  }
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
	...

08003120 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003126:	af00      	add	r7, sp, #0
 8003128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003130:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003132:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003136:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d102      	bne.n	8003146 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	f000 bff4 	b.w	800412e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003146:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 816d 	beq.w	8003436 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800315c:	4bb4      	ldr	r3, [pc, #720]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f003 030c 	and.w	r3, r3, #12
 8003164:	2b04      	cmp	r3, #4
 8003166:	d00c      	beq.n	8003182 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003168:	4bb1      	ldr	r3, [pc, #708]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	2b08      	cmp	r3, #8
 8003172:	d157      	bne.n	8003224 <HAL_RCC_OscConfig+0x104>
 8003174:	4bae      	ldr	r3, [pc, #696]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003180:	d150      	bne.n	8003224 <HAL_RCC_OscConfig+0x104>
 8003182:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003186:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800318e:	fa93 f3a3 	rbit	r3, r3
 8003192:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003196:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800319a:	fab3 f383 	clz	r3, r3
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80031a2:	d802      	bhi.n	80031aa <HAL_RCC_OscConfig+0x8a>
 80031a4:	4ba2      	ldr	r3, [pc, #648]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	e015      	b.n	80031d6 <HAL_RCC_OscConfig+0xb6>
 80031aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031ae:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80031b6:	fa93 f3a3 	rbit	r3, r3
 80031ba:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80031be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031c2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80031c6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80031ca:	fa93 f3a3 	rbit	r3, r3
 80031ce:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80031d2:	4b97      	ldr	r3, [pc, #604]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80031da:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80031de:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80031e2:	fa92 f2a2 	rbit	r2, r2
 80031e6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80031ea:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80031ee:	fab2 f282 	clz	r2, r2
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	f042 0220 	orr.w	r2, r2, #32
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	f002 021f 	and.w	r2, r2, #31
 80031fe:	2101      	movs	r1, #1
 8003200:	fa01 f202 	lsl.w	r2, r1, r2
 8003204:	4013      	ands	r3, r2
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 8114 	beq.w	8003434 <HAL_RCC_OscConfig+0x314>
 800320c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f040 810b 	bne.w	8003434 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	f000 bf85 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003228:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003234:	d106      	bne.n	8003244 <HAL_RCC_OscConfig+0x124>
 8003236:	4b7e      	ldr	r3, [pc, #504]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a7d      	ldr	r2, [pc, #500]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800323c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	e036      	b.n	80032b2 <HAL_RCC_OscConfig+0x192>
 8003244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003248:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10c      	bne.n	800326e <HAL_RCC_OscConfig+0x14e>
 8003254:	4b76      	ldr	r3, [pc, #472]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a75      	ldr	r2, [pc, #468]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800325a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	4b73      	ldr	r3, [pc, #460]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a72      	ldr	r2, [pc, #456]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	e021      	b.n	80032b2 <HAL_RCC_OscConfig+0x192>
 800326e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003272:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800327e:	d10c      	bne.n	800329a <HAL_RCC_OscConfig+0x17a>
 8003280:	4b6b      	ldr	r3, [pc, #428]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a6a      	ldr	r2, [pc, #424]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003286:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	4b68      	ldr	r3, [pc, #416]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a67      	ldr	r2, [pc, #412]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	e00b      	b.n	80032b2 <HAL_RCC_OscConfig+0x192>
 800329a:	4b65      	ldr	r3, [pc, #404]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a64      	ldr	r2, [pc, #400]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80032a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b62      	ldr	r3, [pc, #392]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a61      	ldr	r2, [pc, #388]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80032ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032b0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	f023 020f 	bic.w	r2, r3, #15
 80032ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	495a      	ldr	r1, [pc, #360]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d054      	beq.n	8003386 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7fe fdb4 	bl	8001e48 <HAL_GetTick>
 80032e0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e4:	e00a      	b.n	80032fc <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032e6:	f7fe fdaf 	bl	8001e48 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b64      	cmp	r3, #100	@ 0x64
 80032f4:	d902      	bls.n	80032fc <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	f000 bf19 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 80032fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003300:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003304:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003308:	fa93 f3a3 	rbit	r3, r3
 800330c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003310:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b3f      	cmp	r3, #63	@ 0x3f
 800331c:	d802      	bhi.n	8003324 <HAL_RCC_OscConfig+0x204>
 800331e:	4b44      	ldr	r3, [pc, #272]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	e015      	b.n	8003350 <HAL_RCC_OscConfig+0x230>
 8003324:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003328:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003338:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800333c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003340:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003344:	fa93 f3a3 	rbit	r3, r3
 8003348:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800334c:	4b38      	ldr	r3, [pc, #224]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003354:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003358:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800335c:	fa92 f2a2 	rbit	r2, r2
 8003360:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003364:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003368:	fab2 f282 	clz	r2, r2
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	f042 0220 	orr.w	r2, r2, #32
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	f002 021f 	and.w	r2, r2, #31
 8003378:	2101      	movs	r1, #1
 800337a:	fa01 f202 	lsl.w	r2, r1, r2
 800337e:	4013      	ands	r3, r2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0b0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x1c6>
 8003384:	e057      	b.n	8003436 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003386:	f7fe fd5f 	bl	8001e48 <HAL_GetTick>
 800338a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800338e:	e00a      	b.n	80033a6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003390:	f7fe fd5a 	bl	8001e48 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b64      	cmp	r3, #100	@ 0x64
 800339e:	d902      	bls.n	80033a6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	f000 bec4 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 80033a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033aa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80033ba:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033be:	fab3 f383 	clz	r3, r3
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80033c6:	d802      	bhi.n	80033ce <HAL_RCC_OscConfig+0x2ae>
 80033c8:	4b19      	ldr	r3, [pc, #100]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	e015      	b.n	80033fa <HAL_RCC_OscConfig+0x2da>
 80033ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033d2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80033da:	fa93 f3a3 	rbit	r3, r3
 80033de:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80033e2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033e6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80033ea:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80033ee:	fa93 f3a3 	rbit	r3, r3
 80033f2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80033f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003430 <HAL_RCC_OscConfig+0x310>)
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033fe:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003402:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003406:	fa92 f2a2 	rbit	r2, r2
 800340a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800340e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003412:	fab2 f282 	clz	r2, r2
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	f042 0220 	orr.w	r2, r2, #32
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	f002 021f 	and.w	r2, r2, #31
 8003422:	2101      	movs	r1, #1
 8003424:	fa01 f202 	lsl.w	r2, r1, r2
 8003428:	4013      	ands	r3, r2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1b0      	bne.n	8003390 <HAL_RCC_OscConfig+0x270>
 800342e:	e002      	b.n	8003436 <HAL_RCC_OscConfig+0x316>
 8003430:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003436:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800343a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 816c 	beq.w	8003724 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800344c:	4bcc      	ldr	r3, [pc, #816]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00b      	beq.n	8003470 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003458:	4bc9      	ldr	r3, [pc, #804]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f003 030c 	and.w	r3, r3, #12
 8003460:	2b08      	cmp	r3, #8
 8003462:	d16d      	bne.n	8003540 <HAL_RCC_OscConfig+0x420>
 8003464:	4bc6      	ldr	r3, [pc, #792]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d167      	bne.n	8003540 <HAL_RCC_OscConfig+0x420>
 8003470:	2302      	movs	r3, #2
 8003472:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800347a:	fa93 f3a3 	rbit	r3, r3
 800347e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003482:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003486:	fab3 f383 	clz	r3, r3
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b3f      	cmp	r3, #63	@ 0x3f
 800348e:	d802      	bhi.n	8003496 <HAL_RCC_OscConfig+0x376>
 8003490:	4bbb      	ldr	r3, [pc, #748]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	e013      	b.n	80034be <HAL_RCC_OscConfig+0x39e>
 8003496:	2302      	movs	r3, #2
 8003498:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80034a0:	fa93 f3a3 	rbit	r3, r3
 80034a4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80034a8:	2302      	movs	r3, #2
 80034aa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80034ae:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80034b2:	fa93 f3a3 	rbit	r3, r3
 80034b6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80034ba:	4bb1      	ldr	r3, [pc, #708]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	2202      	movs	r2, #2
 80034c0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80034c4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80034c8:	fa92 f2a2 	rbit	r2, r2
 80034cc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80034d0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80034d4:	fab2 f282 	clz	r2, r2
 80034d8:	b2d2      	uxtb	r2, r2
 80034da:	f042 0220 	orr.w	r2, r2, #32
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	f002 021f 	and.w	r2, r2, #31
 80034e4:	2101      	movs	r1, #1
 80034e6:	fa01 f202 	lsl.w	r2, r1, r2
 80034ea:	4013      	ands	r3, r2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCC_OscConfig+0x3e6>
 80034f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d002      	beq.n	8003506 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	f000 be14 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003506:	4b9e      	ldr	r3, [pc, #632]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800350e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003512:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	21f8      	movs	r1, #248	@ 0xf8
 800351c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003520:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003524:	fa91 f1a1 	rbit	r1, r1
 8003528:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800352c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003530:	fab1 f181 	clz	r1, r1
 8003534:	b2c9      	uxtb	r1, r1
 8003536:	408b      	lsls	r3, r1
 8003538:	4991      	ldr	r1, [pc, #580]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 800353a:	4313      	orrs	r3, r2
 800353c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800353e:	e0f1      	b.n	8003724 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003544:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 8083 	beq.w	8003658 <HAL_RCC_OscConfig+0x538>
 8003552:	2301      	movs	r3, #1
 8003554:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003564:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003568:	fab3 f383 	clz	r3, r3
 800356c:	b2db      	uxtb	r3, r3
 800356e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003572:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	461a      	mov	r2, r3
 800357a:	2301      	movs	r3, #1
 800357c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357e:	f7fe fc63 	bl	8001e48 <HAL_GetTick>
 8003582:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003586:	e00a      	b.n	800359e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003588:	f7fe fc5e 	bl	8001e48 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d902      	bls.n	800359e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	f000 bdc8 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 800359e:	2302      	movs	r3, #2
 80035a0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80035a8:	fa93 f3a3 	rbit	r3, r3
 80035ac:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80035b0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b4:	fab3 f383 	clz	r3, r3
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80035bc:	d802      	bhi.n	80035c4 <HAL_RCC_OscConfig+0x4a4>
 80035be:	4b70      	ldr	r3, [pc, #448]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	e013      	b.n	80035ec <HAL_RCC_OscConfig+0x4cc>
 80035c4:	2302      	movs	r3, #2
 80035c6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80035ce:	fa93 f3a3 	rbit	r3, r3
 80035d2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80035d6:	2302      	movs	r3, #2
 80035d8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80035dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80035e8:	4b65      	ldr	r3, [pc, #404]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	2202      	movs	r2, #2
 80035ee:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80035f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80035f6:	fa92 f2a2 	rbit	r2, r2
 80035fa:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80035fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003602:	fab2 f282 	clz	r2, r2
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	f042 0220 	orr.w	r2, r2, #32
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	f002 021f 	and.w	r2, r2, #31
 8003612:	2101      	movs	r1, #1
 8003614:	fa01 f202 	lsl.w	r2, r1, r2
 8003618:	4013      	ands	r3, r2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0b4      	beq.n	8003588 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800361e:	4b58      	ldr	r3, [pc, #352]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800362a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	21f8      	movs	r1, #248	@ 0xf8
 8003634:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003638:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800363c:	fa91 f1a1 	rbit	r1, r1
 8003640:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003644:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003648:	fab1 f181 	clz	r1, r1
 800364c:	b2c9      	uxtb	r1, r1
 800364e:	408b      	lsls	r3, r1
 8003650:	494b      	ldr	r1, [pc, #300]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
 8003656:	e065      	b.n	8003724 <HAL_RCC_OscConfig+0x604>
 8003658:	2301      	movs	r3, #1
 800365a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003662:	fa93 f3a3 	rbit	r3, r3
 8003666:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800366a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800366e:	fab3 f383 	clz	r3, r3
 8003672:	b2db      	uxtb	r3, r3
 8003674:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003678:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	461a      	mov	r2, r3
 8003680:	2300      	movs	r3, #0
 8003682:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7fe fbe0 	bl	8001e48 <HAL_GetTick>
 8003688:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368c:	e00a      	b.n	80036a4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800368e:	f7fe fbdb 	bl	8001e48 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d902      	bls.n	80036a4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	f000 bd45 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 80036a4:	2302      	movs	r3, #2
 80036a6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80036ae:	fa93 f3a3 	rbit	r3, r3
 80036b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80036b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ba:	fab3 f383 	clz	r3, r3
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80036c2:	d802      	bhi.n	80036ca <HAL_RCC_OscConfig+0x5aa>
 80036c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	e013      	b.n	80036f2 <HAL_RCC_OscConfig+0x5d2>
 80036ca:	2302      	movs	r3, #2
 80036cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80036d4:	fa93 f3a3 	rbit	r3, r3
 80036d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80036dc:	2302      	movs	r3, #2
 80036de:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80036e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80036e6:	fa93 f3a3 	rbit	r3, r3
 80036ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80036ee:	4b24      	ldr	r3, [pc, #144]	@ (8003780 <HAL_RCC_OscConfig+0x660>)
 80036f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f2:	2202      	movs	r2, #2
 80036f4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80036f8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80036fc:	fa92 f2a2 	rbit	r2, r2
 8003700:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003704:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003708:	fab2 f282 	clz	r2, r2
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	f042 0220 	orr.w	r2, r2, #32
 8003712:	b2d2      	uxtb	r2, r2
 8003714:	f002 021f 	and.w	r2, r2, #31
 8003718:	2101      	movs	r1, #1
 800371a:	fa01 f202 	lsl.w	r2, r1, r2
 800371e:	4013      	ands	r3, r2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1b4      	bne.n	800368e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003728:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0308 	and.w	r3, r3, #8
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8115 	beq.w	8003964 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800373a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800373e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d07e      	beq.n	8003848 <HAL_RCC_OscConfig+0x728>
 800374a:	2301      	movs	r3, #1
 800374c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003750:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003754:	fa93 f3a3 	rbit	r3, r3
 8003758:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800375c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003760:	fab3 f383 	clz	r3, r3
 8003764:	b2db      	uxtb	r3, r3
 8003766:	461a      	mov	r2, r3
 8003768:	4b06      	ldr	r3, [pc, #24]	@ (8003784 <HAL_RCC_OscConfig+0x664>)
 800376a:	4413      	add	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	461a      	mov	r2, r3
 8003770:	2301      	movs	r3, #1
 8003772:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003774:	f7fe fb68 	bl	8001e48 <HAL_GetTick>
 8003778:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800377c:	e00f      	b.n	800379e <HAL_RCC_OscConfig+0x67e>
 800377e:	bf00      	nop
 8003780:	40021000 	.word	0x40021000
 8003784:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003788:	f7fe fb5e 	bl	8001e48 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d902      	bls.n	800379e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	f000 bcc8 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 800379e:	2302      	movs	r3, #2
 80037a0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80037a8:	fa93 f3a3 	rbit	r3, r3
 80037ac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80037b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80037b8:	2202      	movs	r2, #2
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	fa93 f2a3 	rbit	r2, r3
 80037ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80037dc:	2202      	movs	r2, #2
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	fa93 f2a3 	rbit	r2, r3
 80037ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037f6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037f8:	4bb0      	ldr	r3, [pc, #704]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 80037fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003800:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003804:	2102      	movs	r1, #2
 8003806:	6019      	str	r1, [r3, #0]
 8003808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800380c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	fa93 f1a3 	rbit	r1, r3
 8003816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800381e:	6019      	str	r1, [r3, #0]
  return result;
 8003820:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003824:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003834:	b2db      	uxtb	r3, r3
 8003836:	f003 031f 	and.w	r3, r3, #31
 800383a:	2101      	movs	r1, #1
 800383c:	fa01 f303 	lsl.w	r3, r1, r3
 8003840:	4013      	ands	r3, r2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0a0      	beq.n	8003788 <HAL_RCC_OscConfig+0x668>
 8003846:	e08d      	b.n	8003964 <HAL_RCC_OscConfig+0x844>
 8003848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003850:	2201      	movs	r2, #1
 8003852:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003858:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	fa93 f2a3 	rbit	r2, r3
 8003862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003866:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800386a:	601a      	str	r2, [r3, #0]
  return result;
 800386c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003870:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003874:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	461a      	mov	r2, r3
 800387e:	4b90      	ldr	r3, [pc, #576]	@ (8003ac0 <HAL_RCC_OscConfig+0x9a0>)
 8003880:	4413      	add	r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	461a      	mov	r2, r3
 8003886:	2300      	movs	r3, #0
 8003888:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388a:	f7fe fadd 	bl	8001e48 <HAL_GetTick>
 800388e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003892:	e00a      	b.n	80038aa <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003894:	f7fe fad8 	bl	8001e48 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d902      	bls.n	80038aa <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	f000 bc42 	b.w	800412e <HAL_RCC_OscConfig+0x100e>
 80038aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80038b2:	2202      	movs	r2, #2
 80038b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	fa93 f2a3 	rbit	r2, r3
 80038c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80038d6:	2202      	movs	r2, #2
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	fa93 f2a3 	rbit	r2, r3
 80038e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80038fa:	2202      	movs	r2, #2
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003902:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	fa93 f2a3 	rbit	r2, r3
 800390c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003910:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003914:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003916:	4b69      	ldr	r3, [pc, #420]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003918:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800391a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800391e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003922:	2102      	movs	r1, #2
 8003924:	6019      	str	r1, [r3, #0]
 8003926:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	fa93 f1a3 	rbit	r1, r3
 8003934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003938:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800393c:	6019      	str	r1, [r3, #0]
  return result;
 800393e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003942:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	fab3 f383 	clz	r3, r3
 800394c:	b2db      	uxtb	r3, r3
 800394e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003952:	b2db      	uxtb	r3, r3
 8003954:	f003 031f 	and.w	r3, r3, #31
 8003958:	2101      	movs	r1, #1
 800395a:	fa01 f303 	lsl.w	r3, r1, r3
 800395e:	4013      	ands	r3, r2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d197      	bne.n	8003894 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003968:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 819e 	beq.w	8003cb6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397a:	2300      	movs	r3, #0
 800397c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003980:	4b4e      	ldr	r3, [pc, #312]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d116      	bne.n	80039ba <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398c:	4b4b      	ldr	r3, [pc, #300]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	4a4a      	ldr	r2, [pc, #296]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003996:	61d3      	str	r3, [r2, #28]
 8003998:	4b48      	ldr	r3, [pc, #288]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80039a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ae:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80039b2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80039b4:	2301      	movs	r3, #1
 80039b6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ba:	4b42      	ldr	r3, [pc, #264]	@ (8003ac4 <HAL_RCC_OscConfig+0x9a4>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d11a      	bne.n	80039fc <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039c6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ac4 <HAL_RCC_OscConfig+0x9a4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a3e      	ldr	r2, [pc, #248]	@ (8003ac4 <HAL_RCC_OscConfig+0x9a4>)
 80039cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039d2:	f7fe fa39 	bl	8001e48 <HAL_GetTick>
 80039d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039da:	e009      	b.n	80039f0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039dc:	f7fe fa34 	bl	8001e48 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b64      	cmp	r3, #100	@ 0x64
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e39e      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f0:	4b34      	ldr	r3, [pc, #208]	@ (8003ac4 <HAL_RCC_OscConfig+0x9a4>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0ef      	beq.n	80039dc <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x8fa>
 8003a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4a2a      	ldr	r2, [pc, #168]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6213      	str	r3, [r2, #32]
 8003a18:	e035      	b.n	8003a86 <HAL_RCC_OscConfig+0x966>
 8003a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10c      	bne.n	8003a44 <HAL_RCC_OscConfig+0x924>
 8003a2a:	4b24      	ldr	r3, [pc, #144]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	4a23      	ldr	r2, [pc, #140]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a30:	f023 0301 	bic.w	r3, r3, #1
 8003a34:	6213      	str	r3, [r2, #32]
 8003a36:	4b21      	ldr	r3, [pc, #132]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	4a20      	ldr	r2, [pc, #128]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a3c:	f023 0304 	bic.w	r3, r3, #4
 8003a40:	6213      	str	r3, [r2, #32]
 8003a42:	e020      	b.n	8003a86 <HAL_RCC_OscConfig+0x966>
 8003a44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	2b05      	cmp	r3, #5
 8003a52:	d10c      	bne.n	8003a6e <HAL_RCC_OscConfig+0x94e>
 8003a54:	4b19      	ldr	r3, [pc, #100]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	4a18      	ldr	r2, [pc, #96]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a5a:	f043 0304 	orr.w	r3, r3, #4
 8003a5e:	6213      	str	r3, [r2, #32]
 8003a60:	4b16      	ldr	r3, [pc, #88]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	4a15      	ldr	r2, [pc, #84]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	6213      	str	r3, [r2, #32]
 8003a6c:	e00b      	b.n	8003a86 <HAL_RCC_OscConfig+0x966>
 8003a6e:	4b13      	ldr	r3, [pc, #76]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	4a12      	ldr	r2, [pc, #72]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	6213      	str	r3, [r2, #32]
 8003a7a:	4b10      	ldr	r3, [pc, #64]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	4a0f      	ldr	r2, [pc, #60]	@ (8003abc <HAL_RCC_OscConfig+0x99c>)
 8003a80:	f023 0304 	bic.w	r3, r3, #4
 8003a84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 8087 	beq.w	8003ba6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a98:	f7fe f9d6 	bl	8001e48 <HAL_GetTick>
 8003a9c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa0:	e012      	b.n	8003ac8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa2:	f7fe f9d1 	bl	8001e48 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d908      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e339      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 8003aba:	bf00      	nop
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	10908120 	.word	0x10908120
 8003ac4:	40007000 	.word	0x40007000
 8003ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003acc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	fa93 f2a3 	rbit	r2, r3
 8003ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003af4:	2202      	movs	r2, #2
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003afc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	fa93 f2a3 	rbit	r2, r3
 8003b06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b0a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003b0e:	601a      	str	r2, [r3, #0]
  return result;
 8003b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b14:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003b18:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d102      	bne.n	8003b30 <HAL_RCC_OscConfig+0xa10>
 8003b2a:	4b98      	ldr	r3, [pc, #608]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	e013      	b.n	8003b58 <HAL_RCC_OscConfig+0xa38>
 8003b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b34:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003b38:	2202      	movs	r2, #2
 8003b3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b40:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	fa93 f2a3 	rbit	r2, r3
 8003b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b4e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	4b8d      	ldr	r3, [pc, #564]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b5c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003b60:	2102      	movs	r1, #2
 8003b62:	6011      	str	r1, [r2, #0]
 8003b64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b68:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	fa92 f1a2 	rbit	r1, r2
 8003b72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b76:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003b7a:	6011      	str	r1, [r2, #0]
  return result;
 8003b7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b80:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	fab2 f282 	clz	r2, r2
 8003b8a:	b2d2      	uxtb	r2, r2
 8003b8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	f002 021f 	and.w	r2, r2, #31
 8003b96:	2101      	movs	r1, #1
 8003b98:	fa01 f202 	lsl.w	r2, r1, r2
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f43f af7f 	beq.w	8003aa2 <HAL_RCC_OscConfig+0x982>
 8003ba4:	e07d      	b.n	8003ca2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba6:	f7fe f94f 	bl	8001e48 <HAL_GetTick>
 8003baa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bae:	e00b      	b.n	8003bc8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb0:	f7fe f94a 	bl	8001e48 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e2b2      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 8003bc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bcc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	fa93 f2a3 	rbit	r2, r3
 8003be2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003be6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bfc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	fa93 f2a3 	rbit	r2, r3
 8003c06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c0a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c0e:	601a      	str	r2, [r3, #0]
  return result;
 8003c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c14:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c18:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d102      	bne.n	8003c30 <HAL_RCC_OscConfig+0xb10>
 8003c2a:	4b58      	ldr	r3, [pc, #352]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	e013      	b.n	8003c58 <HAL_RCC_OscConfig+0xb38>
 8003c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c34:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003c38:	2202      	movs	r2, #2
 8003c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c40:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	fa93 f2a3 	rbit	r2, r3
 8003c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c4e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	4b4d      	ldr	r3, [pc, #308]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c5c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003c60:	2102      	movs	r1, #2
 8003c62:	6011      	str	r1, [r2, #0]
 8003c64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c68:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003c6c:	6812      	ldr	r2, [r2, #0]
 8003c6e:	fa92 f1a2 	rbit	r1, r2
 8003c72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c76:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c7a:	6011      	str	r1, [r2, #0]
  return result;
 8003c7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c80:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	fab2 f282 	clz	r2, r2
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c90:	b2d2      	uxtb	r2, r2
 8003c92:	f002 021f 	and.w	r2, r2, #31
 8003c96:	2101      	movs	r1, #1
 8003c98:	fa01 f202 	lsl.w	r2, r1, r2
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d186      	bne.n	8003bb0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ca2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d105      	bne.n	8003cb6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003caa:	4b38      	ldr	r3, [pc, #224]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	4a37      	ldr	r2, [pc, #220]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003cb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cb4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 8232 	beq.w	800412c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cc8:	4b30      	ldr	r3, [pc, #192]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 030c 	and.w	r3, r3, #12
 8003cd0:	2b08      	cmp	r3, #8
 8003cd2:	f000 8201 	beq.w	80040d8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	f040 8157 	bne.w	8003f96 <HAL_RCC_OscConfig+0xe76>
 8003ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cec:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003cf0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003cf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfa:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	fa93 f2a3 	rbit	r2, r3
 8003d04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d08:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003d0c:	601a      	str	r2, [r3, #0]
  return result;
 8003d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d12:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003d16:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d18:	fab3 f383 	clz	r3, r3
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d22:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	461a      	mov	r2, r3
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2e:	f7fe f88b 	bl	8001e48 <HAL_GetTick>
 8003d32:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d36:	e009      	b.n	8003d4c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d38:	f7fe f886 	bl	8001e48 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e1f0      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 8003d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d50:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003d54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	fa93 f2a3 	rbit	r2, r3
 8003d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003d70:	601a      	str	r2, [r3, #0]
  return result;
 8003d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d76:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003d7a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d7c:	fab3 f383 	clz	r3, r3
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d84:	d804      	bhi.n	8003d90 <HAL_RCC_OscConfig+0xc70>
 8003d86:	4b01      	ldr	r3, [pc, #4]	@ (8003d8c <HAL_RCC_OscConfig+0xc6c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	e029      	b.n	8003de0 <HAL_RCC_OscConfig+0xcc0>
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d94:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003d98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	fa93 f2a3 	rbit	r2, r3
 8003dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003dbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	fa93 f2a3 	rbit	r2, r3
 8003dd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	4bc3      	ldr	r3, [pc, #780]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8003dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003de4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003de8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003dec:	6011      	str	r1, [r2, #0]
 8003dee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003df2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	fa92 f1a2 	rbit	r1, r2
 8003dfc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e00:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003e04:	6011      	str	r1, [r2, #0]
  return result;
 8003e06:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e0a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003e0e:	6812      	ldr	r2, [r2, #0]
 8003e10:	fab2 f282 	clz	r2, r2
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	f042 0220 	orr.w	r2, r2, #32
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	f002 021f 	and.w	r2, r2, #31
 8003e20:	2101      	movs	r1, #1
 8003e22:	fa01 f202 	lsl.w	r2, r1, r2
 8003e26:	4013      	ands	r3, r2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d185      	bne.n	8003d38 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e2c:	4baf      	ldr	r3, [pc, #700]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	430b      	orrs	r3, r1
 8003e4e:	49a7      	ldr	r1, [pc, #668]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	604b      	str	r3, [r1, #4]
 8003e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e58:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003e5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e66:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	fa93 f2a3 	rbit	r2, r3
 8003e70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e74:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003e78:	601a      	str	r2, [r3, #0]
  return result;
 8003e7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e7e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003e82:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e84:	fab3 f383 	clz	r3, r3
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003e8e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	461a      	mov	r2, r3
 8003e96:	2301      	movs	r3, #1
 8003e98:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9a:	f7fd ffd5 	bl	8001e48 <HAL_GetTick>
 8003e9e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ea2:	e009      	b.n	8003eb8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ea4:	f7fd ffd0 	bl	8001e48 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e13a      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003ec0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ec4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eca:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	fa93 f2a3 	rbit	r2, r3
 8003ed4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003edc:	601a      	str	r2, [r3, #0]
  return result;
 8003ede:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003ee6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ee8:	fab3 f383 	clz	r3, r3
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ef0:	d802      	bhi.n	8003ef8 <HAL_RCC_OscConfig+0xdd8>
 8003ef2:	4b7e      	ldr	r3, [pc, #504]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	e027      	b.n	8003f48 <HAL_RCC_OscConfig+0xe28>
 8003ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003efc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003f00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	fa93 f2a3 	rbit	r2, r3
 8003f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f18:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f22:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003f26:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	fa93 f2a3 	rbit	r2, r3
 8003f3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	4b69      	ldr	r3, [pc, #420]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f4c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003f50:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003f54:	6011      	str	r1, [r2, #0]
 8003f56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f5a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003f5e:	6812      	ldr	r2, [r2, #0]
 8003f60:	fa92 f1a2 	rbit	r1, r2
 8003f64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f68:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003f6c:	6011      	str	r1, [r2, #0]
  return result;
 8003f6e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f72:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	fab2 f282 	clz	r2, r2
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	f042 0220 	orr.w	r2, r2, #32
 8003f82:	b2d2      	uxtb	r2, r2
 8003f84:	f002 021f 	and.w	r2, r2, #31
 8003f88:	2101      	movs	r1, #1
 8003f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f8e:	4013      	ands	r3, r2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d087      	beq.n	8003ea4 <HAL_RCC_OscConfig+0xd84>
 8003f94:	e0ca      	b.n	800412c <HAL_RCC_OscConfig+0x100c>
 8003f96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003f9e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003fa2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	fa93 f2a3 	rbit	r2, r3
 8003fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003fba:	601a      	str	r2, [r3, #0]
  return result;
 8003fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003fc4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc6:	fab3 f383 	clz	r3, r3
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fd0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	2300      	movs	r3, #0
 8003fda:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fdc:	f7fd ff34 	bl	8001e48 <HAL_GetTick>
 8003fe0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fe4:	e009      	b.n	8003ffa <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fe6:	f7fd ff2f 	bl	8001e48 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e099      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 8003ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffe:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004002:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004006:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	fa93 f2a3 	rbit	r2, r3
 8004016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800401e:	601a      	str	r2, [r3, #0]
  return result;
 8004020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004024:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004028:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800402a:	fab3 f383 	clz	r3, r3
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b3f      	cmp	r3, #63	@ 0x3f
 8004032:	d802      	bhi.n	800403a <HAL_RCC_OscConfig+0xf1a>
 8004034:	4b2d      	ldr	r3, [pc, #180]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	e027      	b.n	800408a <HAL_RCC_OscConfig+0xf6a>
 800403a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004042:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004046:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	fa93 f2a3 	rbit	r2, r3
 8004056:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004064:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004068:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004072:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	fa93 f2a3 	rbit	r2, r3
 800407c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004080:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	4b19      	ldr	r3, [pc, #100]	@ (80040ec <HAL_RCC_OscConfig+0xfcc>)
 8004088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800408e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004092:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004096:	6011      	str	r1, [r2, #0]
 8004098:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800409c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	fa92 f1a2 	rbit	r1, r2
 80040a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040aa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80040ae:	6011      	str	r1, [r2, #0]
  return result;
 80040b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040b4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	fab2 f282 	clz	r2, r2
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	f042 0220 	orr.w	r2, r2, #32
 80040c4:	b2d2      	uxtb	r2, r2
 80040c6:	f002 021f 	and.w	r2, r2, #31
 80040ca:	2101      	movs	r1, #1
 80040cc:	fa01 f202 	lsl.w	r2, r1, r2
 80040d0:	4013      	ands	r3, r2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d187      	bne.n	8003fe6 <HAL_RCC_OscConfig+0xec6>
 80040d6:	e029      	b.n	800412c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d103      	bne.n	80040f0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e020      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
 80040ec:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040f0:	4b11      	ldr	r3, [pc, #68]	@ (8004138 <HAL_RCC_OscConfig+0x1018>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040f8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80040fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004104:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	429a      	cmp	r2, r3
 800410e:	d10b      	bne.n	8004128 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004110:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004114:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800411c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40021000 	.word	0x40021000

0800413c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b09e      	sub	sp, #120	@ 0x78
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004146:	2300      	movs	r3, #0
 8004148:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e154      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004154:	4b89      	ldr	r3, [pc, #548]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d910      	bls.n	8004184 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004162:	4b86      	ldr	r3, [pc, #536]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f023 0207 	bic.w	r2, r3, #7
 800416a:	4984      	ldr	r1, [pc, #528]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	4313      	orrs	r3, r2
 8004170:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004172:	4b82      	ldr	r3, [pc, #520]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	429a      	cmp	r2, r3
 800417e:	d001      	beq.n	8004184 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e13c      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004190:	4b7b      	ldr	r3, [pc, #492]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4978      	ldr	r1, [pc, #480]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 80cd 	beq.w	800434a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d137      	bne.n	8004228 <HAL_RCC_ClockConfig+0xec>
 80041b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041c0:	fa93 f3a3 	rbit	r3, r3
 80041c4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80041c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c8:	fab3 f383 	clz	r3, r3
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80041d0:	d802      	bhi.n	80041d8 <HAL_RCC_ClockConfig+0x9c>
 80041d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	e00f      	b.n	80041f8 <HAL_RCC_ClockConfig+0xbc>
 80041d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041e0:	fa93 f3a3 	rbit	r3, r3
 80041e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80041e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80041ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041ee:	fa93 f3a3 	rbit	r3, r3
 80041f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041f4:	4b62      	ldr	r3, [pc, #392]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 80041f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80041fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80041fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004200:	fa92 f2a2 	rbit	r2, r2
 8004204:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004206:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004208:	fab2 f282 	clz	r2, r2
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	f042 0220 	orr.w	r2, r2, #32
 8004212:	b2d2      	uxtb	r2, r2
 8004214:	f002 021f 	and.w	r2, r2, #31
 8004218:	2101      	movs	r1, #1
 800421a:	fa01 f202 	lsl.w	r2, r1, r2
 800421e:	4013      	ands	r3, r2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d171      	bne.n	8004308 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e0ea      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b02      	cmp	r3, #2
 800422e:	d137      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x164>
 8004230:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004234:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004238:	fa93 f3a3 	rbit	r3, r3
 800423c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800423e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004240:	fab3 f383 	clz	r3, r3
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b3f      	cmp	r3, #63	@ 0x3f
 8004248:	d802      	bhi.n	8004250 <HAL_RCC_ClockConfig+0x114>
 800424a:	4b4d      	ldr	r3, [pc, #308]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	e00f      	b.n	8004270 <HAL_RCC_ClockConfig+0x134>
 8004250:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004258:	fa93 f3a3 	rbit	r3, r3
 800425c:	647b      	str	r3, [r7, #68]	@ 0x44
 800425e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004262:	643b      	str	r3, [r7, #64]	@ 0x40
 8004264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004266:	fa93 f3a3 	rbit	r3, r3
 800426a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800426c:	4b44      	ldr	r3, [pc, #272]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004274:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004276:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004278:	fa92 f2a2 	rbit	r2, r2
 800427c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800427e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004280:	fab2 f282 	clz	r2, r2
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	f042 0220 	orr.w	r2, r2, #32
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	f002 021f 	and.w	r2, r2, #31
 8004290:	2101      	movs	r1, #1
 8004292:	fa01 f202 	lsl.w	r2, r1, r2
 8004296:	4013      	ands	r3, r2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d135      	bne.n	8004308 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0ae      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
 80042a0:	2302      	movs	r3, #2
 80042a2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a6:	fa93 f3a3 	rbit	r3, r3
 80042aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80042ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ae:	fab3 f383 	clz	r3, r3
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80042b6:	d802      	bhi.n	80042be <HAL_RCC_ClockConfig+0x182>
 80042b8:	4b31      	ldr	r3, [pc, #196]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	e00d      	b.n	80042da <HAL_RCC_ClockConfig+0x19e>
 80042be:	2302      	movs	r3, #2
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c4:	fa93 f3a3 	rbit	r3, r3
 80042c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ca:	2302      	movs	r3, #2
 80042cc:	623b      	str	r3, [r7, #32]
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	fa93 f3a3 	rbit	r3, r3
 80042d4:	61fb      	str	r3, [r7, #28]
 80042d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 80042d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042da:	2202      	movs	r2, #2
 80042dc:	61ba      	str	r2, [r7, #24]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	fa92 f2a2 	rbit	r2, r2
 80042e4:	617a      	str	r2, [r7, #20]
  return result;
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	fab2 f282 	clz	r2, r2
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	f042 0220 	orr.w	r2, r2, #32
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	f002 021f 	and.w	r2, r2, #31
 80042f8:	2101      	movs	r1, #1
 80042fa:	fa01 f202 	lsl.w	r2, r1, r2
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e07a      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004308:	4b1d      	ldr	r3, [pc, #116]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f023 0203 	bic.w	r2, r3, #3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	491a      	ldr	r1, [pc, #104]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 8004316:	4313      	orrs	r3, r2
 8004318:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800431a:	f7fd fd95 	bl	8001e48 <HAL_GetTick>
 800431e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004320:	e00a      	b.n	8004338 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004322:	f7fd fd91 	bl	8001e48 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004330:	4293      	cmp	r3, r2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e062      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004338:	4b11      	ldr	r3, [pc, #68]	@ (8004380 <HAL_RCC_ClockConfig+0x244>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 020c 	and.w	r2, r3, #12
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	429a      	cmp	r2, r3
 8004348:	d1eb      	bne.n	8004322 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800434a:	4b0c      	ldr	r3, [pc, #48]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	429a      	cmp	r2, r3
 8004356:	d215      	bcs.n	8004384 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004358:	4b08      	ldr	r3, [pc, #32]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f023 0207 	bic.w	r2, r3, #7
 8004360:	4906      	ldr	r1, [pc, #24]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	4313      	orrs	r3, r2
 8004366:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <HAL_RCC_ClockConfig+0x240>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d006      	beq.n	8004384 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e041      	b.n	80043fe <HAL_RCC_ClockConfig+0x2c2>
 800437a:	bf00      	nop
 800437c:	40022000 	.word	0x40022000
 8004380:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0304 	and.w	r3, r3, #4
 800438c:	2b00      	cmp	r3, #0
 800438e:	d008      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004390:	4b1d      	ldr	r3, [pc, #116]	@ (8004408 <HAL_RCC_ClockConfig+0x2cc>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	491a      	ldr	r1, [pc, #104]	@ (8004408 <HAL_RCC_ClockConfig+0x2cc>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0308 	and.w	r3, r3, #8
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d009      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043ae:	4b16      	ldr	r3, [pc, #88]	@ (8004408 <HAL_RCC_ClockConfig+0x2cc>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	00db      	lsls	r3, r3, #3
 80043bc:	4912      	ldr	r1, [pc, #72]	@ (8004408 <HAL_RCC_ClockConfig+0x2cc>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043c2:	f000 f829 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 80043c6:	4601      	mov	r1, r0
 80043c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <HAL_RCC_ClockConfig+0x2cc>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043d0:	22f0      	movs	r2, #240	@ 0xf0
 80043d2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	fa92 f2a2 	rbit	r2, r2
 80043da:	60fa      	str	r2, [r7, #12]
  return result;
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	fab2 f282 	clz	r2, r2
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	40d3      	lsrs	r3, r2
 80043e6:	4a09      	ldr	r2, [pc, #36]	@ (800440c <HAL_RCC_ClockConfig+0x2d0>)
 80043e8:	5cd3      	ldrb	r3, [r2, r3]
 80043ea:	fa21 f303 	lsr.w	r3, r1, r3
 80043ee:	4a08      	ldr	r2, [pc, #32]	@ (8004410 <HAL_RCC_ClockConfig+0x2d4>)
 80043f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80043f2:	4b08      	ldr	r3, [pc, #32]	@ (8004414 <HAL_RCC_ClockConfig+0x2d8>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fd fce2 	bl	8001dc0 <HAL_InitTick>
  
  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3778      	adds	r7, #120	@ 0x78
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40021000 	.word	0x40021000
 800440c:	08007884 	.word	0x08007884
 8004410:	20000000 	.word	0x20000000
 8004414:	20000014 	.word	0x20000014

08004418 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004418:	b480      	push	{r7}
 800441a:	b087      	sub	sp, #28
 800441c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	2300      	movs	r3, #0
 800442c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004432:	4b1e      	ldr	r3, [pc, #120]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x94>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f003 030c 	and.w	r3, r3, #12
 800443e:	2b04      	cmp	r3, #4
 8004440:	d002      	beq.n	8004448 <HAL_RCC_GetSysClockFreq+0x30>
 8004442:	2b08      	cmp	r3, #8
 8004444:	d003      	beq.n	800444e <HAL_RCC_GetSysClockFreq+0x36>
 8004446:	e026      	b.n	8004496 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004448:	4b19      	ldr	r3, [pc, #100]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800444a:	613b      	str	r3, [r7, #16]
      break;
 800444c:	e026      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	0c9b      	lsrs	r3, r3, #18
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	4a17      	ldr	r2, [pc, #92]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004458:	5cd3      	ldrb	r3, [r2, r3]
 800445a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800445c:	4b13      	ldr	r3, [pc, #76]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x94>)
 800445e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004460:	f003 030f 	and.w	r3, r3, #15
 8004464:	4a14      	ldr	r2, [pc, #80]	@ (80044b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004466:	5cd3      	ldrb	r3, [r2, r3]
 8004468:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004474:	4a0e      	ldr	r2, [pc, #56]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	fbb2 f2f3 	udiv	r2, r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	fb02 f303 	mul.w	r3, r2, r3
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	e004      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a0c      	ldr	r2, [pc, #48]	@ (80044bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800448a:	fb02 f303 	mul.w	r3, r2, r3
 800448e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	613b      	str	r3, [r7, #16]
      break;
 8004494:	e002      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004496:	4b06      	ldr	r3, [pc, #24]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004498:	613b      	str	r3, [r7, #16]
      break;
 800449a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800449c:	693b      	ldr	r3, [r7, #16]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	371c      	adds	r7, #28
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000
 80044b0:	007a1200 	.word	0x007a1200
 80044b4:	0800789c 	.word	0x0800789c
 80044b8:	080078ac 	.word	0x080078ac
 80044bc:	003d0900 	.word	0x003d0900

080044c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044c4:	4b03      	ldr	r3, [pc, #12]	@ (80044d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044c6:	681b      	ldr	r3, [r3, #0]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	20000000 	.word	0x20000000

080044d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80044de:	f7ff ffef 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 80044e2:	4601      	mov	r1, r0
 80044e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004514 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044ec:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80044f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	fa92 f2a2 	rbit	r2, r2
 80044f8:	603a      	str	r2, [r7, #0]
  return result;
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	fab2 f282 	clz	r2, r2
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	40d3      	lsrs	r3, r2
 8004504:	4a04      	ldr	r2, [pc, #16]	@ (8004518 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004506:	5cd3      	ldrb	r3, [r2, r3]
 8004508:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800450c:	4618      	mov	r0, r3
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40021000 	.word	0x40021000
 8004518:	08007894 	.word	0x08007894

0800451c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004522:	f7ff ffcd 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 8004526:	4601      	mov	r1, r0
 8004528:	4b0b      	ldr	r3, [pc, #44]	@ (8004558 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004530:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004534:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	fa92 f2a2 	rbit	r2, r2
 800453c:	603a      	str	r2, [r7, #0]
  return result;
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	fab2 f282 	clz	r2, r2
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	40d3      	lsrs	r3, r2
 8004548:	4a04      	ldr	r2, [pc, #16]	@ (800455c <HAL_RCC_GetPCLK2Freq+0x40>)
 800454a:	5cd3      	ldrb	r3, [r2, r3]
 800454c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004550:	4618      	mov	r0, r3
 8004552:	3708      	adds	r7, #8
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40021000 	.word	0x40021000
 800455c:	08007894 	.word	0x08007894

08004560 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	220f      	movs	r2, #15
 800456e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004570:	4b12      	ldr	r3, [pc, #72]	@ (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f003 0203 	and.w	r2, r3, #3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800457c:	4b0f      	ldr	r3, [pc, #60]	@ (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004588:	4b0c      	ldr	r3, [pc, #48]	@ (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004594:	4b09      	ldr	r3, [pc, #36]	@ (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	08db      	lsrs	r3, r3, #3
 800459a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80045a2:	4b07      	ldr	r3, [pc, #28]	@ (80045c0 <HAL_RCC_GetClockConfig+0x60>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0207 	and.w	r2, r3, #7
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	601a      	str	r2, [r3, #0]
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40022000 	.word	0x40022000

080045c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b092      	sub	sp, #72	@ 0x48
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80045d4:	2300      	movs	r3, #0
 80045d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f000 80cb 	beq.w	800477e <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045e8:	4b85      	ldr	r3, [pc, #532]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10e      	bne.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045f4:	4b82      	ldr	r3, [pc, #520]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	4a81      	ldr	r2, [pc, #516]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045fe:	61d3      	str	r3, [r2, #28]
 8004600:	4b7f      	ldr	r3, [pc, #508]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800460c:	2301      	movs	r3, #1
 800460e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004612:	4b7c      	ldr	r3, [pc, #496]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800461a:	2b00      	cmp	r3, #0
 800461c:	d118      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800461e:	4b79      	ldr	r3, [pc, #484]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a78      	ldr	r2, [pc, #480]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004628:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800462a:	f7fd fc0d 	bl	8001e48 <HAL_GetTick>
 800462e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004630:	e008      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004632:	f7fd fc09 	bl	8001e48 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b64      	cmp	r3, #100	@ 0x64
 800463e:	d901      	bls.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e0d9      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004644:	4b6f      	ldr	r3, [pc, #444]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d0f0      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004650:	4b6b      	ldr	r3, [pc, #428]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004658:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800465a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465c:	2b00      	cmp	r3, #0
 800465e:	d07b      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004668:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800466a:	429a      	cmp	r2, r3
 800466c:	d074      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800466e:	4b64      	ldr	r3, [pc, #400]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004678:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800467c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004680:	fa93 f3a3 	rbit	r3, r3
 8004684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004688:	fab3 f383 	clz	r3, r3
 800468c:	b2db      	uxtb	r3, r3
 800468e:	461a      	mov	r2, r3
 8004690:	4b5d      	ldr	r3, [pc, #372]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	461a      	mov	r2, r3
 8004698:	2301      	movs	r3, #1
 800469a:	6013      	str	r3, [r2, #0]
 800469c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80046a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80046aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046ac:	fab3 f383 	clz	r3, r3
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	4b54      	ldr	r3, [pc, #336]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80046b6:	4413      	add	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	461a      	mov	r2, r3
 80046bc:	2300      	movs	r3, #0
 80046be:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046c0:	4a4f      	ldr	r2, [pc, #316]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80046c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d043      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d0:	f7fd fbba 	bl	8001e48 <HAL_GetTick>
 80046d4:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d6:	e00a      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d8:	f7fd fbb6 	bl	8001e48 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d901      	bls.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e084      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80046ee:	2302      	movs	r3, #2
 80046f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f4:	fa93 f3a3 	rbit	r3, r3
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046fa:	2302      	movs	r3, #2
 80046fc:	623b      	str	r3, [r7, #32]
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	fa93 f3a3 	rbit	r3, r3
 8004704:	61fb      	str	r3, [r7, #28]
  return result;
 8004706:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d102      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004718:	4b39      	ldr	r3, [pc, #228]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	e007      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800471e:	2302      	movs	r3, #2
 8004720:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	fa93 f3a3 	rbit	r3, r3
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	4b35      	ldr	r3, [pc, #212]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	2202      	movs	r2, #2
 8004730:	613a      	str	r2, [r7, #16]
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	fa92 f2a2 	rbit	r2, r2
 8004738:	60fa      	str	r2, [r7, #12]
  return result;
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	fab2 f282 	clz	r2, r2
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	f002 021f 	and.w	r2, r2, #31
 800474c:	2101      	movs	r1, #1
 800474e:	fa01 f202 	lsl.w	r2, r1, r2
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d0bf      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004758:	4b29      	ldr	r3, [pc, #164]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	4926      	ldr	r1, [pc, #152]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004766:	4313      	orrs	r3, r2
 8004768:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800476a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800476e:	2b01      	cmp	r3, #1
 8004770:	d105      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004772:	4b23      	ldr	r3, [pc, #140]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	4a22      	ldr	r2, [pc, #136]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800477c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d008      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800478a:	4b1d      	ldr	r3, [pc, #116]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478e:	f023 0203 	bic.w	r2, r3, #3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	491a      	ldr	r1, [pc, #104]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004798:	4313      	orrs	r3, r2
 800479a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0320 	and.w	r3, r3, #32
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d008      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047a8:	4b15      	ldr	r3, [pc, #84]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ac:	f023 0210 	bic.w	r2, r3, #16
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	4912      	ldr	r1, [pc, #72]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d008      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80047c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ca:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	490b      	ldr	r1, [pc, #44]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d008      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80047e4:	4b06      	ldr	r3, [pc, #24]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	4903      	ldr	r1, [pc, #12]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3748      	adds	r7, #72	@ 0x48
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000
 8004804:	40007000 	.word	0x40007000
 8004808:	10908100 	.word	0x10908100

0800480c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e049      	b.n	80048b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d106      	bne.n	8004838 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7fc f950 	bl	8000ad8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2202      	movs	r2, #2
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	3304      	adds	r3, #4
 8004848:	4619      	mov	r1, r3
 800484a:	4610      	mov	r0, r2
 800484c:	f000 fe92 	bl	8005574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d001      	beq.n	80048d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e038      	b.n	8004946 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004954 <HAL_TIM_Base_Start+0x98>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00e      	beq.n	8004904 <HAL_TIM_Base_Start+0x48>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ee:	d009      	beq.n	8004904 <HAL_TIM_Base_Start+0x48>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a18      	ldr	r2, [pc, #96]	@ (8004958 <HAL_TIM_Base_Start+0x9c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d004      	beq.n	8004904 <HAL_TIM_Base_Start+0x48>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a17      	ldr	r2, [pc, #92]	@ (800495c <HAL_TIM_Base_Start+0xa0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d115      	bne.n	8004930 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	4b15      	ldr	r3, [pc, #84]	@ (8004960 <HAL_TIM_Base_Start+0xa4>)
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b06      	cmp	r3, #6
 8004914:	d015      	beq.n	8004942 <HAL_TIM_Base_Start+0x86>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800491c:	d011      	beq.n	8004942 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f042 0201 	orr.w	r2, r2, #1
 800492c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800492e:	e008      	b.n	8004942 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	e000      	b.n	8004944 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004942:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40012c00 	.word	0x40012c00
 8004958:	40000400 	.word	0x40000400
 800495c:	40014000 	.word	0x40014000
 8004960:	00010007 	.word	0x00010007

08004964 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e049      	b.n	8004a0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f841 	bl	8004a12 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	3304      	adds	r3, #4
 80049a0:	4619      	mov	r1, r3
 80049a2:	4610      	mov	r0, r2
 80049a4:	f000 fde6 	bl	8005574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
	...

08004a28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d109      	bne.n	8004a4c <HAL_TIM_PWM_Start+0x24>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e03c      	b.n	8004ac6 <HAL_TIM_PWM_Start+0x9e>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	d109      	bne.n	8004a66 <HAL_TIM_PWM_Start+0x3e>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	bf14      	ite	ne
 8004a5e:	2301      	movne	r3, #1
 8004a60:	2300      	moveq	r3, #0
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	e02f      	b.n	8004ac6 <HAL_TIM_PWM_Start+0x9e>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b08      	cmp	r3, #8
 8004a6a:	d109      	bne.n	8004a80 <HAL_TIM_PWM_Start+0x58>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	bf14      	ite	ne
 8004a78:	2301      	movne	r3, #1
 8004a7a:	2300      	moveq	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	e022      	b.n	8004ac6 <HAL_TIM_PWM_Start+0x9e>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d109      	bne.n	8004a9a <HAL_TIM_PWM_Start+0x72>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	bf14      	ite	ne
 8004a92:	2301      	movne	r3, #1
 8004a94:	2300      	moveq	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	e015      	b.n	8004ac6 <HAL_TIM_PWM_Start+0x9e>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b10      	cmp	r3, #16
 8004a9e:	d109      	bne.n	8004ab4 <HAL_TIM_PWM_Start+0x8c>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	bf14      	ite	ne
 8004aac:	2301      	movne	r3, #1
 8004aae:	2300      	moveq	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	e008      	b.n	8004ac6 <HAL_TIM_PWM_Start+0x9e>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	bf14      	ite	ne
 8004ac0:	2301      	movne	r3, #1
 8004ac2:	2300      	moveq	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e088      	b.n	8004be0 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <HAL_TIM_PWM_Start+0xb6>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004adc:	e023      	b.n	8004b26 <HAL_TIM_PWM_Start+0xfe>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d104      	bne.n	8004aee <HAL_TIM_PWM_Start+0xc6>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aec:	e01b      	b.n	8004b26 <HAL_TIM_PWM_Start+0xfe>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d104      	bne.n	8004afe <HAL_TIM_PWM_Start+0xd6>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004afc:	e013      	b.n	8004b26 <HAL_TIM_PWM_Start+0xfe>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b0c      	cmp	r3, #12
 8004b02:	d104      	bne.n	8004b0e <HAL_TIM_PWM_Start+0xe6>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b0c:	e00b      	b.n	8004b26 <HAL_TIM_PWM_Start+0xfe>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b10      	cmp	r3, #16
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_PWM_Start+0xf6>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b1c:	e003      	b.n	8004b26 <HAL_TIM_PWM_Start+0xfe>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2202      	movs	r2, #2
 8004b22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	6839      	ldr	r1, [r7, #0]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f001 f9f6 	bl	8005f20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a2b      	ldr	r2, [pc, #172]	@ (8004be8 <HAL_TIM_PWM_Start+0x1c0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00e      	beq.n	8004b5c <HAL_TIM_PWM_Start+0x134>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a2a      	ldr	r2, [pc, #168]	@ (8004bec <HAL_TIM_PWM_Start+0x1c4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d009      	beq.n	8004b5c <HAL_TIM_PWM_Start+0x134>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a28      	ldr	r2, [pc, #160]	@ (8004bf0 <HAL_TIM_PWM_Start+0x1c8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d004      	beq.n	8004b5c <HAL_TIM_PWM_Start+0x134>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a27      	ldr	r2, [pc, #156]	@ (8004bf4 <HAL_TIM_PWM_Start+0x1cc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d101      	bne.n	8004b60 <HAL_TIM_PWM_Start+0x138>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <HAL_TIM_PWM_Start+0x13a>
 8004b60:	2300      	movs	r3, #0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d007      	beq.n	8004b76 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004be8 <HAL_TIM_PWM_Start+0x1c0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d00e      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x176>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b88:	d009      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x176>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8004bf8 <HAL_TIM_PWM_Start+0x1d0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d004      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x176>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a14      	ldr	r2, [pc, #80]	@ (8004bec <HAL_TIM_PWM_Start+0x1c4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d115      	bne.n	8004bca <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	4b15      	ldr	r3, [pc, #84]	@ (8004bfc <HAL_TIM_PWM_Start+0x1d4>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b06      	cmp	r3, #6
 8004bae:	d015      	beq.n	8004bdc <HAL_TIM_PWM_Start+0x1b4>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bb6:	d011      	beq.n	8004bdc <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc8:	e008      	b.n	8004bdc <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0201 	orr.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	e000      	b.n	8004bde <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bdc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40012c00 	.word	0x40012c00
 8004bec:	40014000 	.word	0x40014000
 8004bf0:	40014400 	.word	0x40014400
 8004bf4:	40014800 	.word	0x40014800
 8004bf8:	40000400 	.word	0x40000400
 8004bfc:	00010007 	.word	0x00010007

08004c00 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	6839      	ldr	r1, [r7, #0]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f001 f984 	bl	8005f20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a3b      	ldr	r2, [pc, #236]	@ (8004d0c <HAL_TIM_PWM_Stop+0x10c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d00e      	beq.n	8004c40 <HAL_TIM_PWM_Stop+0x40>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a3a      	ldr	r2, [pc, #232]	@ (8004d10 <HAL_TIM_PWM_Stop+0x110>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d009      	beq.n	8004c40 <HAL_TIM_PWM_Stop+0x40>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a38      	ldr	r2, [pc, #224]	@ (8004d14 <HAL_TIM_PWM_Stop+0x114>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d004      	beq.n	8004c40 <HAL_TIM_PWM_Stop+0x40>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a37      	ldr	r2, [pc, #220]	@ (8004d18 <HAL_TIM_PWM_Stop+0x118>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d101      	bne.n	8004c44 <HAL_TIM_PWM_Stop+0x44>
 8004c40:	2301      	movs	r3, #1
 8004c42:	e000      	b.n	8004c46 <HAL_TIM_PWM_Stop+0x46>
 8004c44:	2300      	movs	r3, #0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d017      	beq.n	8004c7a <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6a1a      	ldr	r2, [r3, #32]
 8004c50:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10f      	bne.n	8004c7a <HAL_TIM_PWM_Stop+0x7a>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a1a      	ldr	r2, [r3, #32]
 8004c60:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c64:	4013      	ands	r3, r2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d107      	bne.n	8004c7a <HAL_TIM_PWM_Stop+0x7a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6a1a      	ldr	r2, [r3, #32]
 8004c80:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c84:	4013      	ands	r3, r2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10f      	bne.n	8004caa <HAL_TIM_PWM_Stop+0xaa>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6a1a      	ldr	r2, [r3, #32]
 8004c90:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c94:	4013      	ands	r3, r2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d107      	bne.n	8004caa <HAL_TIM_PWM_Stop+0xaa>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0201 	bic.w	r2, r2, #1
 8004ca8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d104      	bne.n	8004cba <HAL_TIM_PWM_Stop+0xba>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cb8:	e023      	b.n	8004d02 <HAL_TIM_PWM_Stop+0x102>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b04      	cmp	r3, #4
 8004cbe:	d104      	bne.n	8004cca <HAL_TIM_PWM_Stop+0xca>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cc8:	e01b      	b.n	8004d02 <HAL_TIM_PWM_Stop+0x102>
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d104      	bne.n	8004cda <HAL_TIM_PWM_Stop+0xda>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cd8:	e013      	b.n	8004d02 <HAL_TIM_PWM_Stop+0x102>
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b0c      	cmp	r3, #12
 8004cde:	d104      	bne.n	8004cea <HAL_TIM_PWM_Stop+0xea>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce8:	e00b      	b.n	8004d02 <HAL_TIM_PWM_Stop+0x102>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b10      	cmp	r3, #16
 8004cee:	d104      	bne.n	8004cfa <HAL_TIM_PWM_Stop+0xfa>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf8:	e003      	b.n	8004d02 <HAL_TIM_PWM_Stop+0x102>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40012c00 	.word	0x40012c00
 8004d10:	40014000 	.word	0x40014000
 8004d14:	40014400 	.word	0x40014400
 8004d18:	40014800 	.word	0x40014800

08004d1c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e049      	b.n	8004dc2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fb fe7c 	bl	8000a40 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3304      	adds	r3, #4
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4610      	mov	r0, r2
 8004d5c:	f000 fc0a 	bl	8005574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d020      	beq.n	8004e2e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d01b      	beq.n	8004e2e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f06f 0202 	mvn.w	r2, #2
 8004dfe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	f003 0303 	and.w	r3, r3, #3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fb8f 	bl	8005538 <HAL_TIM_IC_CaptureCallback>
 8004e1a:	e005      	b.n	8004e28 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 fb81 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fb92 	bl	800554c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d020      	beq.n	8004e7a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f003 0304 	and.w	r3, r3, #4
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d01b      	beq.n	8004e7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f06f 0204 	mvn.w	r2, #4
 8004e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fb69 	bl	8005538 <HAL_TIM_IC_CaptureCallback>
 8004e66:	e005      	b.n	8004e74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 fb5b 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fb6c 	bl	800554c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	f003 0308 	and.w	r3, r3, #8
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d020      	beq.n	8004ec6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f003 0308 	and.w	r3, r3, #8
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d01b      	beq.n	8004ec6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f06f 0208 	mvn.w	r2, #8
 8004e96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2204      	movs	r2, #4
 8004e9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fb43 	bl	8005538 <HAL_TIM_IC_CaptureCallback>
 8004eb2:	e005      	b.n	8004ec0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fb35 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fb46 	bl	800554c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f003 0310 	and.w	r3, r3, #16
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d020      	beq.n	8004f12 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 0310 	and.w	r3, r3, #16
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d01b      	beq.n	8004f12 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f06f 0210 	mvn.w	r2, #16
 8004ee2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2208      	movs	r2, #8
 8004ee8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	69db      	ldr	r3, [r3, #28]
 8004ef0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 fb1d 	bl	8005538 <HAL_TIM_IC_CaptureCallback>
 8004efe:	e005      	b.n	8004f0c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 fb0f 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 fb20 	bl	800554c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00c      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d007      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f06f 0201 	mvn.w	r2, #1
 8004f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 faed 	bl	8005510 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00c      	beq.n	8004f5a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d007      	beq.n	8004f5a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f001 f881 	bl	800605c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00c      	beq.n	8004f7e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d007      	beq.n	8004f7e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f001 f879 	bl	8006070 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00c      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fadf 	bl	8005560 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f003 0320 	and.w	r3, r3, #32
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00c      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d007      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f06f 0220 	mvn.w	r2, #32
 8004fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f001 f841 	bl	8006048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fc6:	bf00      	nop
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b086      	sub	sp, #24
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d101      	bne.n	8004fec <HAL_TIM_IC_ConfigChannel+0x1e>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	e088      	b.n	80050fe <HAL_TIM_IC_ConfigChannel+0x130>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d11b      	bne.n	8005032 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800500a:	f000 fddd 	bl	8005bc8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699a      	ldr	r2, [r3, #24]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 020c 	bic.w	r2, r2, #12
 800501c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6999      	ldr	r1, [r3, #24]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	619a      	str	r2, [r3, #24]
 8005030:	e060      	b.n	80050f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b04      	cmp	r3, #4
 8005036:	d11c      	bne.n	8005072 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005048:	f000 fe49 	bl	8005cde <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699a      	ldr	r2, [r3, #24]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800505a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6999      	ldr	r1, [r3, #24]
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	021a      	lsls	r2, r3, #8
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	619a      	str	r2, [r3, #24]
 8005070:	e040      	b.n	80050f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b08      	cmp	r3, #8
 8005076:	d11b      	bne.n	80050b0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005088:	f000 fe96 	bl	8005db8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	69da      	ldr	r2, [r3, #28]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 020c 	bic.w	r2, r2, #12
 800509a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	69d9      	ldr	r1, [r3, #28]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	61da      	str	r2, [r3, #28]
 80050ae:	e021      	b.n	80050f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b0c      	cmp	r3, #12
 80050b4:	d11c      	bne.n	80050f0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80050c6:	f000 feb3 	bl	8005e30 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69da      	ldr	r2, [r3, #28]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80050d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69d9      	ldr	r1, [r3, #28]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	021a      	lsls	r2, r3, #8
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	61da      	str	r2, [r3, #28]
 80050ee:	e001      	b.n	80050f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
	...

08005108 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005114:	2300      	movs	r3, #0
 8005116:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005122:	2302      	movs	r3, #2
 8005124:	e0ff      	b.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b14      	cmp	r3, #20
 8005132:	f200 80f0 	bhi.w	8005316 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005136:	a201      	add	r2, pc, #4	@ (adr r2, 800513c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513c:	08005191 	.word	0x08005191
 8005140:	08005317 	.word	0x08005317
 8005144:	08005317 	.word	0x08005317
 8005148:	08005317 	.word	0x08005317
 800514c:	080051d1 	.word	0x080051d1
 8005150:	08005317 	.word	0x08005317
 8005154:	08005317 	.word	0x08005317
 8005158:	08005317 	.word	0x08005317
 800515c:	08005213 	.word	0x08005213
 8005160:	08005317 	.word	0x08005317
 8005164:	08005317 	.word	0x08005317
 8005168:	08005317 	.word	0x08005317
 800516c:	08005253 	.word	0x08005253
 8005170:	08005317 	.word	0x08005317
 8005174:	08005317 	.word	0x08005317
 8005178:	08005317 	.word	0x08005317
 800517c:	08005295 	.word	0x08005295
 8005180:	08005317 	.word	0x08005317
 8005184:	08005317 	.word	0x08005317
 8005188:	08005317 	.word	0x08005317
 800518c:	080052d5 	.word	0x080052d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68b9      	ldr	r1, [r7, #8]
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fa70 	bl	800567c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	699a      	ldr	r2, [r3, #24]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0208 	orr.w	r2, r2, #8
 80051aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699a      	ldr	r2, [r3, #24]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f022 0204 	bic.w	r2, r2, #4
 80051ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6999      	ldr	r1, [r3, #24]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	691a      	ldr	r2, [r3, #16]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	619a      	str	r2, [r3, #24]
      break;
 80051ce:	e0a5      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f000 fad6 	bl	8005788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6999      	ldr	r1, [r3, #24]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	021a      	lsls	r2, r3, #8
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	619a      	str	r2, [r3, #24]
      break;
 8005210:	e084      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68b9      	ldr	r1, [r7, #8]
 8005218:	4618      	mov	r0, r3
 800521a:	f000 fb35 	bl	8005888 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69da      	ldr	r2, [r3, #28]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0208 	orr.w	r2, r2, #8
 800522c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	69da      	ldr	r2, [r3, #28]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0204 	bic.w	r2, r2, #4
 800523c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	69d9      	ldr	r1, [r3, #28]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	430a      	orrs	r2, r1
 800524e:	61da      	str	r2, [r3, #28]
      break;
 8005250:	e064      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68b9      	ldr	r1, [r7, #8]
 8005258:	4618      	mov	r0, r3
 800525a:	f000 fb93 	bl	8005984 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	69da      	ldr	r2, [r3, #28]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800526c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69da      	ldr	r2, [r3, #28]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800527c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69d9      	ldr	r1, [r3, #28]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	021a      	lsls	r2, r3, #8
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	61da      	str	r2, [r3, #28]
      break;
 8005292:	e043      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fbd6 	bl	8005a4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0208 	orr.w	r2, r2, #8
 80052ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0204 	bic.w	r2, r2, #4
 80052be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80052d2:	e023      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68b9      	ldr	r1, [r7, #8]
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fc14 	bl	8005b08 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	021a      	lsls	r2, r3, #8
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005314:	e002      	b.n	800531c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
      break;
 800531a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005324:	7dfb      	ldrb	r3, [r7, #23]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3718      	adds	r7, #24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop

08005330 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005340:	2b01      	cmp	r3, #1
 8005342:	d101      	bne.n	8005348 <HAL_TIM_GenerateEvent+0x18>
 8005344:	2302      	movs	r3, #2
 8005346:	e014      	b.n	8005372 <HAL_TIM_GenerateEvent+0x42>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
 8005386:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005388:	2300      	movs	r3, #0
 800538a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <HAL_TIM_ConfigClockSource+0x1c>
 8005396:	2302      	movs	r3, #2
 8005398:	e0b6      	b.n	8005508 <HAL_TIM_ConfigClockSource+0x18a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2202      	movs	r2, #2
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053b8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053c4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053d6:	d03e      	beq.n	8005456 <HAL_TIM_ConfigClockSource+0xd8>
 80053d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053dc:	f200 8087 	bhi.w	80054ee <HAL_TIM_ConfigClockSource+0x170>
 80053e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e4:	f000 8086 	beq.w	80054f4 <HAL_TIM_ConfigClockSource+0x176>
 80053e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ec:	d87f      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 80053ee:	2b70      	cmp	r3, #112	@ 0x70
 80053f0:	d01a      	beq.n	8005428 <HAL_TIM_ConfigClockSource+0xaa>
 80053f2:	2b70      	cmp	r3, #112	@ 0x70
 80053f4:	d87b      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 80053f6:	2b60      	cmp	r3, #96	@ 0x60
 80053f8:	d050      	beq.n	800549c <HAL_TIM_ConfigClockSource+0x11e>
 80053fa:	2b60      	cmp	r3, #96	@ 0x60
 80053fc:	d877      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 80053fe:	2b50      	cmp	r3, #80	@ 0x50
 8005400:	d03c      	beq.n	800547c <HAL_TIM_ConfigClockSource+0xfe>
 8005402:	2b50      	cmp	r3, #80	@ 0x50
 8005404:	d873      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 8005406:	2b40      	cmp	r3, #64	@ 0x40
 8005408:	d058      	beq.n	80054bc <HAL_TIM_ConfigClockSource+0x13e>
 800540a:	2b40      	cmp	r3, #64	@ 0x40
 800540c:	d86f      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 800540e:	2b30      	cmp	r3, #48	@ 0x30
 8005410:	d064      	beq.n	80054dc <HAL_TIM_ConfigClockSource+0x15e>
 8005412:	2b30      	cmp	r3, #48	@ 0x30
 8005414:	d86b      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 8005416:	2b20      	cmp	r3, #32
 8005418:	d060      	beq.n	80054dc <HAL_TIM_ConfigClockSource+0x15e>
 800541a:	2b20      	cmp	r3, #32
 800541c:	d867      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
 800541e:	2b00      	cmp	r3, #0
 8005420:	d05c      	beq.n	80054dc <HAL_TIM_ConfigClockSource+0x15e>
 8005422:	2b10      	cmp	r3, #16
 8005424:	d05a      	beq.n	80054dc <HAL_TIM_ConfigClockSource+0x15e>
 8005426:	e062      	b.n	80054ee <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005438:	f000 fd52 	bl	8005ee0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800544a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	609a      	str	r2, [r3, #8]
      break;
 8005454:	e04f      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005466:	f000 fd3b 	bl	8005ee0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005478:	609a      	str	r2, [r3, #8]
      break;
 800547a:	e03c      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005488:	461a      	mov	r2, r3
 800548a:	f000 fbf9 	bl	8005c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2150      	movs	r1, #80	@ 0x50
 8005494:	4618      	mov	r0, r3
 8005496:	f000 fd08 	bl	8005eaa <TIM_ITRx_SetConfig>
      break;
 800549a:	e02c      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054a8:	461a      	mov	r2, r3
 80054aa:	f000 fc55 	bl	8005d58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2160      	movs	r1, #96	@ 0x60
 80054b4:	4618      	mov	r0, r3
 80054b6:	f000 fcf8 	bl	8005eaa <TIM_ITRx_SetConfig>
      break;
 80054ba:	e01c      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054c8:	461a      	mov	r2, r3
 80054ca:	f000 fbd9 	bl	8005c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2140      	movs	r1, #64	@ 0x40
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 fce8 	bl	8005eaa <TIM_ITRx_SetConfig>
      break;
 80054da:	e00c      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4619      	mov	r1, r3
 80054e6:	4610      	mov	r0, r2
 80054e8:	f000 fcdf 	bl	8005eaa <TIM_ITRx_SetConfig>
      break;
 80054ec:	e003      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	73fb      	strb	r3, [r7, #15]
      break;
 80054f2:	e000      	b.n	80054f6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80054f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005506:	7bfb      	ldrb	r3, [r7, #15]
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a38      	ldr	r2, [pc, #224]	@ (8005668 <TIM_Base_SetConfig+0xf4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d007      	beq.n	800559c <TIM_Base_SetConfig+0x28>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005592:	d003      	beq.n	800559c <TIM_Base_SetConfig+0x28>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a35      	ldr	r2, [pc, #212]	@ (800566c <TIM_Base_SetConfig+0xf8>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005668 <TIM_Base_SetConfig+0xf4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d013      	beq.n	80055de <TIM_Base_SetConfig+0x6a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d00f      	beq.n	80055de <TIM_Base_SetConfig+0x6a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a2a      	ldr	r2, [pc, #168]	@ (800566c <TIM_Base_SetConfig+0xf8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d00b      	beq.n	80055de <TIM_Base_SetConfig+0x6a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a29      	ldr	r2, [pc, #164]	@ (8005670 <TIM_Base_SetConfig+0xfc>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d007      	beq.n	80055de <TIM_Base_SetConfig+0x6a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a28      	ldr	r2, [pc, #160]	@ (8005674 <TIM_Base_SetConfig+0x100>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d003      	beq.n	80055de <TIM_Base_SetConfig+0x6a>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a27      	ldr	r2, [pc, #156]	@ (8005678 <TIM_Base_SetConfig+0x104>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d108      	bne.n	80055f0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a14      	ldr	r2, [pc, #80]	@ (8005668 <TIM_Base_SetConfig+0xf4>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00b      	beq.n	8005634 <TIM_Base_SetConfig+0xc0>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a14      	ldr	r2, [pc, #80]	@ (8005670 <TIM_Base_SetConfig+0xfc>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d007      	beq.n	8005634 <TIM_Base_SetConfig+0xc0>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a13      	ldr	r2, [pc, #76]	@ (8005674 <TIM_Base_SetConfig+0x100>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_Base_SetConfig+0xc0>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a12      	ldr	r2, [pc, #72]	@ (8005678 <TIM_Base_SetConfig+0x104>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d103      	bne.n	800563c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b01      	cmp	r3, #1
 800564c:	d105      	bne.n	800565a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f023 0201 	bic.w	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	611a      	str	r2, [r3, #16]
  }
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	40012c00 	.word	0x40012c00
 800566c:	40000400 	.word	0x40000400
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800

0800567c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	f023 0201 	bic.w	r2, r3, #1
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 0303 	bic.w	r3, r3, #3
 80056b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	4313      	orrs	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f023 0302 	bic.w	r3, r3, #2
 80056c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a28      	ldr	r2, [pc, #160]	@ (8005778 <TIM_OC1_SetConfig+0xfc>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00b      	beq.n	80056f4 <TIM_OC1_SetConfig+0x78>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a27      	ldr	r2, [pc, #156]	@ (800577c <TIM_OC1_SetConfig+0x100>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d007      	beq.n	80056f4 <TIM_OC1_SetConfig+0x78>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a26      	ldr	r2, [pc, #152]	@ (8005780 <TIM_OC1_SetConfig+0x104>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d003      	beq.n	80056f4 <TIM_OC1_SetConfig+0x78>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a25      	ldr	r2, [pc, #148]	@ (8005784 <TIM_OC1_SetConfig+0x108>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d10c      	bne.n	800570e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 0308 	bic.w	r3, r3, #8
 80056fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f023 0304 	bic.w	r3, r3, #4
 800570c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a19      	ldr	r2, [pc, #100]	@ (8005778 <TIM_OC1_SetConfig+0xfc>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00b      	beq.n	800572e <TIM_OC1_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a18      	ldr	r2, [pc, #96]	@ (800577c <TIM_OC1_SetConfig+0x100>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d007      	beq.n	800572e <TIM_OC1_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a17      	ldr	r2, [pc, #92]	@ (8005780 <TIM_OC1_SetConfig+0x104>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d003      	beq.n	800572e <TIM_OC1_SetConfig+0xb2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a16      	ldr	r2, [pc, #88]	@ (8005784 <TIM_OC1_SetConfig+0x108>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d111      	bne.n	8005752 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800573c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	693a      	ldr	r2, [r7, #16]
 800574e:	4313      	orrs	r3, r2
 8005750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	621a      	str	r2, [r3, #32]
}
 800576c:	bf00      	nop
 800576e:	371c      	adds	r7, #28
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	40012c00 	.word	0x40012c00
 800577c:	40014000 	.word	0x40014000
 8005780:	40014400 	.word	0x40014400
 8005784:	40014800 	.word	0x40014800

08005788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a1b      	ldr	r3, [r3, #32]
 800579c:	f023 0210 	bic.w	r2, r3, #16
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f023 0320 	bic.w	r3, r3, #32
 80057d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a24      	ldr	r2, [pc, #144]	@ (8005878 <TIM_OC2_SetConfig+0xf0>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d10d      	bne.n	8005808 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	011b      	lsls	r3, r3, #4
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005806:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a1b      	ldr	r2, [pc, #108]	@ (8005878 <TIM_OC2_SetConfig+0xf0>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d00b      	beq.n	8005828 <TIM_OC2_SetConfig+0xa0>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a1a      	ldr	r2, [pc, #104]	@ (800587c <TIM_OC2_SetConfig+0xf4>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d007      	beq.n	8005828 <TIM_OC2_SetConfig+0xa0>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a19      	ldr	r2, [pc, #100]	@ (8005880 <TIM_OC2_SetConfig+0xf8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d003      	beq.n	8005828 <TIM_OC2_SetConfig+0xa0>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a18      	ldr	r2, [pc, #96]	@ (8005884 <TIM_OC2_SetConfig+0xfc>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d113      	bne.n	8005850 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800582e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005836:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	4313      	orrs	r3, r2
 8005842:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	4313      	orrs	r3, r2
 800584e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	621a      	str	r2, [r3, #32]
}
 800586a:	bf00      	nop
 800586c:	371c      	adds	r7, #28
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	40012c00 	.word	0x40012c00
 800587c:	40014000 	.word	0x40014000
 8005880:	40014400 	.word	0x40014400
 8005884:	40014800 	.word	0x40014800

08005888 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 0303 	bic.w	r3, r3, #3
 80058c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	021b      	lsls	r3, r3, #8
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a23      	ldr	r2, [pc, #140]	@ (8005974 <TIM_OC3_SetConfig+0xec>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d10d      	bne.n	8005906 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	021b      	lsls	r3, r3, #8
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005904:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a1a      	ldr	r2, [pc, #104]	@ (8005974 <TIM_OC3_SetConfig+0xec>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d00b      	beq.n	8005926 <TIM_OC3_SetConfig+0x9e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a19      	ldr	r2, [pc, #100]	@ (8005978 <TIM_OC3_SetConfig+0xf0>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d007      	beq.n	8005926 <TIM_OC3_SetConfig+0x9e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a18      	ldr	r2, [pc, #96]	@ (800597c <TIM_OC3_SetConfig+0xf4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d003      	beq.n	8005926 <TIM_OC3_SetConfig+0x9e>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a17      	ldr	r2, [pc, #92]	@ (8005980 <TIM_OC3_SetConfig+0xf8>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d113      	bne.n	800594e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800592c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005934:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	4313      	orrs	r3, r2
 8005940:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	011b      	lsls	r3, r3, #4
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	621a      	str	r2, [r3, #32]
}
 8005968:	bf00      	nop
 800596a:	371c      	adds	r7, #28
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	40012c00 	.word	0x40012c00
 8005978:	40014000 	.word	0x40014000
 800597c:	40014400 	.word	0x40014400
 8005980:	40014800 	.word	0x40014800

08005984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005984:	b480      	push	{r7}
 8005986:	b087      	sub	sp, #28
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	021b      	lsls	r3, r3, #8
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	031b      	lsls	r3, r3, #12
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4313      	orrs	r3, r2
 80059de:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a16      	ldr	r2, [pc, #88]	@ (8005a3c <TIM_OC4_SetConfig+0xb8>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00b      	beq.n	8005a00 <TIM_OC4_SetConfig+0x7c>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a15      	ldr	r2, [pc, #84]	@ (8005a40 <TIM_OC4_SetConfig+0xbc>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d007      	beq.n	8005a00 <TIM_OC4_SetConfig+0x7c>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a14      	ldr	r2, [pc, #80]	@ (8005a44 <TIM_OC4_SetConfig+0xc0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d003      	beq.n	8005a00 <TIM_OC4_SetConfig+0x7c>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a13      	ldr	r2, [pc, #76]	@ (8005a48 <TIM_OC4_SetConfig+0xc4>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d109      	bne.n	8005a14 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	019b      	lsls	r3, r3, #6
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	621a      	str	r2, [r3, #32]
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40012c00 	.word	0x40012c00
 8005a40:	40014000 	.word	0x40014000
 8005a44:	40014400 	.word	0x40014400
 8005a48:	40014800 	.word	0x40014800

08005a4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	041b      	lsls	r3, r3, #16
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a15      	ldr	r2, [pc, #84]	@ (8005af8 <TIM_OC5_SetConfig+0xac>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d00b      	beq.n	8005abe <TIM_OC5_SetConfig+0x72>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a14      	ldr	r2, [pc, #80]	@ (8005afc <TIM_OC5_SetConfig+0xb0>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d007      	beq.n	8005abe <TIM_OC5_SetConfig+0x72>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a13      	ldr	r2, [pc, #76]	@ (8005b00 <TIM_OC5_SetConfig+0xb4>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d003      	beq.n	8005abe <TIM_OC5_SetConfig+0x72>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a12      	ldr	r2, [pc, #72]	@ (8005b04 <TIM_OC5_SetConfig+0xb8>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d109      	bne.n	8005ad2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	021b      	lsls	r3, r3, #8
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	621a      	str	r2, [r3, #32]
}
 8005aec:	bf00      	nop
 8005aee:	371c      	adds	r7, #28
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr
 8005af8:	40012c00 	.word	0x40012c00
 8005afc:	40014000 	.word	0x40014000
 8005b00:	40014400 	.word	0x40014400
 8005b04:	40014800 	.word	0x40014800

08005b08 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	021b      	lsls	r3, r3, #8
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	051b      	lsls	r3, r3, #20
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a16      	ldr	r2, [pc, #88]	@ (8005bb8 <TIM_OC6_SetConfig+0xb0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d00b      	beq.n	8005b7c <TIM_OC6_SetConfig+0x74>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a15      	ldr	r2, [pc, #84]	@ (8005bbc <TIM_OC6_SetConfig+0xb4>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_OC6_SetConfig+0x74>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a14      	ldr	r2, [pc, #80]	@ (8005bc0 <TIM_OC6_SetConfig+0xb8>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_OC6_SetConfig+0x74>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a13      	ldr	r2, [pc, #76]	@ (8005bc4 <TIM_OC6_SetConfig+0xbc>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d109      	bne.n	8005b90 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	029b      	lsls	r3, r3, #10
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40014000 	.word	0x40014000
 8005bc0:	40014400 	.word	0x40014400
 8005bc4:	40014800 	.word	0x40014800

08005bc8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
 8005bd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	f023 0201 	bic.w	r2, r3, #1
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	4a20      	ldr	r2, [pc, #128]	@ (8005c74 <TIM_TI1_SetConfig+0xac>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00b      	beq.n	8005c0e <TIM_TI1_SetConfig+0x46>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bfc:	d007      	beq.n	8005c0e <TIM_TI1_SetConfig+0x46>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4a1d      	ldr	r2, [pc, #116]	@ (8005c78 <TIM_TI1_SetConfig+0xb0>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d003      	beq.n	8005c0e <TIM_TI1_SetConfig+0x46>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a1c      	ldr	r2, [pc, #112]	@ (8005c7c <TIM_TI1_SetConfig+0xb4>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d101      	bne.n	8005c12 <TIM_TI1_SetConfig+0x4a>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e000      	b.n	8005c14 <TIM_TI1_SetConfig+0x4c>
 8005c12:	2300      	movs	r3, #0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d008      	beq.n	8005c2a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f023 0303 	bic.w	r3, r3, #3
 8005c1e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	617b      	str	r3, [r7, #20]
 8005c28:	e003      	b.n	8005c32 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f043 0301 	orr.w	r3, r3, #1
 8005c30:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	011b      	lsls	r3, r3, #4
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f023 030a 	bic.w	r3, r3, #10
 8005c4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f003 030a 	and.w	r3, r3, #10
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	621a      	str	r2, [r3, #32]
}
 8005c66:	bf00      	nop
 8005c68:	371c      	adds	r7, #28
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	40012c00 	.word	0x40012c00
 8005c78:	40000400 	.word	0x40000400
 8005c7c:	40014000 	.word	0x40014000

08005c80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	f023 0201 	bic.w	r2, r3, #1
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	011b      	lsls	r3, r3, #4
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f023 030a 	bic.w	r3, r3, #10
 8005cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	621a      	str	r2, [r3, #32]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cde:	b480      	push	{r7}
 8005ce0:	b087      	sub	sp, #28
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	60f8      	str	r0, [r7, #12]
 8005ce6:	60b9      	str	r1, [r7, #8]
 8005ce8:	607a      	str	r2, [r7, #4]
 8005cea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a1b      	ldr	r3, [r3, #32]
 8005cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	f023 0210 	bic.w	r2, r3, #16
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	021b      	lsls	r3, r3, #8
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	031b      	lsls	r3, r3, #12
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	693a      	ldr	r2, [r7, #16]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d30:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	621a      	str	r2, [r3, #32]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	f023 0210 	bic.w	r2, r3, #16
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	031b      	lsls	r3, r3, #12
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	621a      	str	r2, [r3, #32]
}
 8005dac:	bf00      	nop
 8005dae:	371c      	adds	r7, #28
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
 8005dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f023 0303 	bic.w	r3, r3, #3
 8005de4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005df4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005e08:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	021b      	lsls	r3, r3, #8
 8005e0e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	621a      	str	r2, [r3, #32]
}
 8005e24:	bf00      	nop
 8005e26:	371c      	adds	r7, #28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b087      	sub	sp, #28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	607a      	str	r2, [r7, #4]
 8005e3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	69db      	ldr	r3, [r3, #28]
 8005e54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	021b      	lsls	r3, r3, #8
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e6e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	031b      	lsls	r3, r3, #12
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005e82:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	031b      	lsls	r3, r3, #12
 8005e88:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	621a      	str	r2, [r3, #32]
}
 8005e9e:	bf00      	nop
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f043 0307 	orr.w	r3, r3, #7
 8005ecc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	609a      	str	r2, [r3, #8]
}
 8005ed4:	bf00      	nop
 8005ed6:	3714      	adds	r7, #20
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005efa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	021a      	lsls	r2, r3, #8
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	431a      	orrs	r2, r3
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	609a      	str	r2, [r3, #8]
}
 8005f14:	bf00      	nop
 8005f16:	371c      	adds	r7, #28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f003 031f 	and.w	r3, r3, #31
 8005f32:	2201      	movs	r2, #1
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6a1a      	ldr	r2, [r3, #32]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	43db      	mvns	r3, r3
 8005f42:	401a      	ands	r2, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1a      	ldr	r2, [r3, #32]
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f003 031f 	and.w	r3, r3, #31
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	fa01 f303 	lsl.w	r3, r1, r3
 8005f58:	431a      	orrs	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	621a      	str	r2, [r3, #32]
}
 8005f5e:	bf00      	nop
 8005f60:	371c      	adds	r7, #28
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
	...

08005f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d101      	bne.n	8005f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f80:	2302      	movs	r3, #2
 8005f82:	e054      	b.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a24      	ldr	r2, [pc, #144]	@ (800603c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005fb4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a17      	ldr	r2, [pc, #92]	@ (800603c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00e      	beq.n	8006002 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fec:	d009      	beq.n	8006002 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a13      	ldr	r2, [pc, #76]	@ (8006040 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d004      	beq.n	8006002 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a11      	ldr	r2, [pc, #68]	@ (8006044 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d10c      	bne.n	800601c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006008:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	4313      	orrs	r3, r2
 8006012:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40012c00 	.word	0x40012c00
 8006040:	40000400 	.word	0x40000400
 8006044:	40014000 	.word	0x40014000

08006048 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e040      	b.n	8006118 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d106      	bne.n	80060ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7fa fdd2 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2224      	movs	r2, #36	@ 0x24
 80060b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0201 	bic.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d002      	beq.n	80060d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 fd28 	bl	8006b20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fbef 	bl	80068b4 <UART_SetConfig>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d101      	bne.n	80060e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e01b      	b.n	8006118 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0201 	orr.w	r2, r2, #1
 800610e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 fda7 	bl	8006c64 <UART_CheckIdleState>
 8006116:	4603      	mov	r3, r0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08a      	sub	sp, #40	@ 0x28
 8006124:	af02      	add	r7, sp, #8
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	4613      	mov	r3, r2
 800612e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006134:	2b20      	cmp	r3, #32
 8006136:	d177      	bne.n	8006228 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d002      	beq.n	8006144 <HAL_UART_Transmit+0x24>
 800613e:	88fb      	ldrh	r3, [r7, #6]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e070      	b.n	800622a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2221      	movs	r2, #33	@ 0x21
 8006154:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006156:	f7fb fe77 	bl	8001e48 <HAL_GetTick>
 800615a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	88fa      	ldrh	r2, [r7, #6]
 8006160:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	88fa      	ldrh	r2, [r7, #6]
 8006168:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006174:	d108      	bne.n	8006188 <HAL_UART_Transmit+0x68>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d104      	bne.n	8006188 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	e003      	b.n	8006190 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800618c:	2300      	movs	r3, #0
 800618e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006190:	e02f      	b.n	80061f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2200      	movs	r2, #0
 800619a:	2180      	movs	r1, #128	@ 0x80
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 fe09 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d004      	beq.n	80061b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e03b      	b.n	800622a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	881a      	ldrh	r2, [r3, #0]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061c4:	b292      	uxth	r2, r2
 80061c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	3302      	adds	r3, #2
 80061cc:	61bb      	str	r3, [r7, #24]
 80061ce:	e007      	b.n	80061e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	781a      	ldrb	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	3301      	adds	r3, #1
 80061de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1c9      	bne.n	8006192 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2200      	movs	r2, #0
 8006206:	2140      	movs	r1, #64	@ 0x40
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 fdd3 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d004      	beq.n	800621e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e005      	b.n	800622a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2220      	movs	r2, #32
 8006222:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	e000      	b.n	800622a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006228:	2302      	movs	r3, #2
  }
}
 800622a:	4618      	mov	r0, r3
 800622c:	3720      	adds	r7, #32
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b08a      	sub	sp, #40	@ 0x28
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	4613      	mov	r3, r2
 800623e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006246:	2b20      	cmp	r3, #32
 8006248:	d132      	bne.n	80062b0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <HAL_UART_Receive_IT+0x24>
 8006250:	88fb      	ldrh	r3, [r7, #6]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e02b      	b.n	80062b2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d018      	beq.n	80062a0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	613b      	str	r3, [r7, #16]
   return(result);
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006282:	627b      	str	r3, [r7, #36]	@ 0x24
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	461a      	mov	r2, r3
 800628a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628c:	623b      	str	r3, [r7, #32]
 800628e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	69f9      	ldr	r1, [r7, #28]
 8006292:	6a3a      	ldr	r2, [r7, #32]
 8006294:	e841 2300 	strex	r3, r2, [r1]
 8006298:	61bb      	str	r3, [r7, #24]
   return(result);
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e6      	bne.n	800626e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062a0:	88fb      	ldrh	r3, [r7, #6]
 80062a2:	461a      	mov	r2, r3
 80062a4:	68b9      	ldr	r1, [r7, #8]
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 fdf2 	bl	8006e90 <UART_Start_Receive_IT>
 80062ac:	4603      	mov	r3, r0
 80062ae:	e000      	b.n	80062b2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80062b0:	2302      	movs	r3, #2
  }
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3728      	adds	r7, #40	@ 0x28
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b0ba      	sub	sp, #232	@ 0xe8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	69db      	ldr	r3, [r3, #28]
 80062ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80062e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80062e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80062ea:	4013      	ands	r3, r2
 80062ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80062f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d115      	bne.n	8006324 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80062f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062fc:	f003 0320 	and.w	r3, r3, #32
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00f      	beq.n	8006324 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d009      	beq.n	8006324 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006314:	2b00      	cmp	r3, #0
 8006316:	f000 82ab 	beq.w	8006870 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	4798      	blx	r3
      }
      return;
 8006322:	e2a5      	b.n	8006870 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006324:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006328:	2b00      	cmp	r3, #0
 800632a:	f000 8117 	beq.w	800655c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800632e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800633a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800633e:	4b85      	ldr	r3, [pc, #532]	@ (8006554 <HAL_UART_IRQHandler+0x298>)
 8006340:	4013      	ands	r3, r2
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 810a 	beq.w	800655c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	2b00      	cmp	r3, #0
 8006352:	d011      	beq.n	8006378 <HAL_UART_IRQHandler+0xbc>
 8006354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00b      	beq.n	8006378 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2201      	movs	r2, #1
 8006366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800636e:	f043 0201 	orr.w	r2, r3, #1
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d011      	beq.n	80063a8 <HAL_UART_IRQHandler+0xec>
 8006384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00b      	beq.n	80063a8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2202      	movs	r2, #2
 8006396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800639e:	f043 0204 	orr.w	r2, r3, #4
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d011      	beq.n	80063d8 <HAL_UART_IRQHandler+0x11c>
 80063b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2204      	movs	r2, #4
 80063c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ce:	f043 0202 	orr.w	r2, r3, #2
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d017      	beq.n	8006414 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063e8:	f003 0320 	and.w	r3, r3, #32
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d105      	bne.n	80063fc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80063f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063f4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00b      	beq.n	8006414 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2208      	movs	r2, #8
 8006402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800640a:	f043 0208 	orr.w	r2, r3, #8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800641c:	2b00      	cmp	r3, #0
 800641e:	d012      	beq.n	8006446 <HAL_UART_IRQHandler+0x18a>
 8006420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006424:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00c      	beq.n	8006446 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006434:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800643c:	f043 0220 	orr.w	r2, r3, #32
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8211 	beq.w	8006874 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006456:	f003 0320 	and.w	r3, r3, #32
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00d      	beq.n	800647a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800645e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006462:	f003 0320 	and.w	r3, r3, #32
 8006466:	2b00      	cmp	r3, #0
 8006468:	d007      	beq.n	800647a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006480:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800648e:	2b40      	cmp	r3, #64	@ 0x40
 8006490:	d005      	beq.n	800649e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006492:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006496:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800649a:	2b00      	cmp	r3, #0
 800649c:	d04f      	beq.n	800653e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fdbc 	bl	800701c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ae:	2b40      	cmp	r3, #64	@ 0x40
 80064b0:	d141      	bne.n	8006536 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3308      	adds	r3, #8
 80064b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80064c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	3308      	adds	r3, #8
 80064da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064ee:	e841 2300 	strex	r3, r2, [r1]
 80064f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1d9      	bne.n	80064b2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006502:	2b00      	cmp	r3, #0
 8006504:	d013      	beq.n	800652e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800650a:	4a13      	ldr	r2, [pc, #76]	@ (8006558 <HAL_UART_IRQHandler+0x29c>)
 800650c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006512:	4618      	mov	r0, r3
 8006514:	f7fb fe17 	bl	8002146 <HAL_DMA_Abort_IT>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d017      	beq.n	800654e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006528:	4610      	mov	r0, r2
 800652a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800652c:	e00f      	b.n	800654e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f7f9 ff1c 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006534:	e00b      	b.n	800654e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7f9 ff18 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653c:	e007      	b.n	800654e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7f9 ff14 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800654c:	e192      	b.n	8006874 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800654e:	bf00      	nop
    return;
 8006550:	e190      	b.n	8006874 <HAL_UART_IRQHandler+0x5b8>
 8006552:	bf00      	nop
 8006554:	04000120 	.word	0x04000120
 8006558:	080070e5 	.word	0x080070e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006560:	2b01      	cmp	r3, #1
 8006562:	f040 814b 	bne.w	80067fc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656a:	f003 0310 	and.w	r3, r3, #16
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 8144 	beq.w	80067fc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006578:	f003 0310 	and.w	r3, r3, #16
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 813d 	beq.w	80067fc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2210      	movs	r2, #16
 8006588:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006594:	2b40      	cmp	r3, #64	@ 0x40
 8006596:	f040 80b5 	bne.w	8006704 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80065a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 8164 	beq.w	8006878 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065ba:	429a      	cmp	r2, r3
 80065bc:	f080 815c 	bcs.w	8006878 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	f000 8086 	beq.w	80066e2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065e2:	e853 3f00 	ldrex	r3, [r3]
 80065e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	461a      	mov	r2, r3
 80065fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006600:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006604:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800660c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006610:	e841 2300 	strex	r3, r2, [r1]
 8006614:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006618:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1da      	bne.n	80065d6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3308      	adds	r3, #8
 8006626:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006628:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800662a:	e853 3f00 	ldrex	r3, [r3]
 800662e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006630:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006632:	f023 0301 	bic.w	r3, r3, #1
 8006636:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	3308      	adds	r3, #8
 8006640:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006644:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006648:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800664c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e1      	bne.n	8006620 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3308      	adds	r3, #8
 8006662:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006664:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006666:	e853 3f00 	ldrex	r3, [r3]
 800666a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800666c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800666e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006672:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3308      	adds	r3, #8
 800667c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006680:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006682:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006684:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006686:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006688:	e841 2300 	strex	r3, r2, [r1]
 800668c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800668e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1e3      	bne.n	800665c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2220      	movs	r2, #32
 8006698:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066aa:	e853 3f00 	ldrex	r3, [r3]
 80066ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066b2:	f023 0310 	bic.w	r3, r3, #16
 80066b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	461a      	mov	r2, r3
 80066c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066c6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066cc:	e841 2300 	strex	r3, r2, [r1]
 80066d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1e4      	bne.n	80066a2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fb fcf4 	bl	80020ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2202      	movs	r2, #2
 80066e6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	4619      	mov	r1, r3
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f8cd 	bl	800689c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006702:	e0b9      	b.n	8006878 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006710:	b29b      	uxth	r3, r3
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800671e:	b29b      	uxth	r3, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 80ab 	beq.w	800687c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006726:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 80a6 	beq.w	800687c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800673e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006740:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006744:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	461a      	mov	r2, r3
 800674e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006752:	647b      	str	r3, [r7, #68]	@ 0x44
 8006754:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006758:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e4      	bne.n	8006730 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006770:	e853 3f00 	ldrex	r3, [r3]
 8006774:	623b      	str	r3, [r7, #32]
   return(result);
 8006776:	6a3b      	ldr	r3, [r7, #32]
 8006778:	f023 0301 	bic.w	r3, r3, #1
 800677c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	3308      	adds	r3, #8
 8006786:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800678a:	633a      	str	r2, [r7, #48]	@ 0x30
 800678c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006790:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006792:	e841 2300 	strex	r3, r2, [r1]
 8006796:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1e3      	bne.n	8006766 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2220      	movs	r2, #32
 80067a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	60fb      	str	r3, [r7, #12]
   return(result);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f023 0310 	bic.w	r3, r3, #16
 80067c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	461a      	mov	r2, r3
 80067d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d8:	69b9      	ldr	r1, [r7, #24]
 80067da:	69fa      	ldr	r2, [r7, #28]
 80067dc:	e841 2300 	strex	r3, r2, [r1]
 80067e0:	617b      	str	r3, [r7, #20]
   return(result);
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1e4      	bne.n	80067b2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067f2:	4619      	mov	r1, r3
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f851 	bl	800689c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067fa:	e03f      	b.n	800687c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006800:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00e      	beq.n	8006826 <HAL_UART_IRQHandler+0x56a>
 8006808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800680c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006810:	2b00      	cmp	r3, #0
 8006812:	d008      	beq.n	8006826 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800681c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 fe48 	bl	80074b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006824:	e02d      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00e      	beq.n	8006850 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683a:	2b00      	cmp	r3, #0
 800683c:	d008      	beq.n	8006850 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006842:	2b00      	cmp	r3, #0
 8006844:	d01c      	beq.n	8006880 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	4798      	blx	r3
    }
    return;
 800684e:	e017      	b.n	8006880 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006858:	2b00      	cmp	r3, #0
 800685a:	d012      	beq.n	8006882 <HAL_UART_IRQHandler+0x5c6>
 800685c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00c      	beq.n	8006882 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fc51 	bl	8007110 <UART_EndTransmit_IT>
    return;
 800686e:	e008      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006870:	bf00      	nop
 8006872:	e006      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006874:	bf00      	nop
 8006876:	e004      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006878:	bf00      	nop
 800687a:	e002      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
      return;
 800687c:	bf00      	nop
 800687e:	e000      	b.n	8006882 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006880:	bf00      	nop
  }

}
 8006882:	37e8      	adds	r7, #232	@ 0xe8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	460b      	mov	r3, r1
 80068a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068bc:	2300      	movs	r3, #0
 80068be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	69db      	ldr	r3, [r3, #28]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	4b8a      	ldr	r3, [pc, #552]	@ (8006b08 <UART_SetConfig+0x254>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	6812      	ldr	r2, [r2, #0]
 80068e6:	6979      	ldr	r1, [r7, #20]
 80068e8:	430b      	orrs	r3, r1
 80068ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68da      	ldr	r2, [r3, #12]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	430a      	orrs	r2, r1
 8006900:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	4313      	orrs	r3, r2
 8006910:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	430a      	orrs	r2, r1
 8006924:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a78      	ldr	r2, [pc, #480]	@ (8006b0c <UART_SetConfig+0x258>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d120      	bne.n	8006972 <UART_SetConfig+0xbe>
 8006930:	4b77      	ldr	r3, [pc, #476]	@ (8006b10 <UART_SetConfig+0x25c>)
 8006932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006934:	f003 0303 	and.w	r3, r3, #3
 8006938:	2b03      	cmp	r3, #3
 800693a:	d817      	bhi.n	800696c <UART_SetConfig+0xb8>
 800693c:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <UART_SetConfig+0x90>)
 800693e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006942:	bf00      	nop
 8006944:	08006955 	.word	0x08006955
 8006948:	08006961 	.word	0x08006961
 800694c:	08006967 	.word	0x08006967
 8006950:	0800695b 	.word	0x0800695b
 8006954:	2300      	movs	r3, #0
 8006956:	77fb      	strb	r3, [r7, #31]
 8006958:	e01d      	b.n	8006996 <UART_SetConfig+0xe2>
 800695a:	2302      	movs	r3, #2
 800695c:	77fb      	strb	r3, [r7, #31]
 800695e:	e01a      	b.n	8006996 <UART_SetConfig+0xe2>
 8006960:	2304      	movs	r3, #4
 8006962:	77fb      	strb	r3, [r7, #31]
 8006964:	e017      	b.n	8006996 <UART_SetConfig+0xe2>
 8006966:	2308      	movs	r3, #8
 8006968:	77fb      	strb	r3, [r7, #31]
 800696a:	e014      	b.n	8006996 <UART_SetConfig+0xe2>
 800696c:	2310      	movs	r3, #16
 800696e:	77fb      	strb	r3, [r7, #31]
 8006970:	e011      	b.n	8006996 <UART_SetConfig+0xe2>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a67      	ldr	r2, [pc, #412]	@ (8006b14 <UART_SetConfig+0x260>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d102      	bne.n	8006982 <UART_SetConfig+0xce>
 800697c:	2300      	movs	r3, #0
 800697e:	77fb      	strb	r3, [r7, #31]
 8006980:	e009      	b.n	8006996 <UART_SetConfig+0xe2>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a64      	ldr	r2, [pc, #400]	@ (8006b18 <UART_SetConfig+0x264>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d102      	bne.n	8006992 <UART_SetConfig+0xde>
 800698c:	2300      	movs	r3, #0
 800698e:	77fb      	strb	r3, [r7, #31]
 8006990:	e001      	b.n	8006996 <UART_SetConfig+0xe2>
 8006992:	2310      	movs	r3, #16
 8006994:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800699e:	d15a      	bne.n	8006a56 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80069a0:	7ffb      	ldrb	r3, [r7, #31]
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d827      	bhi.n	80069f6 <UART_SetConfig+0x142>
 80069a6:	a201      	add	r2, pc, #4	@ (adr r2, 80069ac <UART_SetConfig+0xf8>)
 80069a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ac:	080069d1 	.word	0x080069d1
 80069b0:	080069d9 	.word	0x080069d9
 80069b4:	080069e1 	.word	0x080069e1
 80069b8:	080069f7 	.word	0x080069f7
 80069bc:	080069e7 	.word	0x080069e7
 80069c0:	080069f7 	.word	0x080069f7
 80069c4:	080069f7 	.word	0x080069f7
 80069c8:	080069f7 	.word	0x080069f7
 80069cc:	080069ef 	.word	0x080069ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069d0:	f7fd fd82 	bl	80044d8 <HAL_RCC_GetPCLK1Freq>
 80069d4:	61b8      	str	r0, [r7, #24]
        break;
 80069d6:	e013      	b.n	8006a00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069d8:	f7fd fda0 	bl	800451c <HAL_RCC_GetPCLK2Freq>
 80069dc:	61b8      	str	r0, [r7, #24]
        break;
 80069de:	e00f      	b.n	8006a00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069e0:	4b4e      	ldr	r3, [pc, #312]	@ (8006b1c <UART_SetConfig+0x268>)
 80069e2:	61bb      	str	r3, [r7, #24]
        break;
 80069e4:	e00c      	b.n	8006a00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069e6:	f7fd fd17 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 80069ea:	61b8      	str	r0, [r7, #24]
        break;
 80069ec:	e008      	b.n	8006a00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069f2:	61bb      	str	r3, [r7, #24]
        break;
 80069f4:	e004      	b.n	8006a00 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80069f6:	2300      	movs	r3, #0
 80069f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	77bb      	strb	r3, [r7, #30]
        break;
 80069fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d074      	beq.n	8006af0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	005a      	lsls	r2, r3, #1
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	085b      	lsrs	r3, r3, #1
 8006a10:	441a      	add	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	2b0f      	cmp	r3, #15
 8006a20:	d916      	bls.n	8006a50 <UART_SetConfig+0x19c>
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a28:	d212      	bcs.n	8006a50 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	f023 030f 	bic.w	r3, r3, #15
 8006a32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	085b      	lsrs	r3, r3, #1
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	f003 0307 	and.w	r3, r3, #7
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	89fb      	ldrh	r3, [r7, #14]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	89fa      	ldrh	r2, [r7, #14]
 8006a4c:	60da      	str	r2, [r3, #12]
 8006a4e:	e04f      	b.n	8006af0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	77bb      	strb	r3, [r7, #30]
 8006a54:	e04c      	b.n	8006af0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a56:	7ffb      	ldrb	r3, [r7, #31]
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d828      	bhi.n	8006aae <UART_SetConfig+0x1fa>
 8006a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a64 <UART_SetConfig+0x1b0>)
 8006a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a62:	bf00      	nop
 8006a64:	08006a89 	.word	0x08006a89
 8006a68:	08006a91 	.word	0x08006a91
 8006a6c:	08006a99 	.word	0x08006a99
 8006a70:	08006aaf 	.word	0x08006aaf
 8006a74:	08006a9f 	.word	0x08006a9f
 8006a78:	08006aaf 	.word	0x08006aaf
 8006a7c:	08006aaf 	.word	0x08006aaf
 8006a80:	08006aaf 	.word	0x08006aaf
 8006a84:	08006aa7 	.word	0x08006aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a88:	f7fd fd26 	bl	80044d8 <HAL_RCC_GetPCLK1Freq>
 8006a8c:	61b8      	str	r0, [r7, #24]
        break;
 8006a8e:	e013      	b.n	8006ab8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a90:	f7fd fd44 	bl	800451c <HAL_RCC_GetPCLK2Freq>
 8006a94:	61b8      	str	r0, [r7, #24]
        break;
 8006a96:	e00f      	b.n	8006ab8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a98:	4b20      	ldr	r3, [pc, #128]	@ (8006b1c <UART_SetConfig+0x268>)
 8006a9a:	61bb      	str	r3, [r7, #24]
        break;
 8006a9c:	e00c      	b.n	8006ab8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a9e:	f7fd fcbb 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 8006aa2:	61b8      	str	r0, [r7, #24]
        break;
 8006aa4:	e008      	b.n	8006ab8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aaa:	61bb      	str	r3, [r7, #24]
        break;
 8006aac:	e004      	b.n	8006ab8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	77bb      	strb	r3, [r7, #30]
        break;
 8006ab6:	bf00      	nop
    }

    if (pclk != 0U)
 8006ab8:	69bb      	ldr	r3, [r7, #24]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d018      	beq.n	8006af0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	085a      	lsrs	r2, r3, #1
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	441a      	add	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ad0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	2b0f      	cmp	r3, #15
 8006ad6:	d909      	bls.n	8006aec <UART_SetConfig+0x238>
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ade:	d205      	bcs.n	8006aec <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	60da      	str	r2, [r3, #12]
 8006aea:	e001      	b.n	8006af0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006afc:	7fbb      	ldrb	r3, [r7, #30]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3720      	adds	r7, #32
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	efff69f3 	.word	0xefff69f3
 8006b0c:	40013800 	.word	0x40013800
 8006b10:	40021000 	.word	0x40021000
 8006b14:	40004400 	.word	0x40004400
 8006b18:	40004800 	.word	0x40004800
 8006b1c:	007a1200 	.word	0x007a1200

08006b20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2c:	f003 0308 	and.w	r3, r3, #8
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00a      	beq.n	8006b4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00a      	beq.n	8006b8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00a      	beq.n	8006bb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f003 0310 	and.w	r3, r3, #16
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00a      	beq.n	8006bf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01a      	beq.n	8006c36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c1e:	d10a      	bne.n	8006c36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	605a      	str	r2, [r3, #4]
  }
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b098      	sub	sp, #96	@ 0x60
 8006c68:	af02      	add	r7, sp, #8
 8006c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c74:	f7fb f8e8 	bl	8001e48 <HAL_GetTick>
 8006c78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0308 	and.w	r3, r3, #8
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d12e      	bne.n	8006ce6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c90:	2200      	movs	r2, #0
 8006c92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f88c 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d021      	beq.n	8006ce6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e6      	bne.n	8006ca2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e062      	b.n	8006dac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0304 	and.w	r3, r3, #4
 8006cf0:	2b04      	cmp	r3, #4
 8006cf2:	d149      	bne.n	8006d88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f856 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d03c      	beq.n	8006d88 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d34:	e841 2300 	strex	r3, r2, [r1]
 8006d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1e6      	bne.n	8006d0e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3308      	adds	r3, #8
 8006d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0301 	bic.w	r3, r3, #1
 8006d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d60:	61fa      	str	r2, [r7, #28]
 8006d62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	69b9      	ldr	r1, [r7, #24]
 8006d66:	69fa      	ldr	r2, [r7, #28]
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e5      	bne.n	8006d40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e011      	b.n	8006dac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2220      	movs	r2, #32
 8006d92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3758      	adds	r7, #88	@ 0x58
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	603b      	str	r3, [r7, #0]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc4:	e04f      	b.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dcc:	d04b      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dce:	f7fb f83b 	bl	8001e48 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d302      	bcc.n	8006de4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e04e      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0304 	and.w	r3, r3, #4
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d037      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b80      	cmp	r3, #128	@ 0x80
 8006dfa:	d034      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2b40      	cmp	r3, #64	@ 0x40
 8006e00:	d031      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f003 0308 	and.w	r3, r3, #8
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d110      	bne.n	8006e32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2208      	movs	r2, #8
 8006e16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 f8ff 	bl	800701c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2208      	movs	r2, #8
 8006e22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e029      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e40:	d111      	bne.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f8e5 	bl	800701c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e00f      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69da      	ldr	r2, [r3, #28]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	bf0c      	ite	eq
 8006e76:	2301      	moveq	r3, #1
 8006e78:	2300      	movne	r3, #0
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	79fb      	ldrb	r3, [r7, #7]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d0a0      	beq.n	8006dc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b097      	sub	sp, #92	@ 0x5c
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	88fa      	ldrh	r2, [r7, #6]
 8006ea8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	88fa      	ldrh	r2, [r7, #6]
 8006eb0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ec2:	d10e      	bne.n	8006ee2 <UART_Start_Receive_IT+0x52>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d105      	bne.n	8006ed8 <UART_Start_Receive_IT+0x48>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006ed2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ed6:	e02d      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	22ff      	movs	r2, #255	@ 0xff
 8006edc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ee0:	e028      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10d      	bne.n	8006f06 <UART_Start_Receive_IT+0x76>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d104      	bne.n	8006efc <UART_Start_Receive_IT+0x6c>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	22ff      	movs	r2, #255	@ 0xff
 8006ef6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006efa:	e01b      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	227f      	movs	r2, #127	@ 0x7f
 8006f00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f04:	e016      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f0e:	d10d      	bne.n	8006f2c <UART_Start_Receive_IT+0x9c>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d104      	bne.n	8006f22 <UART_Start_Receive_IT+0x92>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	227f      	movs	r2, #127	@ 0x7f
 8006f1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f20:	e008      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	223f      	movs	r2, #63	@ 0x3f
 8006f26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f2a:	e003      	b.n	8006f34 <UART_Start_Receive_IT+0xa4>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2222      	movs	r2, #34	@ 0x22
 8006f40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3308      	adds	r3, #8
 8006f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f56:	f043 0301 	orr.w	r3, r3, #1
 8006f5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3308      	adds	r3, #8
 8006f62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006f66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006f72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e5      	bne.n	8006f44 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f80:	d107      	bne.n	8006f92 <UART_Start_Receive_IT+0x102>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d103      	bne.n	8006f92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4a21      	ldr	r2, [pc, #132]	@ (8007014 <UART_Start_Receive_IT+0x184>)
 8006f8e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006f90:	e002      	b.n	8006f98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	4a20      	ldr	r2, [pc, #128]	@ (8007018 <UART_Start_Receive_IT+0x188>)
 8006f96:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d019      	beq.n	8006fd4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa8:	e853 3f00 	ldrex	r3, [r3]
 8006fac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fc0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006fc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fc6:	e841 2300 	strex	r3, r2, [r1]
 8006fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e6      	bne.n	8006fa0 <UART_Start_Receive_IT+0x110>
 8006fd2:	e018      	b.n	8007006 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	613b      	str	r3, [r7, #16]
   return(result);
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f043 0320 	orr.w	r3, r3, #32
 8006fe8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ff2:	623b      	str	r3, [r7, #32]
 8006ff4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	69f9      	ldr	r1, [r7, #28]
 8006ff8:	6a3a      	ldr	r2, [r7, #32]
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e6      	bne.n	8006fd4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	375c      	adds	r7, #92	@ 0x5c
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	0800730d 	.word	0x0800730d
 8007018:	08007165 	.word	0x08007165

0800701c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800701c:	b480      	push	{r7}
 800701e:	b095      	sub	sp, #84	@ 0x54
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702c:	e853 3f00 	ldrex	r3, [r3]
 8007030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007038:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007042:	643b      	str	r3, [r7, #64]	@ 0x40
 8007044:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1e6      	bne.n	8007024 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3308      	adds	r3, #8
 800705c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	e853 3f00 	ldrex	r3, [r3]
 8007064:	61fb      	str	r3, [r7, #28]
   return(result);
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	f023 0301 	bic.w	r3, r3, #1
 800706c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	3308      	adds	r3, #8
 8007074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007078:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800707c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800707e:	e841 2300 	strex	r3, r2, [r1]
 8007082:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1e5      	bne.n	8007056 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800708e:	2b01      	cmp	r3, #1
 8007090:	d118      	bne.n	80070c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	e853 3f00 	ldrex	r3, [r3]
 800709e:	60bb      	str	r3, [r7, #8]
   return(result);
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f023 0310 	bic.w	r3, r3, #16
 80070a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070b0:	61bb      	str	r3, [r7, #24]
 80070b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	6979      	ldr	r1, [r7, #20]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e6      	bne.n	8007092 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80070d8:	bf00      	nop
 80070da:	3754      	adds	r7, #84	@ 0x54
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f7f9 f932 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007108:	bf00      	nop
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	e853 3f00 	ldrex	r3, [r3]
 8007124:	60bb      	str	r3, [r7, #8]
   return(result);
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800712c:	61fb      	str	r3, [r7, #28]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	61bb      	str	r3, [r7, #24]
 8007138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	6979      	ldr	r1, [r7, #20]
 800713c:	69ba      	ldr	r2, [r7, #24]
 800713e:	e841 2300 	strex	r3, r2, [r1]
 8007142:	613b      	str	r3, [r7, #16]
   return(result);
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1e6      	bne.n	8007118 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2220      	movs	r2, #32
 800714e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7ff fb96 	bl	8006888 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800715c:	bf00      	nop
 800715e:	3720      	adds	r7, #32
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b09c      	sub	sp, #112	@ 0x70
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007172:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800717c:	2b22      	cmp	r3, #34	@ 0x22
 800717e:	f040 80b9 	bne.w	80072f4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007188:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800718c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007190:	b2d9      	uxtb	r1, r3
 8007192:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007196:	b2da      	uxtb	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800719c:	400a      	ands	r2, r1
 800719e:	b2d2      	uxtb	r2, r2
 80071a0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a6:	1c5a      	adds	r2, r3, #1
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	3b01      	subs	r3, #1
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f040 809c 	bne.w	8007304 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d4:	e853 3f00 	ldrex	r3, [r3]
 80071d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80071ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1e6      	bne.n	80071cc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3308      	adds	r3, #8
 8007204:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007208:	e853 3f00 	ldrex	r3, [r3]
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800720e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007210:	f023 0301 	bic.w	r3, r3, #1
 8007214:	667b      	str	r3, [r7, #100]	@ 0x64
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3308      	adds	r3, #8
 800721c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800721e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007220:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007222:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800722c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1e5      	bne.n	80071fe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2220      	movs	r2, #32
 8007236:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d018      	beq.n	8007286 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725c:	e853 3f00 	ldrex	r3, [r3]
 8007260:	623b      	str	r3, [r7, #32]
   return(result);
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007268:	663b      	str	r3, [r7, #96]	@ 0x60
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007272:	633b      	str	r3, [r7, #48]	@ 0x30
 8007274:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007276:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800727a:	e841 2300 	strex	r3, r2, [r1]
 800727e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1e6      	bne.n	8007254 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728a:	2b01      	cmp	r3, #1
 800728c:	d12e      	bne.n	80072ec <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	e853 3f00 	ldrex	r3, [r3]
 80072a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f023 0310 	bic.w	r3, r3, #16
 80072a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	461a      	mov	r2, r3
 80072b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072b2:	61fb      	str	r3, [r7, #28]
 80072b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b6:	69b9      	ldr	r1, [r7, #24]
 80072b8:	69fa      	ldr	r2, [r7, #28]
 80072ba:	e841 2300 	strex	r3, r2, [r1]
 80072be:	617b      	str	r3, [r7, #20]
   return(result);
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e6      	bne.n	8007294 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	f003 0310 	and.w	r3, r3, #16
 80072d0:	2b10      	cmp	r3, #16
 80072d2:	d103      	bne.n	80072dc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2210      	movs	r2, #16
 80072da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80072e2:	4619      	mov	r1, r3
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f7ff fad9 	bl	800689c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072ea:	e00b      	b.n	8007304 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7f8 ff91 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 80072f2:	e007      	b.n	8007304 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	699a      	ldr	r2, [r3, #24]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0208 	orr.w	r2, r2, #8
 8007302:	619a      	str	r2, [r3, #24]
}
 8007304:	bf00      	nop
 8007306:	3770      	adds	r7, #112	@ 0x70
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b09c      	sub	sp, #112	@ 0x70
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800731a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007324:	2b22      	cmp	r3, #34	@ 0x22
 8007326:	f040 80b9 	bne.w	800749c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007330:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007338:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800733a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800733e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007342:	4013      	ands	r3, r2
 8007344:	b29a      	uxth	r2, r3
 8007346:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007348:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800734e:	1c9a      	adds	r2, r3, #2
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800735a:	b29b      	uxth	r3, r3
 800735c:	3b01      	subs	r3, #1
 800735e:	b29a      	uxth	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800736c:	b29b      	uxth	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	f040 809c 	bne.w	80074ac <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007388:	667b      	str	r3, [r7, #100]	@ 0x64
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007392:	657b      	str	r3, [r7, #84]	@ 0x54
 8007394:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007398:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80073a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e6      	bne.n	8007374 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3308      	adds	r3, #8
 80073ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	f023 0301 	bic.w	r3, r3, #1
 80073bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	3308      	adds	r3, #8
 80073c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80073c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80073c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80073cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80073ce:	e841 2300 	strex	r3, r2, [r1]
 80073d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80073d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e5      	bne.n	80073a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2220      	movs	r2, #32
 80073de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d018      	beq.n	800742e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	6a3b      	ldr	r3, [r7, #32]
 8007404:	e853 3f00 	ldrex	r3, [r3]
 8007408:	61fb      	str	r3, [r7, #28]
   return(result);
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007410:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800741a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800741c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007420:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007422:	e841 2300 	strex	r3, r2, [r1]
 8007426:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1e6      	bne.n	80073fc <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007432:	2b01      	cmp	r3, #1
 8007434:	d12e      	bne.n	8007494 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	60bb      	str	r3, [r7, #8]
   return(result);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f023 0310 	bic.w	r3, r3, #16
 8007450:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800745a:	61bb      	str	r3, [r7, #24]
 800745c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745e:	6979      	ldr	r1, [r7, #20]
 8007460:	69ba      	ldr	r2, [r7, #24]
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	613b      	str	r3, [r7, #16]
   return(result);
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e6      	bne.n	800743c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69db      	ldr	r3, [r3, #28]
 8007474:	f003 0310 	and.w	r3, r3, #16
 8007478:	2b10      	cmp	r3, #16
 800747a:	d103      	bne.n	8007484 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2210      	movs	r2, #16
 8007482:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800748a:	4619      	mov	r1, r3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f7ff fa05 	bl	800689c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007492:	e00b      	b.n	80074ac <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f7f8 febd 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 800749a:	e007      	b.n	80074ac <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699a      	ldr	r2, [r3, #24]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f042 0208 	orr.w	r2, r2, #8
 80074aa:	619a      	str	r2, [r3, #24]
}
 80074ac:	bf00      	nop
 80074ae:	3770      	adds	r7, #112	@ 0x70
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <memset>:
 80074c8:	4402      	add	r2, r0
 80074ca:	4603      	mov	r3, r0
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d100      	bne.n	80074d2 <memset+0xa>
 80074d0:	4770      	bx	lr
 80074d2:	f803 1b01 	strb.w	r1, [r3], #1
 80074d6:	e7f9      	b.n	80074cc <memset+0x4>

080074d8 <__errno>:
 80074d8:	4b01      	ldr	r3, [pc, #4]	@ (80074e0 <__errno+0x8>)
 80074da:	6818      	ldr	r0, [r3, #0]
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	2000001c 	.word	0x2000001c

080074e4 <__libc_init_array>:
 80074e4:	b570      	push	{r4, r5, r6, lr}
 80074e6:	4d0d      	ldr	r5, [pc, #52]	@ (800751c <__libc_init_array+0x38>)
 80074e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007520 <__libc_init_array+0x3c>)
 80074ea:	1b64      	subs	r4, r4, r5
 80074ec:	10a4      	asrs	r4, r4, #2
 80074ee:	2600      	movs	r6, #0
 80074f0:	42a6      	cmp	r6, r4
 80074f2:	d109      	bne.n	8007508 <__libc_init_array+0x24>
 80074f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007524 <__libc_init_array+0x40>)
 80074f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007528 <__libc_init_array+0x44>)
 80074f8:	f000 f9b8 	bl	800786c <_init>
 80074fc:	1b64      	subs	r4, r4, r5
 80074fe:	10a4      	asrs	r4, r4, #2
 8007500:	2600      	movs	r6, #0
 8007502:	42a6      	cmp	r6, r4
 8007504:	d105      	bne.n	8007512 <__libc_init_array+0x2e>
 8007506:	bd70      	pop	{r4, r5, r6, pc}
 8007508:	f855 3b04 	ldr.w	r3, [r5], #4
 800750c:	4798      	blx	r3
 800750e:	3601      	adds	r6, #1
 8007510:	e7ee      	b.n	80074f0 <__libc_init_array+0xc>
 8007512:	f855 3b04 	ldr.w	r3, [r5], #4
 8007516:	4798      	blx	r3
 8007518:	3601      	adds	r6, #1
 800751a:	e7f2      	b.n	8007502 <__libc_init_array+0x1e>
 800751c:	080078f4 	.word	0x080078f4
 8007520:	080078f4 	.word	0x080078f4
 8007524:	080078f4 	.word	0x080078f4
 8007528:	080078f8 	.word	0x080078f8

0800752c <atan2f>:
 800752c:	f000 b822 	b.w	8007574 <__ieee754_atan2f>

08007530 <sqrtf>:
 8007530:	b508      	push	{r3, lr}
 8007532:	ed2d 8b02 	vpush	{d8}
 8007536:	eeb0 8a40 	vmov.f32	s16, s0
 800753a:	f000 f817 	bl	800756c <__ieee754_sqrtf>
 800753e:	eeb4 8a48 	vcmp.f32	s16, s16
 8007542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007546:	d60c      	bvs.n	8007562 <sqrtf+0x32>
 8007548:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8007568 <sqrtf+0x38>
 800754c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007554:	d505      	bpl.n	8007562 <sqrtf+0x32>
 8007556:	f7ff ffbf 	bl	80074d8 <__errno>
 800755a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800755e:	2321      	movs	r3, #33	@ 0x21
 8007560:	6003      	str	r3, [r0, #0]
 8007562:	ecbd 8b02 	vpop	{d8}
 8007566:	bd08      	pop	{r3, pc}
 8007568:	00000000 	.word	0x00000000

0800756c <__ieee754_sqrtf>:
 800756c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007570:	4770      	bx	lr
	...

08007574 <__ieee754_atan2f>:
 8007574:	ee10 2a90 	vmov	r2, s1
 8007578:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800757c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007580:	b510      	push	{r4, lr}
 8007582:	eef0 7a40 	vmov.f32	s15, s0
 8007586:	d806      	bhi.n	8007596 <__ieee754_atan2f+0x22>
 8007588:	ee10 0a10 	vmov	r0, s0
 800758c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007590:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007594:	d904      	bls.n	80075a0 <__ieee754_atan2f+0x2c>
 8007596:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800759a:	eeb0 0a67 	vmov.f32	s0, s15
 800759e:	bd10      	pop	{r4, pc}
 80075a0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80075a4:	d103      	bne.n	80075ae <__ieee754_atan2f+0x3a>
 80075a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075aa:	f000 b883 	b.w	80076b4 <atanf>
 80075ae:	1794      	asrs	r4, r2, #30
 80075b0:	f004 0402 	and.w	r4, r4, #2
 80075b4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80075b8:	b943      	cbnz	r3, 80075cc <__ieee754_atan2f+0x58>
 80075ba:	2c02      	cmp	r4, #2
 80075bc:	d05e      	beq.n	800767c <__ieee754_atan2f+0x108>
 80075be:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007690 <__ieee754_atan2f+0x11c>
 80075c2:	2c03      	cmp	r4, #3
 80075c4:	bf08      	it	eq
 80075c6:	eef0 7a47 	vmoveq.f32	s15, s14
 80075ca:	e7e6      	b.n	800759a <__ieee754_atan2f+0x26>
 80075cc:	b941      	cbnz	r1, 80075e0 <__ieee754_atan2f+0x6c>
 80075ce:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8007694 <__ieee754_atan2f+0x120>
 80075d2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007698 <__ieee754_atan2f+0x124>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	bfa8      	it	ge
 80075da:	eef0 7a47 	vmovge.f32	s15, s14
 80075de:	e7dc      	b.n	800759a <__ieee754_atan2f+0x26>
 80075e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80075e4:	d110      	bne.n	8007608 <__ieee754_atan2f+0x94>
 80075e6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80075ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80075ee:	d107      	bne.n	8007600 <__ieee754_atan2f+0x8c>
 80075f0:	2c02      	cmp	r4, #2
 80075f2:	d846      	bhi.n	8007682 <__ieee754_atan2f+0x10e>
 80075f4:	4b29      	ldr	r3, [pc, #164]	@ (800769c <__ieee754_atan2f+0x128>)
 80075f6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80075fa:	edd3 7a00 	vldr	s15, [r3]
 80075fe:	e7cc      	b.n	800759a <__ieee754_atan2f+0x26>
 8007600:	2c02      	cmp	r4, #2
 8007602:	d841      	bhi.n	8007688 <__ieee754_atan2f+0x114>
 8007604:	4b26      	ldr	r3, [pc, #152]	@ (80076a0 <__ieee754_atan2f+0x12c>)
 8007606:	e7f6      	b.n	80075f6 <__ieee754_atan2f+0x82>
 8007608:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800760c:	d0df      	beq.n	80075ce <__ieee754_atan2f+0x5a>
 800760e:	1a5b      	subs	r3, r3, r1
 8007610:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8007614:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8007618:	da1a      	bge.n	8007650 <__ieee754_atan2f+0xdc>
 800761a:	2a00      	cmp	r2, #0
 800761c:	da01      	bge.n	8007622 <__ieee754_atan2f+0xae>
 800761e:	313c      	adds	r1, #60	@ 0x3c
 8007620:	db19      	blt.n	8007656 <__ieee754_atan2f+0xe2>
 8007622:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8007626:	f000 f919 	bl	800785c <fabsf>
 800762a:	f000 f843 	bl	80076b4 <atanf>
 800762e:	eef0 7a40 	vmov.f32	s15, s0
 8007632:	2c01      	cmp	r4, #1
 8007634:	d012      	beq.n	800765c <__ieee754_atan2f+0xe8>
 8007636:	2c02      	cmp	r4, #2
 8007638:	d017      	beq.n	800766a <__ieee754_atan2f+0xf6>
 800763a:	2c00      	cmp	r4, #0
 800763c:	d0ad      	beq.n	800759a <__ieee754_atan2f+0x26>
 800763e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80076a4 <__ieee754_atan2f+0x130>
 8007642:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007646:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80076a8 <__ieee754_atan2f+0x134>
 800764a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800764e:	e7a4      	b.n	800759a <__ieee754_atan2f+0x26>
 8007650:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8007698 <__ieee754_atan2f+0x124>
 8007654:	e7ed      	b.n	8007632 <__ieee754_atan2f+0xbe>
 8007656:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80076ac <__ieee754_atan2f+0x138>
 800765a:	e7ea      	b.n	8007632 <__ieee754_atan2f+0xbe>
 800765c:	ee17 3a90 	vmov	r3, s15
 8007660:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007664:	ee07 3a90 	vmov	s15, r3
 8007668:	e797      	b.n	800759a <__ieee754_atan2f+0x26>
 800766a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80076a4 <__ieee754_atan2f+0x130>
 800766e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007672:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80076a8 <__ieee754_atan2f+0x134>
 8007676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800767a:	e78e      	b.n	800759a <__ieee754_atan2f+0x26>
 800767c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80076a8 <__ieee754_atan2f+0x134>
 8007680:	e78b      	b.n	800759a <__ieee754_atan2f+0x26>
 8007682:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80076b0 <__ieee754_atan2f+0x13c>
 8007686:	e788      	b.n	800759a <__ieee754_atan2f+0x26>
 8007688:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80076ac <__ieee754_atan2f+0x138>
 800768c:	e785      	b.n	800759a <__ieee754_atan2f+0x26>
 800768e:	bf00      	nop
 8007690:	c0490fdb 	.word	0xc0490fdb
 8007694:	bfc90fdb 	.word	0xbfc90fdb
 8007698:	3fc90fdb 	.word	0x3fc90fdb
 800769c:	080078c8 	.word	0x080078c8
 80076a0:	080078bc 	.word	0x080078bc
 80076a4:	33bbbd2e 	.word	0x33bbbd2e
 80076a8:	40490fdb 	.word	0x40490fdb
 80076ac:	00000000 	.word	0x00000000
 80076b0:	3f490fdb 	.word	0x3f490fdb

080076b4 <atanf>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	ee10 5a10 	vmov	r5, s0
 80076ba:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80076be:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80076c2:	eef0 7a40 	vmov.f32	s15, s0
 80076c6:	d310      	bcc.n	80076ea <atanf+0x36>
 80076c8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80076cc:	d904      	bls.n	80076d8 <atanf+0x24>
 80076ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 80076d2:	eeb0 0a67 	vmov.f32	s0, s15
 80076d6:	bd38      	pop	{r3, r4, r5, pc}
 80076d8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8007810 <atanf+0x15c>
 80076dc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8007814 <atanf+0x160>
 80076e0:	2d00      	cmp	r5, #0
 80076e2:	bfc8      	it	gt
 80076e4:	eef0 7a47 	vmovgt.f32	s15, s14
 80076e8:	e7f3      	b.n	80076d2 <atanf+0x1e>
 80076ea:	4b4b      	ldr	r3, [pc, #300]	@ (8007818 <atanf+0x164>)
 80076ec:	429c      	cmp	r4, r3
 80076ee:	d810      	bhi.n	8007712 <atanf+0x5e>
 80076f0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80076f4:	d20a      	bcs.n	800770c <atanf+0x58>
 80076f6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800781c <atanf+0x168>
 80076fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 80076fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007702:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800770a:	dce2      	bgt.n	80076d2 <atanf+0x1e>
 800770c:	f04f 33ff 	mov.w	r3, #4294967295
 8007710:	e013      	b.n	800773a <atanf+0x86>
 8007712:	f000 f8a3 	bl	800785c <fabsf>
 8007716:	4b42      	ldr	r3, [pc, #264]	@ (8007820 <atanf+0x16c>)
 8007718:	429c      	cmp	r4, r3
 800771a:	d84f      	bhi.n	80077bc <atanf+0x108>
 800771c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8007720:	429c      	cmp	r4, r3
 8007722:	d841      	bhi.n	80077a8 <atanf+0xf4>
 8007724:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8007728:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800772c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007730:	2300      	movs	r3, #0
 8007732:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007736:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007740:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8007824 <atanf+0x170>
 8007744:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8007828 <atanf+0x174>
 8007748:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800782c <atanf+0x178>
 800774c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007750:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007754:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007830 <atanf+0x17c>
 8007758:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800775c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007834 <atanf+0x180>
 8007760:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007764:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007838 <atanf+0x184>
 8007768:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800776c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800783c <atanf+0x188>
 8007770:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007774:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8007840 <atanf+0x18c>
 8007778:	eea6 5a87 	vfma.f32	s10, s13, s14
 800777c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007844 <atanf+0x190>
 8007780:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007784:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8007848 <atanf+0x194>
 8007788:	eea7 5a26 	vfma.f32	s10, s14, s13
 800778c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800784c <atanf+0x198>
 8007790:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007794:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007798:	eea5 7a86 	vfma.f32	s14, s11, s12
 800779c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80077a0:	d121      	bne.n	80077e6 <atanf+0x132>
 80077a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077a6:	e794      	b.n	80076d2 <atanf+0x1e>
 80077a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80077ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80077b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80077b4:	2301      	movs	r3, #1
 80077b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80077ba:	e7be      	b.n	800773a <atanf+0x86>
 80077bc:	4b24      	ldr	r3, [pc, #144]	@ (8007850 <atanf+0x19c>)
 80077be:	429c      	cmp	r4, r3
 80077c0:	d80b      	bhi.n	80077da <atanf+0x126>
 80077c2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80077c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 80077ce:	2302      	movs	r3, #2
 80077d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80077d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077d8:	e7af      	b.n	800773a <atanf+0x86>
 80077da:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80077de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80077e2:	2303      	movs	r3, #3
 80077e4:	e7a9      	b.n	800773a <atanf+0x86>
 80077e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007854 <atanf+0x1a0>)
 80077e8:	491b      	ldr	r1, [pc, #108]	@ (8007858 <atanf+0x1a4>)
 80077ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80077ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80077f2:	edd3 6a00 	vldr	s13, [r3]
 80077f6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80077fa:	2d00      	cmp	r5, #0
 80077fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007800:	edd2 7a00 	vldr	s15, [r2]
 8007804:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007808:	bfb8      	it	lt
 800780a:	eef1 7a67 	vneglt.f32	s15, s15
 800780e:	e760      	b.n	80076d2 <atanf+0x1e>
 8007810:	bfc90fdb 	.word	0xbfc90fdb
 8007814:	3fc90fdb 	.word	0x3fc90fdb
 8007818:	3edfffff 	.word	0x3edfffff
 800781c:	7149f2ca 	.word	0x7149f2ca
 8007820:	3f97ffff 	.word	0x3f97ffff
 8007824:	3c8569d7 	.word	0x3c8569d7
 8007828:	3d4bda59 	.word	0x3d4bda59
 800782c:	bd6ef16b 	.word	0xbd6ef16b
 8007830:	3d886b35 	.word	0x3d886b35
 8007834:	3dba2e6e 	.word	0x3dba2e6e
 8007838:	3e124925 	.word	0x3e124925
 800783c:	3eaaaaab 	.word	0x3eaaaaab
 8007840:	bd15a221 	.word	0xbd15a221
 8007844:	bd9d8795 	.word	0xbd9d8795
 8007848:	bde38e38 	.word	0xbde38e38
 800784c:	be4ccccd 	.word	0xbe4ccccd
 8007850:	401bffff 	.word	0x401bffff
 8007854:	080078e4 	.word	0x080078e4
 8007858:	080078d4 	.word	0x080078d4

0800785c <fabsf>:
 800785c:	ee10 3a10 	vmov	r3, s0
 8007860:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007864:	ee00 3a10 	vmov	s0, r3
 8007868:	4770      	bx	lr
	...

0800786c <_init>:
 800786c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800786e:	bf00      	nop
 8007870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007872:	bc08      	pop	{r3}
 8007874:	469e      	mov	lr, r3
 8007876:	4770      	bx	lr

08007878 <_fini>:
 8007878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787a:	bf00      	nop
 800787c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800787e:	bc08      	pop	{r3}
 8007880:	469e      	mov	lr, r3
 8007882:	4770      	bx	lr
