# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../entregable_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
