EESchema Schematic File Version 5
EELAYER 34 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "Izana"
Date "2020-03-18"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
Comment5 ""
Comment6 ""
Comment7 ""
Comment8 ""
Comment9 ""
$EndDescr
Connection ~ 3450 4525
Wire Wire Line
	3100 1925 5200 1925
Wire Wire Line
	3100 2225 5200 2225
Wire Wire Line
	3100 2425 5200 2425
Wire Wire Line
	3100 2625 5200 2625
Wire Wire Line
	3100 2825 5200 2825
Wire Wire Line
	3100 2925 5200 2925
Wire Wire Line
	3100 3025 5200 3025
Wire Wire Line
	3100 3125 5200 3125
Wire Wire Line
	3100 3225 5200 3225
Wire Wire Line
	3100 3325 5200 3325
Wire Wire Line
	3100 4125 3700 4125
Wire Wire Line
	3100 4325 3700 4325
Wire Wire Line
	3100 4725 3450 4725
Wire Wire Line
	3450 3825 3450 4525
Wire Wire Line
	3450 3825 5200 3825
Wire Wire Line
	3450 4725 3450 4525
Wire Wire Line
	3700 4225 3100 4225
Wire Wire Line
	3700 4425 3100 4425
Wire Wire Line
	3700 4525 3450 4525
Wire Wire Line
	4700 4125 4950 4125
Wire Wire Line
	4700 4225 5200 4225
Wire Wire Line
	4950 3925 5200 3925
Wire Wire Line
	4950 4125 4950 3925
Wire Wire Line
	5200 2025 3100 2025
Wire Wire Line
	5200 2125 3100 2125
Wire Wire Line
	5200 2325 3100 2325
Wire Wire Line
	5200 2525 3100 2525
Wire Wire Line
	5200 2725 3100 2725
Wire Wire Line
	5200 4325 4700 4325
Wire Wire Line
	7050 1925 7500 1925
Wire Wire Line
	7050 2025 7500 2025
Wire Wire Line
	7050 2125 7500 2125
Wire Wire Line
	7050 2225 7500 2225
Wire Wire Line
	7050 2325 7500 2325
Wire Wire Line
	7050 2425 7500 2425
Wire Wire Line
	7050 2525 7500 2525
Wire Wire Line
	7050 2625 7500 2625
Wire Wire Line
	7050 2725 7500 2725
Wire Wire Line
	7050 2825 7500 2825
Wire Wire Line
	7050 2925 7500 2925
Wire Wire Line
	7050 3025 7500 3025
Wire Wire Line
	7050 3575 7500 3575
Wire Wire Line
	7050 3675 7500 3675
Wire Wire Line
	7050 3775 7500 3775
Wire Wire Line
	7050 3875 7500 3875
Wire Wire Line
	7050 3975 7500 3975
Wire Wire Line
	7050 4075 7500 4075
Wire Wire Line
	7050 4175 7500 4175
Wire Wire Line
	7050 4275 7500 4275
Wire Wire Line
	7050 4375 7500 4375
Wire Wire Line
	7050 4475 7500 4475
Wire Wire Line
	7050 4575 7500 4575
Wire Wire Line
	7050 4675 7500 4675
Wire Wire Line
	7050 4775 7500 4775
Wire Wire Line
	7050 4875 7500 4875
Wire Wire Line
	7050 4975 7500 4975
Wire Wire Line
	7050 5075 7500 5075
Wire Wire Line
	7050 5175 7500 5175
$Sheet
S 2300 1825 800  3100
U 5E79B6E2
F0 "Izana_Input_Interface" 50
F1 "Izana_Input_Interface.sch" 50
F2 "RMII_TXD0" I R 3100 1925 50 
F3 "RMII_TXD1" I R 3100 2025 50 
F4 "RMII_RXD0" O R 3100 2225 50 
F5 "RMII_RXD1" O R 3100 2325 50 
F6 "RMII_TXEN" I R 3100 2125 50 
F7 "RMII_CRS_DV" O R 3100 2425 50 
F8 "RMII_REF_CLK" O R 3100 2525 50 
F9 "RMII_MDIO" B R 3100 2625 50 
F10 "RMII_MDC" I R 3100 2725 50 
F11 "RMII_~RST" I R 3100 2825 50 
F12 "POE_CT2" O R 3100 4425 50 
F13 "POE_CT1" O R 3100 4325 50 
F14 "POE_SP2" O R 3100 4225 50 
F15 "POE_SP1" O R 3100 4125 50 
F16 "USB_5V" O R 3100 4725 50 
F17 "USB_MAIN_P" B R 3100 2925 50 
F18 "USB_MAIN_N" B R 3100 3025 50 
F19 "USB_AUX_P" B R 3100 3125 50 
F20 "USB_AUX_N" B R 3100 3225 50 
F21 "USB_~RST" I R 3100 3325 50 
$EndSheet
$Sheet
S 5200 1825 1850 3450
U 5ED62FBF
F0 "Izana_MCU" 50
F1 "Izana_MCU.sch" 50
F2 "RMII_TXD0" O L 5200 1925 50 
F3 "RMII_TXD1" O L 5200 2025 50 
F4 "RMII_TXEN" O L 5200 2125 50 
F5 "RMII_RXD0" I L 5200 2225 50 
F6 "RMII_RXD1" I L 5200 2325 50 
F7 "RMII_CRS_DV" I L 5200 2425 50 
F8 "RMII_REF_CLK" I L 5200 2525 50 
F9 "RMII_MDIO" B L 5200 2625 50 
F10 "RMII_MDC" O L 5200 2725 50 
F11 "RMII_~RST" O L 5200 2825 50 
F12 "POE_5V" I L 5200 3925 50 
F13 "USB_5V" I L 5200 3825 50 
F14 "POE_EN" O L 5200 4225 50 
F15 "USB_EN" O L 5200 4325 50 
F16 "USB_MAIN_P" B L 5200 2925 50 
F17 "USB_MAIN_N" B L 5200 3025 50 
F18 "USB_AUX_P" B L 5200 3125 50 
F19 "USB_AUX_N" B L 5200 3225 50 
F20 "TARGET1_TDO" I R 7050 2025 50 
F21 "TARGET1_TCK" O R 7050 1925 50 
F22 "TARGET1_TDI" O R 7050 2125 50 
F23 "TARGET1_TMS_IN" I R 7050 2225 50 
F24 "TARGET1_TMS_DIR_BUF" O R 7050 2425 50 
F25 "TARGET1_TMS_DIR_OUT" O R 7050 2525 50 
F26 "TARGET1_TMS_OUT" O R 7050 2325 50 
F27 "USB_~RST" O L 5200 3325 50 
F28 "TARGET2_TDO" I R 7050 3775 50 
F29 "TARGET2_TDI" O R 7050 3875 50 
F30 "TARGET2_UART_RX" I R 7050 4175 50 
F31 "TARGET2_UART_TX" O R 7050 4275 50 
F32 "TARGET2_TCK" O R 7050 3675 50 
F33 "TARGET1_UART_TX" O R 7050 2625 50 
F34 "TARGET1_UART_RX" I R 7050 2725 50 
F35 "TARGET2_TMS" B R 7050 3975 50 
F36 "TARGET1_CTRL_TX" O R 7050 2825 50 
F37 "TARGET1_CTRL_RX" I R 7050 2925 50 
F38 "TARGET2_TMS_DIR" O R 7050 4075 50 
F39 "TARGET2_PWR_ENABLE" O R 7050 4475 50 
F40 "TARGET2_PWR_1" O R 7050 4575 50 
F41 "TARGET2_PWR_2" O R 7050 4675 50 
F42 "TARGET2_PWR_~OC" I R 7050 4375 50 
F43 "TARGET2_~RST" O R 7050 3575 50 
F44 "TARGET2_LED_ERR" O R 7050 4875 50 
F45 "TARGET2_LED_ACT" O R 7050 4775 50 
F46 "TARGET2_LED_SER" O R 7050 4975 50 
F47 "TARGET1_CTRL_CLK" O R 7050 3025 50 
F48 "TARGET2_VREF_ADC" I R 7050 5175 50 
F49 "TARGET2_CURR_ADC" I R 7050 5075 50 
$EndSheet
$Sheet
S 3700 4025 1000 600 
U 5EEC66A9
F0 "Izana_Power" 50
F1 "Izana_Power.sch" 50
F2 "POE_SP1" I L 3700 4125 50 
F3 "POE_SP2" I L 3700 4225 50 
F4 "POE_CT1" I L 3700 4325 50 
F5 "POE_CT2" I L 3700 4425 50 
F6 "POE_5V" O R 4700 4125 50 
F7 "USB_5V" I L 3700 4525 50 
F8 "POE_EN" I R 4700 4225 50 
F9 "USB_EN" I R 4700 4325 50 
$EndSheet
$Sheet
S 7500 1825 950  1275
U 5E75114D
F0 "Izana_Target_1_Iso" 50
F1 "Izana_Target_1_Iso.sch" 50
F2 "TARGET1_TCK" I L 7500 1925 50 
F3 "TARGET1_TDO" O L 7500 2025 50 
F4 "TARGET1_TDI" I L 7500 2125 50 
F5 "TARGET1_TMS_IN" O L 7500 2225 50 
F6 "TARGET1_TMS_OUT" I L 7500 2325 50 
F7 "TARGET1_TMS_DIR_BUF" I L 7500 2425 50 
F8 "TARGET1_TMS_DIR_OUT" I L 7500 2525 50 
F9 "TARGET1_CTRL_RX" I L 7500 2825 50 
F10 "TARGET1_CTRL_TX" O L 7500 2925 50 
F11 "TARGET1_UART_RX" I L 7500 2625 50 
F12 "TARGET1_UART_TX" O L 7500 2725 50 
F13 "TARGET1_CTRL_CLK" I L 7500 3025 50 
$EndSheet
$Sheet
S 7500 3475 1000 1800
U 5E845B62
F0 "Izana_Target_2" 50
F1 "Izana_Target_2.sch" 50
F2 "TARGET2_UART_RX" I L 7500 4275 50 
F3 "TARGET2_~RST" I L 7500 3575 50 
F4 "TARGET2_PWR_2" I L 7500 4675 50 
F5 "TARGET2_PWR_1" I L 7500 4575 50 
F6 "TARGET2_PWR_~OC" O L 7500 4375 50 
F7 "TARGET2_PWR_ENABLE" I L 7500 4475 50 
F8 "TARGET2_UART_TX" O L 7500 4175 50 
F9 "TARGET2_TDO" O L 7500 3775 50 
F10 "TARGET2_TMS" B L 7500 3975 50 
F11 "TARGET2_TMS_DIR" I L 7500 4075 50 
F12 "TARGET2_TDI" I L 7500 3875 50 
F13 "TARGET2_TCK" I L 7500 3675 50 
F14 "TARGET2_LED_ACT" I L 7500 4775 50 
F15 "TARGET2_LED_SER" I L 7500 4975 50 
F16 "TARGET2_LED_ERR" I L 7500 4875 50 
F17 "TARGET2_CURR_ADC" O L 7500 5075 50 
F18 "TARGET2_VREF_ADC" O L 7500 5175 50 
$EndSheet
$EndSCHEMATC
