

================================================================
== Vivado HLS Report for 'cic'
================================================================
* Date:           Sat May 25 11:35:27 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_cic
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.643|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   65|   65|         3|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i46 0), !map !104"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ENTRADA_V), !map !110"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cic_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cic.cpp:17]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %ENTRADA_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %0" [cic.cpp:23]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_V = phi i46 [ undef, %codeRepl ], [ %p_Val2_8_4, %1 ]" [cic.cpp:33]   --->   Operation 14 'phi' 'agg_result_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%di = phi i7 [ 0, %codeRepl ], [ %di_1, %1 ]"   --->   Operation 15 'phi' 'di' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.23ns)   --->   "%exitcond1 = icmp eq i7 %di, -64" [cic.cpp:23]   --->   Operation 16 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.66ns)   --->   "%di_1 = add i7 %di, 1" [cic.cpp:23]   --->   Operation 18 'add' 'di_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.0, label %1" [cic.cpp:23]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%ENTRADA_V_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %ENTRADA_V)" [cic.cpp:29]   --->   Operation 20 'read' 'ENTRADA_V_read' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 5.09>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%inte_V_0_load = load i46* @inte_V_0, align 16" [cic.cpp:29]   --->   Operation 21 'load' 'inte_V_0_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%ENTRADA_V_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %ENTRADA_V)" [cic.cpp:29]   --->   Operation 22 'read' 'ENTRADA_V_read' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %ENTRADA_V_read to i46" [cic.cpp:29]   --->   Operation 23 'sext' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.54ns)   --->   "%p_Val2_5 = add i46 %inte_V_0_load, %tmp_8" [cic.cpp:29]   --->   Operation 24 'add' 'p_Val2_5' <Predicate = (!exitcond1)> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i46 %p_Val2_5, i46* @inte_V_0, align 16" [cic.cpp:30]   --->   Operation 25 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%inte_V_1_load = load i46* @inte_V_1, align 8" [cic.cpp:33]   --->   Operation 26 'load' 'inte_V_1_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.54ns)   --->   "%p_Val2_8_1 = add i46 %inte_V_1_load, %p_Val2_5" [cic.cpp:33]   --->   Operation 27 'add' 'p_Val2_8_1' <Predicate = (!exitcond1)> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "store i46 %p_Val2_8_1, i46* @inte_V_1, align 8" [cic.cpp:34]   --->   Operation 28 'store' <Predicate = (!exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.64>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind" [cic.cpp:26]   --->   Operation 29 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)" [cic.cpp:26]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cic.cpp:25]   --->   Operation 31 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%inte_V_2_load = load i46* @inte_V_2, align 16" [cic.cpp:33]   --->   Operation 32 'load' 'inte_V_2_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.54ns)   --->   "%p_Val2_8_2 = add i46 %inte_V_2_load, %p_Val2_8_1" [cic.cpp:33]   --->   Operation 33 'add' 'p_Val2_8_2' <Predicate = (!exitcond1)> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "store i46 %p_Val2_8_2, i46* @inte_V_2, align 16" [cic.cpp:34]   --->   Operation 34 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%inte_V_3_load = load i46* @inte_V_3, align 8" [cic.cpp:33]   --->   Operation 35 'load' 'inte_V_3_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.54ns)   --->   "%p_Val2_8_3 = add i46 %inte_V_3_load, %p_Val2_8_2" [cic.cpp:33]   --->   Operation 36 'add' 'p_Val2_8_3' <Predicate = (!exitcond1)> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "store i46 %p_Val2_8_3, i46* @inte_V_3, align 8" [cic.cpp:34]   --->   Operation 37 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%inte_V_4_load = load i46* @inte_V_4, align 16" [cic.cpp:33]   --->   Operation 38 'load' 'inte_V_4_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.54ns)   --->   "%p_Val2_8_4 = add i46 %inte_V_4_load, %p_Val2_8_3" [cic.cpp:33]   --->   Operation 39 'add' 'p_Val2_8_4' <Predicate = (!exitcond1)> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "store i46 %p_Val2_8_4, i46* @inte_V_4, align 16" [cic.cpp:34]   --->   Operation 40 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp)" [cic.cpp:37]   --->   Operation 41 'specregionend' 'empty_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [cic.cpp:23]   --->   Operation 42 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.09>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%deriv_V_0_load = load i46* @deriv_V_0, align 16" [cic.cpp:42]   --->   Operation 43 'load' 'deriv_V_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "store i46 %agg_result_V, i46* @deriv_V_0, align 16" [cic.cpp:43]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.54ns)   --->   "%p_Val2_2 = sub i46 %agg_result_V, %deriv_V_0_load" [cic.cpp:44]   --->   Operation 45 'sub' 'p_Val2_2' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%deriv_V_1_load = load i46* @deriv_V_1, align 8" [cic.cpp:42]   --->   Operation 46 'load' 'deriv_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "store i46 %p_Val2_2, i46* @deriv_V_1, align 8" [cic.cpp:43]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.54ns)   --->   "%p_Val2_2_1 = sub i46 %p_Val2_2, %deriv_V_1_load" [cic.cpp:44]   --->   Operation 48 'sub' 'p_Val2_2_1' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 7.64>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%deriv_V_2_load = load i46* @deriv_V_2, align 16" [cic.cpp:42]   --->   Operation 49 'load' 'deriv_V_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "store i46 %p_Val2_2_1, i46* @deriv_V_2, align 16" [cic.cpp:43]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.54ns)   --->   "%p_Val2_2_2 = sub i46 %p_Val2_2_1, %deriv_V_2_load" [cic.cpp:44]   --->   Operation 51 'sub' 'p_Val2_2_2' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%deriv_V_3_load = load i46* @deriv_V_3, align 8" [cic.cpp:42]   --->   Operation 52 'load' 'deriv_V_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "store i46 %p_Val2_2_2, i46* @deriv_V_3, align 8" [cic.cpp:43]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.54ns)   --->   "%p_Val2_2_3 = sub i46 %p_Val2_2_2, %deriv_V_3_load" [cic.cpp:44]   --->   Operation 54 'sub' 'p_Val2_2_3' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%deriv_V_4_load = load i46* @deriv_V_4, align 16" [cic.cpp:42]   --->   Operation 55 'load' 'deriv_V_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "store i46 %p_Val2_2_3, i46* @deriv_V_4, align 16" [cic.cpp:43]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (2.54ns)   --->   "%p_Val2_2_4 = sub i46 %p_Val2_2_3, %deriv_V_4_load" [cic.cpp:44]   --->   Operation 57 'sub' 'p_Val2_2_4' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret i46 %p_Val2_2_4" [cic.cpp:48]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ENTRADA_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inte_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inte_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inte_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inte_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inte_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ deriv_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ deriv_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ deriv_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ deriv_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ deriv_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7     (specbitsmap      ) [ 0000000]
StgValue_8     (specbitsmap      ) [ 0000000]
StgValue_9     (spectopmodule    ) [ 0000000]
StgValue_10    (specinterface    ) [ 0000000]
StgValue_11    (specinterface    ) [ 0000000]
StgValue_12    (specinterface    ) [ 0000000]
StgValue_13    (br               ) [ 0111100]
agg_result_V   (phi              ) [ 0010010]
di             (phi              ) [ 0010000]
exitcond1      (icmp             ) [ 0011100]
empty          (speclooptripcount) [ 0000000]
di_1           (add              ) [ 0111100]
StgValue_19    (br               ) [ 0000000]
inte_V_0_load  (load             ) [ 0000000]
ENTRADA_V_read (read             ) [ 0000000]
tmp_8          (sext             ) [ 0000000]
p_Val2_5       (add              ) [ 0000000]
StgValue_25    (store            ) [ 0000000]
inte_V_1_load  (load             ) [ 0000000]
p_Val2_8_1     (add              ) [ 0010100]
StgValue_28    (store            ) [ 0000000]
StgValue_29    (specloopname     ) [ 0000000]
tmp            (specregionbegin  ) [ 0000000]
StgValue_31    (specpipeline     ) [ 0000000]
inte_V_2_load  (load             ) [ 0000000]
p_Val2_8_2     (add              ) [ 0000000]
StgValue_34    (store            ) [ 0000000]
inte_V_3_load  (load             ) [ 0000000]
p_Val2_8_3     (add              ) [ 0000000]
StgValue_37    (store            ) [ 0000000]
inte_V_4_load  (load             ) [ 0000000]
p_Val2_8_4     (add              ) [ 0111100]
StgValue_40    (store            ) [ 0000000]
empty_2        (specregionend    ) [ 0000000]
StgValue_42    (br               ) [ 0111100]
deriv_V_0_load (load             ) [ 0000000]
StgValue_44    (store            ) [ 0000000]
p_Val2_2       (sub              ) [ 0000000]
deriv_V_1_load (load             ) [ 0000000]
StgValue_47    (store            ) [ 0000000]
p_Val2_2_1     (sub              ) [ 0000001]
deriv_V_2_load (load             ) [ 0000000]
StgValue_50    (store            ) [ 0000000]
p_Val2_2_2     (sub              ) [ 0000000]
deriv_V_3_load (load             ) [ 0000000]
StgValue_53    (store            ) [ 0000000]
p_Val2_2_3     (sub              ) [ 0000000]
deriv_V_4_load (load             ) [ 0000000]
StgValue_56    (store            ) [ 0000000]
p_Val2_2_4     (sub              ) [ 0000000]
StgValue_58    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ENTRADA_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ENTRADA_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inte_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inte_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inte_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inte_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inte_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inte_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inte_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inte_V_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inte_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inte_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="deriv_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="deriv_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_V_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="deriv_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_V_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="deriv_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_V_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="deriv_V_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_V_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cic_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ENTRADA_V_read/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="agg_result_V_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="46" slack="1"/>
<pin id="76" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="agg_result_V_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="46" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="di_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="1"/>
<pin id="88" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="di (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="di_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="di/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="di_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="di_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="inte_V_0_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="46" slack="0"/>
<pin id="111" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inte_V_0_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_8_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Val2_5_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="46" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_25_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="46" slack="0"/>
<pin id="125" dir="0" index="1" bw="46" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="inte_V_1_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="46" slack="0"/>
<pin id="131" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inte_V_1_load/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Val2_8_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="46" slack="0"/>
<pin id="135" dir="0" index="1" bw="46" slack="0"/>
<pin id="136" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_28_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="46" slack="0"/>
<pin id="141" dir="0" index="1" bw="46" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="inte_V_2_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="46" slack="0"/>
<pin id="147" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inte_V_2_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_8_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="46" slack="0"/>
<pin id="151" dir="0" index="1" bw="46" slack="1"/>
<pin id="152" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_2/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_34_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="46" slack="0"/>
<pin id="156" dir="0" index="1" bw="46" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="inte_V_3_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="46" slack="0"/>
<pin id="162" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inte_V_3_load/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_8_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="46" slack="0"/>
<pin id="166" dir="0" index="1" bw="46" slack="0"/>
<pin id="167" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_3/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_37_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="46" slack="0"/>
<pin id="172" dir="0" index="1" bw="46" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inte_V_4_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="46" slack="0"/>
<pin id="178" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inte_V_4_load/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Val2_8_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="46" slack="0"/>
<pin id="182" dir="0" index="1" bw="46" slack="0"/>
<pin id="183" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_4/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="StgValue_40_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="46" slack="0"/>
<pin id="188" dir="0" index="1" bw="46" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="deriv_V_0_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="46" slack="0"/>
<pin id="194" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_V_0_load/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_44_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="46" slack="1"/>
<pin id="198" dir="0" index="1" bw="46" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="46" slack="1"/>
<pin id="204" dir="0" index="1" bw="46" slack="0"/>
<pin id="205" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="deriv_V_1_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="46" slack="0"/>
<pin id="210" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_V_1_load/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_47_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="46" slack="0"/>
<pin id="214" dir="0" index="1" bw="46" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_2_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="46" slack="0"/>
<pin id="220" dir="0" index="1" bw="46" slack="0"/>
<pin id="221" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_1/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="deriv_V_2_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="46" slack="0"/>
<pin id="226" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_V_2_load/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_50_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="46" slack="1"/>
<pin id="230" dir="0" index="1" bw="46" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Val2_2_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="46" slack="1"/>
<pin id="235" dir="0" index="1" bw="46" slack="0"/>
<pin id="236" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_2/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="deriv_V_3_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="46" slack="0"/>
<pin id="240" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_V_3_load/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_53_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="46" slack="0"/>
<pin id="244" dir="0" index="1" bw="46" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_2_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="46" slack="0"/>
<pin id="250" dir="0" index="1" bw="46" slack="0"/>
<pin id="251" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_3/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="deriv_V_4_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="46" slack="0"/>
<pin id="256" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_V_4_load/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_56_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="46" slack="0"/>
<pin id="260" dir="0" index="1" bw="46" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_2_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="46" slack="0"/>
<pin id="266" dir="0" index="1" bw="46" slack="0"/>
<pin id="267" dir="1" index="2" bw="46" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_4/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="exitcond1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="di_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="di_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_Val2_8_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="46" slack="1"/>
<pin id="281" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_Val2_8_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="46" slack="1"/>
<pin id="286" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_Val2_2_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="46" slack="1"/>
<pin id="291" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="56" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="90" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="90" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="68" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="117" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="149" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="164" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="74" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="74" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="192" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="202" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="202" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="208" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="233" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="233" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="238" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="248" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="248" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="254" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="97" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="103" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="282"><net_src comp="133" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="287"><net_src comp="180" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="292"><net_src comp="218" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inte_V_0 | {3 }
	Port: inte_V_1 | {3 }
	Port: inte_V_2 | {4 }
	Port: inte_V_3 | {4 }
	Port: inte_V_4 | {4 }
	Port: deriv_V_0 | {5 }
	Port: deriv_V_1 | {5 }
	Port: deriv_V_2 | {6 }
	Port: deriv_V_3 | {6 }
	Port: deriv_V_4 | {6 }
 - Input state : 
	Port: cic : ENTRADA_V | {2 }
	Port: cic : inte_V_0 | {3 }
	Port: cic : inte_V_1 | {3 }
	Port: cic : inte_V_2 | {4 }
	Port: cic : inte_V_3 | {4 }
	Port: cic : inte_V_4 | {4 }
	Port: cic : deriv_V_0 | {5 }
	Port: cic : deriv_V_1 | {5 }
	Port: cic : deriv_V_2 | {6 }
	Port: cic : deriv_V_3 | {6 }
	Port: cic : deriv_V_4 | {6 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		di_1 : 1
		StgValue_19 : 2
	State 3
		p_Val2_5 : 1
		StgValue_25 : 2
		p_Val2_8_1 : 2
		StgValue_28 : 3
	State 4
		p_Val2_8_2 : 1
		StgValue_34 : 2
		p_Val2_8_3 : 2
		StgValue_37 : 3
		p_Val2_8_4 : 3
		StgValue_40 : 4
		empty_2 : 1
	State 5
		p_Val2_2 : 1
		StgValue_47 : 2
		p_Val2_2_1 : 2
	State 6
		p_Val2_2_2 : 1
		StgValue_53 : 2
		p_Val2_2_3 : 2
		StgValue_56 : 3
		p_Val2_2_4 : 3
		StgValue_58 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |    di_1_fu_103    |    0    |    15   |
|          |  p_Val2_5_fu_117  |    0    |    53   |
|    add   | p_Val2_8_1_fu_133 |    0    |    53   |
|          | p_Val2_8_2_fu_149 |    0    |    53   |
|          | p_Val2_8_3_fu_164 |    0    |    53   |
|          | p_Val2_8_4_fu_180 |    0    |    53   |
|----------|-------------------|---------|---------|
|          |  p_Val2_2_fu_202  |    0    |    53   |
|          | p_Val2_2_1_fu_218 |    0    |    53   |
|    sub   | p_Val2_2_2_fu_233 |    0    |    53   |
|          | p_Val2_2_3_fu_248 |    0    |    53   |
|          | p_Val2_2_4_fu_264 |    0    |    53   |
|----------|-------------------|---------|---------|
|   icmp   |  exitcond1_fu_97  |    0    |    11   |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_68  |    0    |    0    |
|----------|-------------------|---------|---------|
|   sext   |    tmp_8_fu_113   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   556   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|agg_result_V_reg_74|   46   |
|    di_1_reg_274   |    7   |
|     di_reg_86     |    7   |
| exitcond1_reg_270 |    1   |
| p_Val2_2_1_reg_289|   46   |
| p_Val2_8_1_reg_279|   46   |
| p_Val2_8_4_reg_284|   46   |
+-------------------+--------+
|       Total       |   199  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| agg_result_V_reg_74 |  p0  |   2  |  46  |   92   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   92   ||   1.35  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   556  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   199  |   565  |
+-----------+--------+--------+--------+
