$date
	Thu Apr  2 14:34:34 2020
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end

$scope module DUT $end
$var wire 1 5! clk $end
$var wire 1 6! err $end
$var wire 1 7! rst $end

$scope module c0 $end
$var reg 1 8! clk $end
$var reg 1 9! rst $end
$var wire 1 6! err $end
$var integer 32 :! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 6! err $end
$var wire 1 ;! regWrite $end
$var wire 1 <! btr $end
$var wire 1 =! aluSrc $end
$var wire 1 >! memWrite $end
$var wire 1 ?! memRead $end
$var wire 1 @! memToReg $end
$var wire 1 A! branchCtl $end
$var wire 1 B! jumpCtl $end
$var wire 1 C! invA $end
$var wire 1 D! invB $end
$var wire 1 E! halt $end
$var wire 1 F! noOp $end
$var wire 1 G! immCtl $end
$var wire 1 H! stu $end
$var wire 1 I! slbi $end
$var wire 1 J! immPres $end
$var wire 1 K! lbi $end
$var wire 1 L! decode_err $end
$var wire 1 M! sl $end
$var wire 1 N! sco $end
$var wire 1 O! seq $end
$var wire 1 P! ldOrSt $end
$var wire 1 Q! aluCtl [1] $end
$var wire 1 R! aluCtl [0] $end
$var wire 1 S! regRs [2] $end
$var wire 1 T! regRs [1] $end
$var wire 1 U! regRs [0] $end
$var wire 1 V! readReg1 [2] $end
$var wire 1 W! readReg1 [1] $end
$var wire 1 X! readReg1 [0] $end
$var wire 1 Y! readReg2 [2] $end
$var wire 1 Z! readReg2 [1] $end
$var wire 1 [! readReg2 [0] $end
$var wire 1 \! writeReg1 [2] $end
$var wire 1 ]! writeReg1 [1] $end
$var wire 1 ^! writeReg1 [0] $end
$var wire 1 _! writeRegSel [2] $end
$var wire 1 `! writeRegSel [1] $end
$var wire 1 a! writeRegSel [0] $end
$var wire 1 b! immVal [15] $end
$var wire 1 c! immVal [14] $end
$var wire 1 d! immVal [13] $end
$var wire 1 e! immVal [12] $end
$var wire 1 f! immVal [11] $end
$var wire 1 g! immVal [10] $end
$var wire 1 h! immVal [9] $end
$var wire 1 i! immVal [8] $end
$var wire 1 j! immVal [7] $end
$var wire 1 k! immVal [6] $end
$var wire 1 l! immVal [5] $end
$var wire 1 m! immVal [4] $end
$var wire 1 n! immVal [3] $end
$var wire 1 o! immVal [2] $end
$var wire 1 p! immVal [1] $end
$var wire 1 q! immVal [0] $end
$var wire 1 r! currInstr [15] $end
$var wire 1 s! currInstr [14] $end
$var wire 1 t! currInstr [13] $end
$var wire 1 u! currInstr [12] $end
$var wire 1 v! currInstr [11] $end
$var wire 1 w! currInstr [10] $end
$var wire 1 x! currInstr [9] $end
$var wire 1 y! currInstr [8] $end
$var wire 1 z! currInstr [7] $end
$var wire 1 {! currInstr [6] $end
$var wire 1 |! currInstr [5] $end
$var wire 1 }! currInstr [4] $end
$var wire 1 ~! currInstr [3] $end
$var wire 1 !" currInstr [2] $end
$var wire 1 "" currInstr [1] $end
$var wire 1 #" currInstr [0] $end
$var wire 1 $" next_pc [15] $end
$var wire 1 %" next_pc [14] $end
$var wire 1 &" next_pc [13] $end
$var wire 1 '" next_pc [12] $end
$var wire 1 (" next_pc [11] $end
$var wire 1 )" next_pc [10] $end
$var wire 1 *" next_pc [9] $end
$var wire 1 +" next_pc [8] $end
$var wire 1 ," next_pc [7] $end
$var wire 1 -" next_pc [6] $end
$var wire 1 ." next_pc [5] $end
$var wire 1 /" next_pc [4] $end
$var wire 1 0" next_pc [3] $end
$var wire 1 1" next_pc [2] $end
$var wire 1 2" next_pc [1] $end
$var wire 1 3" next_pc [0] $end
$var wire 1 4" signedImmVal [15] $end
$var wire 1 5" signedImmVal [14] $end
$var wire 1 6" signedImmVal [13] $end
$var wire 1 7" signedImmVal [12] $end
$var wire 1 8" signedImmVal [11] $end
$var wire 1 9" signedImmVal [10] $end
$var wire 1 :" signedImmVal [9] $end
$var wire 1 ;" signedImmVal [8] $end
$var wire 1 <" signedImmVal [7] $end
$var wire 1 =" signedImmVal [6] $end
$var wire 1 >" signedImmVal [5] $end
$var wire 1 ?" signedImmVal [4] $end
$var wire 1 @" signedImmVal [3] $end
$var wire 1 A" signedImmVal [2] $end
$var wire 1 B" signedImmVal [1] $end
$var wire 1 C" signedImmVal [0] $end
$var wire 1 D" branch [15] $end
$var wire 1 E" branch [14] $end
$var wire 1 F" branch [13] $end
$var wire 1 G" branch [12] $end
$var wire 1 H" branch [11] $end
$var wire 1 I" branch [10] $end
$var wire 1 J" branch [9] $end
$var wire 1 K" branch [8] $end
$var wire 1 L" branch [7] $end
$var wire 1 M" branch [6] $end
$var wire 1 N" branch [5] $end
$var wire 1 O" branch [4] $end
$var wire 1 P" branch [3] $end
$var wire 1 Q" branch [2] $end
$var wire 1 R" branch [1] $end
$var wire 1 S" branch [0] $end
$var wire 1 T" jump [15] $end
$var wire 1 U" jump [14] $end
$var wire 1 V" jump [13] $end
$var wire 1 W" jump [12] $end
$var wire 1 X" jump [11] $end
$var wire 1 Y" jump [10] $end
$var wire 1 Z" jump [9] $end
$var wire 1 [" jump [8] $end
$var wire 1 \" jump [7] $end
$var wire 1 ]" jump [6] $end
$var wire 1 ^" jump [5] $end
$var wire 1 _" jump [4] $end
$var wire 1 `" jump [3] $end
$var wire 1 a" jump [2] $end
$var wire 1 b" jump [1] $end
$var wire 1 c" jump [0] $end
$var wire 1 d" new_pc [15] $end
$var wire 1 e" new_pc [14] $end
$var wire 1 f" new_pc [13] $end
$var wire 1 g" new_pc [12] $end
$var wire 1 h" new_pc [11] $end
$var wire 1 i" new_pc [10] $end
$var wire 1 j" new_pc [9] $end
$var wire 1 k" new_pc [8] $end
$var wire 1 l" new_pc [7] $end
$var wire 1 m" new_pc [6] $end
$var wire 1 n" new_pc [5] $end
$var wire 1 o" new_pc [4] $end
$var wire 1 p" new_pc [3] $end
$var wire 1 q" new_pc [2] $end
$var wire 1 r" new_pc [1] $end
$var wire 1 s" new_pc [0] $end
$var wire 1 t" Out [15] $end
$var wire 1 u" Out [14] $end
$var wire 1 v" Out [13] $end
$var wire 1 w" Out [12] $end
$var wire 1 x" Out [11] $end
$var wire 1 y" Out [10] $end
$var wire 1 z" Out [9] $end
$var wire 1 {" Out [8] $end
$var wire 1 |" Out [7] $end
$var wire 1 }" Out [6] $end
$var wire 1 ~" Out [5] $end
$var wire 1 !# Out [4] $end
$var wire 1 "# Out [3] $end
$var wire 1 ## Out [2] $end
$var wire 1 $# Out [1] $end
$var wire 1 %# Out [0] $end
$var wire 1 &# wrData [15] $end
$var wire 1 '# wrData [14] $end
$var wire 1 (# wrData [13] $end
$var wire 1 )# wrData [12] $end
$var wire 1 *# wrData [11] $end
$var wire 1 +# wrData [10] $end
$var wire 1 ,# wrData [9] $end
$var wire 1 -# wrData [8] $end
$var wire 1 .# wrData [7] $end
$var wire 1 /# wrData [6] $end
$var wire 1 0# wrData [5] $end
$var wire 1 1# wrData [4] $end
$var wire 1 2# wrData [3] $end
$var wire 1 3# wrData [2] $end
$var wire 1 4# wrData [1] $end
$var wire 1 5# wrData [0] $end
$var wire 1 6# regData1 [15] $end
$var wire 1 7# regData1 [14] $end
$var wire 1 8# regData1 [13] $end
$var wire 1 9# regData1 [12] $end
$var wire 1 :# regData1 [11] $end
$var wire 1 ;# regData1 [10] $end
$var wire 1 <# regData1 [9] $end
$var wire 1 =# regData1 [8] $end
$var wire 1 ># regData1 [7] $end
$var wire 1 ?# regData1 [6] $end
$var wire 1 @# regData1 [5] $end
$var wire 1 A# regData1 [4] $end
$var wire 1 B# regData1 [3] $end
$var wire 1 C# regData1 [2] $end
$var wire 1 D# regData1 [1] $end
$var wire 1 E# regData1 [0] $end
$var wire 1 F# regData2 [15] $end
$var wire 1 G# regData2 [14] $end
$var wire 1 H# regData2 [13] $end
$var wire 1 I# regData2 [12] $end
$var wire 1 J# regData2 [11] $end
$var wire 1 K# regData2 [10] $end
$var wire 1 L# regData2 [9] $end
$var wire 1 M# regData2 [8] $end
$var wire 1 N# regData2 [7] $end
$var wire 1 O# regData2 [6] $end
$var wire 1 P# regData2 [5] $end
$var wire 1 Q# regData2 [4] $end
$var wire 1 R# regData2 [3] $end
$var wire 1 S# regData2 [2] $end
$var wire 1 T# regData2 [1] $end
$var wire 1 U# regData2 [0] $end
$var wire 1 V# read1Data [15] $end
$var wire 1 W# read1Data [14] $end
$var wire 1 X# read1Data [13] $end
$var wire 1 Y# read1Data [12] $end
$var wire 1 Z# read1Data [11] $end
$var wire 1 [# read1Data [10] $end
$var wire 1 \# read1Data [9] $end
$var wire 1 ]# read1Data [8] $end
$var wire 1 ^# read1Data [7] $end
$var wire 1 _# read1Data [6] $end
$var wire 1 `# read1Data [5] $end
$var wire 1 a# read1Data [4] $end
$var wire 1 b# read1Data [3] $end
$var wire 1 c# read1Data [2] $end
$var wire 1 d# read1Data [1] $end
$var wire 1 e# read1Data [0] $end
$var wire 1 f# read2Data [15] $end
$var wire 1 g# read2Data [14] $end
$var wire 1 h# read2Data [13] $end
$var wire 1 i# read2Data [12] $end
$var wire 1 j# read2Data [11] $end
$var wire 1 k# read2Data [10] $end
$var wire 1 l# read2Data [9] $end
$var wire 1 m# read2Data [8] $end
$var wire 1 n# read2Data [7] $end
$var wire 1 o# read2Data [6] $end
$var wire 1 p# read2Data [5] $end
$var wire 1 q# read2Data [4] $end
$var wire 1 r# read2Data [3] $end
$var wire 1 s# read2Data [2] $end
$var wire 1 t# read2Data [1] $end
$var wire 1 u# read2Data [0] $end
$var wire 1 v# aluOut [15] $end
$var wire 1 w# aluOut [14] $end
$var wire 1 x# aluOut [13] $end
$var wire 1 y# aluOut [12] $end
$var wire 1 z# aluOut [11] $end
$var wire 1 {# aluOut [10] $end
$var wire 1 |# aluOut [9] $end
$var wire 1 }# aluOut [8] $end
$var wire 1 ~# aluOut [7] $end
$var wire 1 !$ aluOut [6] $end
$var wire 1 "$ aluOut [5] $end
$var wire 1 #$ aluOut [4] $end
$var wire 1 $$ aluOut [3] $end
$var wire 1 %$ aluOut [2] $end
$var wire 1 &$ aluOut [1] $end
$var wire 1 '$ aluOut [0] $end
$var wire 1 ($ writeData [15] $end
$var wire 1 )$ writeData [14] $end
$var wire 1 *$ writeData [13] $end
$var wire 1 +$ writeData [12] $end
$var wire 1 ,$ writeData [11] $end
$var wire 1 -$ writeData [10] $end
$var wire 1 .$ writeData [9] $end
$var wire 1 /$ writeData [8] $end
$var wire 1 0$ writeData [7] $end
$var wire 1 1$ writeData [6] $end
$var wire 1 2$ writeData [5] $end
$var wire 1 3$ writeData [4] $end
$var wire 1 4$ writeData [3] $end
$var wire 1 5$ writeData [2] $end
$var wire 1 6$ writeData [1] $end
$var wire 1 7$ writeData [0] $end
$var wire 1 8$ memoryOut [15] $end
$var wire 1 9$ memoryOut [14] $end
$var wire 1 :$ memoryOut [13] $end
$var wire 1 ;$ memoryOut [12] $end
$var wire 1 <$ memoryOut [11] $end
$var wire 1 =$ memoryOut [10] $end
$var wire 1 >$ memoryOut [9] $end
$var wire 1 ?$ memoryOut [8] $end
$var wire 1 @$ memoryOut [7] $end
$var wire 1 A$ memoryOut [6] $end
$var wire 1 B$ memoryOut [5] $end
$var wire 1 C$ memoryOut [4] $end
$var wire 1 D$ memoryOut [3] $end
$var wire 1 E$ memoryOut [2] $end
$var wire 1 F$ memoryOut [1] $end
$var wire 1 G$ memoryOut [0] $end
$var wire 1 H$ regWrite_fd $end
$var wire 1 I$ aluSrc_fd $end
$var wire 1 J$ memWrite_fd $end
$var wire 1 K$ memRead_fd $end
$var wire 1 L$ memToReg_fd $end
$var wire 1 M$ branchCtl_fd $end
$var wire 1 N$ ldOrSt_fd $end
$var wire 1 O$ jumpCtl_fd $end
$var wire 1 P$ invA_fd $end
$var wire 1 Q$ invB_fd $end
$var wire 1 R$ halt_fd $end
$var wire 1 S$ noOp_fd $end
$var wire 1 T$ immCtl_fd $end
$var wire 1 U$ stu_fd $end
$var wire 1 V$ slbi_fd $end
$var wire 1 W$ immPres_fd $end
$var wire 1 X$ lbi_fd $end
$var wire 1 Y$ btr_fd $end
$var wire 1 Z$ sl_fd $end
$var wire 1 [$ sco_fd $end
$var wire 1 \$ seq_fd $end
$var wire 1 ]$ aluCtl_fd [1] $end
$var wire 1 ^$ aluCtl_fd [0] $end
$var wire 1 _$ immVal_fd [15] $end
$var wire 1 `$ immVal_fd [14] $end
$var wire 1 a$ immVal_fd [13] $end
$var wire 1 b$ immVal_fd [12] $end
$var wire 1 c$ immVal_fd [11] $end
$var wire 1 d$ immVal_fd [10] $end
$var wire 1 e$ immVal_fd [9] $end
$var wire 1 f$ immVal_fd [8] $end
$var wire 1 g$ immVal_fd [7] $end
$var wire 1 h$ immVal_fd [6] $end
$var wire 1 i$ immVal_fd [5] $end
$var wire 1 j$ immVal_fd [4] $end
$var wire 1 k$ immVal_fd [3] $end
$var wire 1 l$ immVal_fd [2] $end
$var wire 1 m$ immVal_fd [1] $end
$var wire 1 n$ immVal_fd [0] $end
$var wire 1 o$ branch_fd [15] $end
$var wire 1 p$ branch_fd [14] $end
$var wire 1 q$ branch_fd [13] $end
$var wire 1 r$ branch_fd [12] $end
$var wire 1 s$ branch_fd [11] $end
$var wire 1 t$ branch_fd [10] $end
$var wire 1 u$ branch_fd [9] $end
$var wire 1 v$ branch_fd [8] $end
$var wire 1 w$ branch_fd [7] $end
$var wire 1 x$ branch_fd [6] $end
$var wire 1 y$ branch_fd [5] $end
$var wire 1 z$ branch_fd [4] $end
$var wire 1 {$ branch_fd [3] $end
$var wire 1 |$ branch_fd [2] $end
$var wire 1 }$ branch_fd [1] $end
$var wire 1 ~$ branch_fd [0] $end
$var wire 1 !% jump_fd [15] $end
$var wire 1 "% jump_fd [14] $end
$var wire 1 #% jump_fd [13] $end
$var wire 1 $% jump_fd [12] $end
$var wire 1 %% jump_fd [11] $end
$var wire 1 &% jump_fd [10] $end
$var wire 1 '% jump_fd [9] $end
$var wire 1 (% jump_fd [8] $end
$var wire 1 )% jump_fd [7] $end
$var wire 1 *% jump_fd [6] $end
$var wire 1 +% jump_fd [5] $end
$var wire 1 ,% jump_fd [4] $end
$var wire 1 -% jump_fd [3] $end
$var wire 1 .% jump_fd [2] $end
$var wire 1 /% jump_fd [1] $end
$var wire 1 0% jump_fd [0] $end
$var wire 1 1% new_pc_fd [15] $end
$var wire 1 2% new_pc_fd [14] $end
$var wire 1 3% new_pc_fd [13] $end
$var wire 1 4% new_pc_fd [12] $end
$var wire 1 5% new_pc_fd [11] $end
$var wire 1 6% new_pc_fd [10] $end
$var wire 1 7% new_pc_fd [9] $end
$var wire 1 8% new_pc_fd [8] $end
$var wire 1 9% new_pc_fd [7] $end
$var wire 1 :% new_pc_fd [6] $end
$var wire 1 ;% new_pc_fd [5] $end
$var wire 1 <% new_pc_fd [4] $end
$var wire 1 =% new_pc_fd [3] $end
$var wire 1 >% new_pc_fd [2] $end
$var wire 1 ?% new_pc_fd [1] $end
$var wire 1 @% new_pc_fd [0] $end
$var wire 1 A% currInstr_fd [15] $end
$var wire 1 B% currInstr_fd [14] $end
$var wire 1 C% currInstr_fd [13] $end
$var wire 1 D% currInstr_fd [12] $end
$var wire 1 E% currInstr_fd [11] $end
$var wire 1 F% currInstr_fd [10] $end
$var wire 1 G% currInstr_fd [9] $end
$var wire 1 H% currInstr_fd [8] $end
$var wire 1 I% currInstr_fd [7] $end
$var wire 1 J% currInstr_fd [6] $end
$var wire 1 K% currInstr_fd [5] $end
$var wire 1 L% currInstr_fd [4] $end
$var wire 1 M% currInstr_fd [3] $end
$var wire 1 N% currInstr_fd [2] $end
$var wire 1 O% currInstr_fd [1] $end
$var wire 1 P% currInstr_fd [0] $end
$var wire 1 Q% readReg1_fd [2] $end
$var wire 1 R% readReg1_fd [1] $end
$var wire 1 S% readReg1_fd [0] $end
$var wire 1 T% readReg2_fd [2] $end
$var wire 1 U% readReg2_fd [1] $end
$var wire 1 V% readReg2_fd [0] $end
$var wire 1 W% writeReg1_fd [2] $end
$var wire 1 X% writeReg1_fd [1] $end
$var wire 1 Y% writeReg1_fd [0] $end
$var wire 1 Z% regWrite_dx $end
$var wire 1 [% aluSrc_dx $end
$var wire 1 \% memWrite_dx $end
$var wire 1 ]% memRead_dx $end
$var wire 1 ^% memToReg_dx $end
$var wire 1 _% branchCtl_dx $end
$var wire 1 `% ldOrSt_dx $end
$var wire 1 a% jumpCtl_dx $end
$var wire 1 b% invA_dx $end
$var wire 1 c% invB_dx $end
$var wire 1 d% halt_dx $end
$var wire 1 e% noOp_dx $end
$var wire 1 f% immCtl_dx $end
$var wire 1 g% stu_dx $end
$var wire 1 h% slbi_dx $end
$var wire 1 i% immPres_dx $end
$var wire 1 j% lbi_dx $end
$var wire 1 k% btr_dx $end
$var wire 1 l% sl_dx $end
$var wire 1 m% sco_dx $end
$var wire 1 n% seq_dx $end
$var wire 1 o% aluCtl_dx [1] $end
$var wire 1 p% aluCtl_dx [0] $end
$var wire 1 q% read1Data_dx [15] $end
$var wire 1 r% read1Data_dx [14] $end
$var wire 1 s% read1Data_dx [13] $end
$var wire 1 t% read1Data_dx [12] $end
$var wire 1 u% read1Data_dx [11] $end
$var wire 1 v% read1Data_dx [10] $end
$var wire 1 w% read1Data_dx [9] $end
$var wire 1 x% read1Data_dx [8] $end
$var wire 1 y% read1Data_dx [7] $end
$var wire 1 z% read1Data_dx [6] $end
$var wire 1 {% read1Data_dx [5] $end
$var wire 1 |% read1Data_dx [4] $end
$var wire 1 }% read1Data_dx [3] $end
$var wire 1 ~% read1Data_dx [2] $end
$var wire 1 !& read1Data_dx [1] $end
$var wire 1 "& read1Data_dx [0] $end
$var wire 1 #& read2Data_dx [15] $end
$var wire 1 $& read2Data_dx [14] $end
$var wire 1 %& read2Data_dx [13] $end
$var wire 1 && read2Data_dx [12] $end
$var wire 1 '& read2Data_dx [11] $end
$var wire 1 (& read2Data_dx [10] $end
$var wire 1 )& read2Data_dx [9] $end
$var wire 1 *& read2Data_dx [8] $end
$var wire 1 +& read2Data_dx [7] $end
$var wire 1 ,& read2Data_dx [6] $end
$var wire 1 -& read2Data_dx [5] $end
$var wire 1 .& read2Data_dx [4] $end
$var wire 1 /& read2Data_dx [3] $end
$var wire 1 0& read2Data_dx [2] $end
$var wire 1 1& read2Data_dx [1] $end
$var wire 1 2& read2Data_dx [0] $end
$var wire 1 3& signedImmVal_dx [15] $end
$var wire 1 4& signedImmVal_dx [14] $end
$var wire 1 5& signedImmVal_dx [13] $end
$var wire 1 6& signedImmVal_dx [12] $end
$var wire 1 7& signedImmVal_dx [11] $end
$var wire 1 8& signedImmVal_dx [10] $end
$var wire 1 9& signedImmVal_dx [9] $end
$var wire 1 :& signedImmVal_dx [8] $end
$var wire 1 ;& signedImmVal_dx [7] $end
$var wire 1 <& signedImmVal_dx [6] $end
$var wire 1 =& signedImmVal_dx [5] $end
$var wire 1 >& signedImmVal_dx [4] $end
$var wire 1 ?& signedImmVal_dx [3] $end
$var wire 1 @& signedImmVal_dx [2] $end
$var wire 1 A& signedImmVal_dx [1] $end
$var wire 1 B& signedImmVal_dx [0] $end
$var wire 1 C& branch_dx [15] $end
$var wire 1 D& branch_dx [14] $end
$var wire 1 E& branch_dx [13] $end
$var wire 1 F& branch_dx [12] $end
$var wire 1 G& branch_dx [11] $end
$var wire 1 H& branch_dx [10] $end
$var wire 1 I& branch_dx [9] $end
$var wire 1 J& branch_dx [8] $end
$var wire 1 K& branch_dx [7] $end
$var wire 1 L& branch_dx [6] $end
$var wire 1 M& branch_dx [5] $end
$var wire 1 N& branch_dx [4] $end
$var wire 1 O& branch_dx [3] $end
$var wire 1 P& branch_dx [2] $end
$var wire 1 Q& branch_dx [1] $end
$var wire 1 R& branch_dx [0] $end
$var wire 1 S& jump_dx [15] $end
$var wire 1 T& jump_dx [14] $end
$var wire 1 U& jump_dx [13] $end
$var wire 1 V& jump_dx [12] $end
$var wire 1 W& jump_dx [11] $end
$var wire 1 X& jump_dx [10] $end
$var wire 1 Y& jump_dx [9] $end
$var wire 1 Z& jump_dx [8] $end
$var wire 1 [& jump_dx [7] $end
$var wire 1 \& jump_dx [6] $end
$var wire 1 ]& jump_dx [5] $end
$var wire 1 ^& jump_dx [4] $end
$var wire 1 _& jump_dx [3] $end
$var wire 1 `& jump_dx [2] $end
$var wire 1 a& jump_dx [1] $end
$var wire 1 b& jump_dx [0] $end
$var wire 1 c& new_pc_dx [15] $end
$var wire 1 d& new_pc_dx [14] $end
$var wire 1 e& new_pc_dx [13] $end
$var wire 1 f& new_pc_dx [12] $end
$var wire 1 g& new_pc_dx [11] $end
$var wire 1 h& new_pc_dx [10] $end
$var wire 1 i& new_pc_dx [9] $end
$var wire 1 j& new_pc_dx [8] $end
$var wire 1 k& new_pc_dx [7] $end
$var wire 1 l& new_pc_dx [6] $end
$var wire 1 m& new_pc_dx [5] $end
$var wire 1 n& new_pc_dx [4] $end
$var wire 1 o& new_pc_dx [3] $end
$var wire 1 p& new_pc_dx [2] $end
$var wire 1 q& new_pc_dx [1] $end
$var wire 1 r& new_pc_dx [0] $end
$var wire 1 s& currInstr_dx [15] $end
$var wire 1 t& currInstr_dx [14] $end
$var wire 1 u& currInstr_dx [13] $end
$var wire 1 v& currInstr_dx [12] $end
$var wire 1 w& currInstr_dx [11] $end
$var wire 1 x& currInstr_dx [10] $end
$var wire 1 y& currInstr_dx [9] $end
$var wire 1 z& currInstr_dx [8] $end
$var wire 1 {& currInstr_dx [7] $end
$var wire 1 |& currInstr_dx [6] $end
$var wire 1 }& currInstr_dx [5] $end
$var wire 1 ~& currInstr_dx [4] $end
$var wire 1 !' currInstr_dx [3] $end
$var wire 1 "' currInstr_dx [2] $end
$var wire 1 #' currInstr_dx [1] $end
$var wire 1 $' currInstr_dx [0] $end
$var wire 1 %' regRs_dx [2] $end
$var wire 1 &' regRs_dx [1] $end
$var wire 1 '' regRs_dx [0] $end
$var wire 1 (' writeReg1_dx [2] $end
$var wire 1 )' writeReg1_dx [1] $end
$var wire 1 *' writeReg1_dx [0] $end
$var wire 1 +' readReg1_dx [2] $end
$var wire 1 ,' readReg1_dx [1] $end
$var wire 1 -' readReg1_dx [0] $end
$var wire 1 .' readReg2_dx [2] $end
$var wire 1 /' readReg2_dx [1] $end
$var wire 1 0' readReg2_dx [0] $end
$var wire 1 1' regWrite_xm $end
$var wire 1 2' aluSrc_xm $end
$var wire 1 3' memWrite_xm $end
$var wire 1 4' memRead_xm $end
$var wire 1 5' memToReg_xm $end
$var wire 1 6' branchCtl_xm $end
$var wire 1 7' ldOrSt_xm $end
$var wire 1 8' jumpCtl_xm $end
$var wire 1 9' invA_xm $end
$var wire 1 :' invB_xm $end
$var wire 1 ;' halt_xm $end
$var wire 1 <' noOp_xm $end
$var wire 1 =' immCtl_xm $end
$var wire 1 >' stu_xm $end
$var wire 1 ?' slbi_xm $end
$var wire 1 @' immPres_xm $end
$var wire 1 A' lbi_xm $end
$var wire 1 B' btr_xm $end
$var wire 1 C' sl_xm $end
$var wire 1 D' sco_xm $end
$var wire 1 E' seq_xm $end
$var wire 1 F' aluCtl_xm [1] $end
$var wire 1 G' aluCtl_xm [0] $end
$var wire 1 H' Out_xm [15] $end
$var wire 1 I' Out_xm [14] $end
$var wire 1 J' Out_xm [13] $end
$var wire 1 K' Out_xm [12] $end
$var wire 1 L' Out_xm [11] $end
$var wire 1 M' Out_xm [10] $end
$var wire 1 N' Out_xm [9] $end
$var wire 1 O' Out_xm [8] $end
$var wire 1 P' Out_xm [7] $end
$var wire 1 Q' Out_xm [6] $end
$var wire 1 R' Out_xm [5] $end
$var wire 1 S' Out_xm [4] $end
$var wire 1 T' Out_xm [3] $end
$var wire 1 U' Out_xm [2] $end
$var wire 1 V' Out_xm [1] $end
$var wire 1 W' Out_xm [0] $end
$var wire 1 X' wrData_xm [15] $end
$var wire 1 Y' wrData_xm [14] $end
$var wire 1 Z' wrData_xm [13] $end
$var wire 1 [' wrData_xm [12] $end
$var wire 1 \' wrData_xm [11] $end
$var wire 1 ]' wrData_xm [10] $end
$var wire 1 ^' wrData_xm [9] $end
$var wire 1 _' wrData_xm [8] $end
$var wire 1 `' wrData_xm [7] $end
$var wire 1 a' wrData_xm [6] $end
$var wire 1 b' wrData_xm [5] $end
$var wire 1 c' wrData_xm [4] $end
$var wire 1 d' wrData_xm [3] $end
$var wire 1 e' wrData_xm [2] $end
$var wire 1 f' wrData_xm [1] $end
$var wire 1 g' wrData_xm [0] $end
$var wire 1 h' new_pc_xm [15] $end
$var wire 1 i' new_pc_xm [14] $end
$var wire 1 j' new_pc_xm [13] $end
$var wire 1 k' new_pc_xm [12] $end
$var wire 1 l' new_pc_xm [11] $end
$var wire 1 m' new_pc_xm [10] $end
$var wire 1 n' new_pc_xm [9] $end
$var wire 1 o' new_pc_xm [8] $end
$var wire 1 p' new_pc_xm [7] $end
$var wire 1 q' new_pc_xm [6] $end
$var wire 1 r' new_pc_xm [5] $end
$var wire 1 s' new_pc_xm [4] $end
$var wire 1 t' new_pc_xm [3] $end
$var wire 1 u' new_pc_xm [2] $end
$var wire 1 v' new_pc_xm [1] $end
$var wire 1 w' new_pc_xm [0] $end
$var wire 1 x' signedImmVal_xm [15] $end
$var wire 1 y' signedImmVal_xm [14] $end
$var wire 1 z' signedImmVal_xm [13] $end
$var wire 1 {' signedImmVal_xm [12] $end
$var wire 1 |' signedImmVal_xm [11] $end
$var wire 1 }' signedImmVal_xm [10] $end
$var wire 1 ~' signedImmVal_xm [9] $end
$var wire 1 !( signedImmVal_xm [8] $end
$var wire 1 "( signedImmVal_xm [7] $end
$var wire 1 #( signedImmVal_xm [6] $end
$var wire 1 $( signedImmVal_xm [5] $end
$var wire 1 %( signedImmVal_xm [4] $end
$var wire 1 &( signedImmVal_xm [3] $end
$var wire 1 '( signedImmVal_xm [2] $end
$var wire 1 (( signedImmVal_xm [1] $end
$var wire 1 )( signedImmVal_xm [0] $end
$var wire 1 *( currInstr_xm [15] $end
$var wire 1 +( currInstr_xm [14] $end
$var wire 1 ,( currInstr_xm [13] $end
$var wire 1 -( currInstr_xm [12] $end
$var wire 1 .( currInstr_xm [11] $end
$var wire 1 /( currInstr_xm [10] $end
$var wire 1 0( currInstr_xm [9] $end
$var wire 1 1( currInstr_xm [8] $end
$var wire 1 2( currInstr_xm [7] $end
$var wire 1 3( currInstr_xm [6] $end
$var wire 1 4( currInstr_xm [5] $end
$var wire 1 5( currInstr_xm [4] $end
$var wire 1 6( currInstr_xm [3] $end
$var wire 1 7( currInstr_xm [2] $end
$var wire 1 8( currInstr_xm [1] $end
$var wire 1 9( currInstr_xm [0] $end
$var wire 1 :( writeReg1_xm [2] $end
$var wire 1 ;( writeReg1_xm [1] $end
$var wire 1 <( writeReg1_xm [0] $end
$var wire 1 =( readReg1_xm [2] $end
$var wire 1 >( readReg1_xm [1] $end
$var wire 1 ?( readReg1_xm [0] $end
$var wire 1 @( readReg2_xm [2] $end
$var wire 1 A( readReg2_xm [1] $end
$var wire 1 B( readReg2_xm [0] $end
$var wire 1 C( regWrite_mw $end
$var wire 1 D( aluSrc_mw $end
$var wire 1 E( memWrite_mw $end
$var wire 1 F( memRead_mw $end
$var wire 1 G( memToReg_mw $end
$var wire 1 H( branchCtl_mw $end
$var wire 1 I( ldOrSt_mw $end
$var wire 1 J( jumpCtl_mw $end
$var wire 1 K( invA_mw $end
$var wire 1 L( invB_mw $end
$var wire 1 M( halt_mw $end
$var wire 1 N( noOp_mw $end
$var wire 1 O( immCtl_mw $end
$var wire 1 P( stu_mw $end
$var wire 1 Q( slbi_mw $end
$var wire 1 R( immPres_mw $end
$var wire 1 S( lbi_mw $end
$var wire 1 T( btr_mw $end
$var wire 1 U( sl_mw $end
$var wire 1 V( sco_mw $end
$var wire 1 W( seq_mw $end
$var wire 1 X( aluCtl_mw [1] $end
$var wire 1 Y( aluCtl_mw [0] $end
$var wire 1 Z( memoryOut_mw [15] $end
$var wire 1 [( memoryOut_mw [14] $end
$var wire 1 \( memoryOut_mw [13] $end
$var wire 1 ]( memoryOut_mw [12] $end
$var wire 1 ^( memoryOut_mw [11] $end
$var wire 1 _( memoryOut_mw [10] $end
$var wire 1 `( memoryOut_mw [9] $end
$var wire 1 a( memoryOut_mw [8] $end
$var wire 1 b( memoryOut_mw [7] $end
$var wire 1 c( memoryOut_mw [6] $end
$var wire 1 d( memoryOut_mw [5] $end
$var wire 1 e( memoryOut_mw [4] $end
$var wire 1 f( memoryOut_mw [3] $end
$var wire 1 g( memoryOut_mw [2] $end
$var wire 1 h( memoryOut_mw [1] $end
$var wire 1 i( memoryOut_mw [0] $end
$var wire 1 j( Out_mw [15] $end
$var wire 1 k( Out_mw [14] $end
$var wire 1 l( Out_mw [13] $end
$var wire 1 m( Out_mw [12] $end
$var wire 1 n( Out_mw [11] $end
$var wire 1 o( Out_mw [10] $end
$var wire 1 p( Out_mw [9] $end
$var wire 1 q( Out_mw [8] $end
$var wire 1 r( Out_mw [7] $end
$var wire 1 s( Out_mw [6] $end
$var wire 1 t( Out_mw [5] $end
$var wire 1 u( Out_mw [4] $end
$var wire 1 v( Out_mw [3] $end
$var wire 1 w( Out_mw [2] $end
$var wire 1 x( Out_mw [1] $end
$var wire 1 y( Out_mw [0] $end
$var wire 1 z( new_pc_mw [15] $end
$var wire 1 {( new_pc_mw [14] $end
$var wire 1 |( new_pc_mw [13] $end
$var wire 1 }( new_pc_mw [12] $end
$var wire 1 ~( new_pc_mw [11] $end
$var wire 1 !) new_pc_mw [10] $end
$var wire 1 ") new_pc_mw [9] $end
$var wire 1 #) new_pc_mw [8] $end
$var wire 1 $) new_pc_mw [7] $end
$var wire 1 %) new_pc_mw [6] $end
$var wire 1 &) new_pc_mw [5] $end
$var wire 1 ') new_pc_mw [4] $end
$var wire 1 () new_pc_mw [3] $end
$var wire 1 )) new_pc_mw [2] $end
$var wire 1 *) new_pc_mw [1] $end
$var wire 1 +) new_pc_mw [0] $end
$var wire 1 ,) signedImmVal_mw [15] $end
$var wire 1 -) signedImmVal_mw [14] $end
$var wire 1 .) signedImmVal_mw [13] $end
$var wire 1 /) signedImmVal_mw [12] $end
$var wire 1 0) signedImmVal_mw [11] $end
$var wire 1 1) signedImmVal_mw [10] $end
$var wire 1 2) signedImmVal_mw [9] $end
$var wire 1 3) signedImmVal_mw [8] $end
$var wire 1 4) signedImmVal_mw [7] $end
$var wire 1 5) signedImmVal_mw [6] $end
$var wire 1 6) signedImmVal_mw [5] $end
$var wire 1 7) signedImmVal_mw [4] $end
$var wire 1 8) signedImmVal_mw [3] $end
$var wire 1 9) signedImmVal_mw [2] $end
$var wire 1 :) signedImmVal_mw [1] $end
$var wire 1 ;) signedImmVal_mw [0] $end
$var wire 1 <) currInstr_mw [15] $end
$var wire 1 =) currInstr_mw [14] $end
$var wire 1 >) currInstr_mw [13] $end
$var wire 1 ?) currInstr_mw [12] $end
$var wire 1 @) currInstr_mw [11] $end
$var wire 1 A) currInstr_mw [10] $end
$var wire 1 B) currInstr_mw [9] $end
$var wire 1 C) currInstr_mw [8] $end
$var wire 1 D) currInstr_mw [7] $end
$var wire 1 E) currInstr_mw [6] $end
$var wire 1 F) currInstr_mw [5] $end
$var wire 1 G) currInstr_mw [4] $end
$var wire 1 H) currInstr_mw [3] $end
$var wire 1 I) currInstr_mw [2] $end
$var wire 1 J) currInstr_mw [1] $end
$var wire 1 K) currInstr_mw [0] $end
$var wire 1 L) writeReg1_mw [2] $end
$var wire 1 M) writeReg1_mw [1] $end
$var wire 1 N) writeReg1_mw [0] $end
$var wire 1 O) readReg1_mw [2] $end
$var wire 1 P) readReg1_mw [1] $end
$var wire 1 Q) readReg1_mw [0] $end
$var wire 1 R) readReg2_mw [2] $end
$var wire 1 S) readReg2_mw [1] $end
$var wire 1 T) readReg2_mw [0] $end
$var wire 1 U) en $end
$var wire 1 V) en_fd $end
$var wire 1 W) en_dx $end
$var wire 1 X) en_xm $end
$var wire 1 Y) en_mw $end
$var wire 1 Z) pc_modified $end
$var wire 1 [) ex_hazard $end
$var wire 1 \) no_Op $end
$var wire 1 ]) nextpc [15] $end
$var wire 1 ^) nextpc [14] $end
$var wire 1 _) nextpc [13] $end
$var wire 1 `) nextpc [12] $end
$var wire 1 a) nextpc [11] $end
$var wire 1 b) nextpc [10] $end
$var wire 1 c) nextpc [9] $end
$var wire 1 d) nextpc [8] $end
$var wire 1 e) nextpc [7] $end
$var wire 1 f) nextpc [6] $end
$var wire 1 g) nextpc [5] $end
$var wire 1 h) nextpc [4] $end
$var wire 1 i) nextpc [3] $end
$var wire 1 j) nextpc [2] $end
$var wire 1 k) nextpc [1] $end
$var wire 1 l) nextpc [0] $end
$var wire 1 m) pc [15] $end
$var wire 1 n) pc [14] $end
$var wire 1 o) pc [13] $end
$var wire 1 p) pc [12] $end
$var wire 1 q) pc [11] $end
$var wire 1 r) pc [10] $end
$var wire 1 s) pc [9] $end
$var wire 1 t) pc [8] $end
$var wire 1 u) pc [7] $end
$var wire 1 v) pc [6] $end
$var wire 1 w) pc [5] $end
$var wire 1 x) pc [4] $end
$var wire 1 y) pc [3] $end
$var wire 1 z) pc [2] $end
$var wire 1 {) pc [1] $end
$var wire 1 |) pc [0] $end
$var wire 1 }) inc_pc [15] $end
$var wire 1 ~) inc_pc [14] $end
$var wire 1 !* inc_pc [13] $end
$var wire 1 "* inc_pc [12] $end
$var wire 1 #* inc_pc [11] $end
$var wire 1 $* inc_pc [10] $end
$var wire 1 %* inc_pc [9] $end
$var wire 1 &* inc_pc [8] $end
$var wire 1 '* inc_pc [7] $end
$var wire 1 (* inc_pc [6] $end
$var wire 1 )* inc_pc [5] $end
$var wire 1 ** inc_pc [4] $end
$var wire 1 +* inc_pc [3] $end
$var wire 1 ,* inc_pc [2] $end
$var wire 1 -* inc_pc [1] $end
$var wire 1 .* inc_pc [0] $end
$var wire 1 /* incpc [15] $end
$var wire 1 0* incpc [14] $end
$var wire 1 1* incpc [13] $end
$var wire 1 2* incpc [12] $end
$var wire 1 3* incpc [11] $end
$var wire 1 4* incpc [10] $end
$var wire 1 5* incpc [9] $end
$var wire 1 6* incpc [8] $end
$var wire 1 7* incpc [7] $end
$var wire 1 8* incpc [6] $end
$var wire 1 9* incpc [5] $end
$var wire 1 :* incpc [4] $end
$var wire 1 ;* incpc [3] $end
$var wire 1 <* incpc [2] $end
$var wire 1 =* incpc [1] $end
$var wire 1 >* incpc [0] $end
$var wire 1 ?* Zero $end
$var wire 1 @* Ofl $end

$scope module pcreg $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 A* en $end
$var wire 1 ]) D [15] $end
$var wire 1 ^) D [14] $end
$var wire 1 _) D [13] $end
$var wire 1 `) D [12] $end
$var wire 1 a) D [11] $end
$var wire 1 b) D [10] $end
$var wire 1 c) D [9] $end
$var wire 1 d) D [8] $end
$var wire 1 e) D [7] $end
$var wire 1 f) D [6] $end
$var wire 1 g) D [5] $end
$var wire 1 h) D [4] $end
$var wire 1 i) D [3] $end
$var wire 1 j) D [2] $end
$var wire 1 k) D [1] $end
$var wire 1 l) D [0] $end
$var wire 1 m) Q [15] $end
$var wire 1 n) Q [14] $end
$var wire 1 o) Q [13] $end
$var wire 1 p) Q [12] $end
$var wire 1 q) Q [11] $end
$var wire 1 r) Q [10] $end
$var wire 1 s) Q [9] $end
$var wire 1 t) Q [8] $end
$var wire 1 u) Q [7] $end
$var wire 1 v) Q [6] $end
$var wire 1 w) Q [5] $end
$var wire 1 x) Q [4] $end
$var wire 1 y) Q [3] $end
$var wire 1 z) Q [2] $end
$var wire 1 {) Q [1] $end
$var wire 1 |) Q [0] $end
$var wire 1 B* in [15] $end
$var wire 1 C* in [14] $end
$var wire 1 D* in [13] $end
$var wire 1 E* in [12] $end
$var wire 1 F* in [11] $end
$var wire 1 G* in [10] $end
$var wire 1 H* in [9] $end
$var wire 1 I* in [8] $end
$var wire 1 J* in [7] $end
$var wire 1 K* in [6] $end
$var wire 1 L* in [5] $end
$var wire 1 M* in [4] $end
$var wire 1 N* in [3] $end
$var wire 1 O* in [2] $end
$var wire 1 P* in [1] $end
$var wire 1 Q* in [0] $end
$var wire 1 R* out [15] $end
$var wire 1 S* out [14] $end
$var wire 1 T* out [13] $end
$var wire 1 U* out [12] $end
$var wire 1 V* out [11] $end
$var wire 1 W* out [10] $end
$var wire 1 X* out [9] $end
$var wire 1 Y* out [8] $end
$var wire 1 Z* out [7] $end
$var wire 1 [* out [6] $end
$var wire 1 \* out [5] $end
$var wire 1 ]* out [4] $end
$var wire 1 ^* out [3] $end
$var wire 1 _* out [2] $end
$var wire 1 `* out [1] $end
$var wire 1 a* out [0] $end

$scope module dff_0 $end
$var wire 1 a* q $end
$var wire 1 Q* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b* state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 `* q $end
$var wire 1 P* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c* state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 _* q $end
$var wire 1 O* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d* state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ^* q $end
$var wire 1 N* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e* state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ]* q $end
$var wire 1 M* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f* state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 \* q $end
$var wire 1 L* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g* state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 [* q $end
$var wire 1 K* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h* state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 Z* q $end
$var wire 1 J* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i* state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 Y* q $end
$var wire 1 I* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j* state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 X* q $end
$var wire 1 H* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k* state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 W* q $end
$var wire 1 G* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l* state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 V* q $end
$var wire 1 F* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m* state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 U* q $end
$var wire 1 E* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n* state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 T* q $end
$var wire 1 D* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o* state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 S* q $end
$var wire 1 C* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p* state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 R* q $end
$var wire 1 B* d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q* state $end
$upscope $end
$upscope $end

$scope module inc_PC $end
$var parameter 32 r* N $end
$var wire 1 m) A [15] $end
$var wire 1 n) A [14] $end
$var wire 1 o) A [13] $end
$var wire 1 p) A [12] $end
$var wire 1 q) A [11] $end
$var wire 1 r) A [10] $end
$var wire 1 s) A [9] $end
$var wire 1 t) A [8] $end
$var wire 1 u) A [7] $end
$var wire 1 v) A [6] $end
$var wire 1 w) A [5] $end
$var wire 1 x) A [4] $end
$var wire 1 y) A [3] $end
$var wire 1 z) A [2] $end
$var wire 1 {) A [1] $end
$var wire 1 |) A [0] $end
$var wire 1 s* B [15] $end
$var wire 1 t* B [14] $end
$var wire 1 u* B [13] $end
$var wire 1 v* B [12] $end
$var wire 1 w* B [11] $end
$var wire 1 x* B [10] $end
$var wire 1 y* B [9] $end
$var wire 1 z* B [8] $end
$var wire 1 {* B [7] $end
$var wire 1 |* B [6] $end
$var wire 1 }* B [5] $end
$var wire 1 ~* B [4] $end
$var wire 1 !+ B [3] $end
$var wire 1 "+ B [2] $end
$var wire 1 #+ B [1] $end
$var wire 1 $+ B [0] $end
$var wire 1 %+ C_in $end
$var wire 1 }) S [15] $end
$var wire 1 ~) S [14] $end
$var wire 1 !* S [13] $end
$var wire 1 "* S [12] $end
$var wire 1 #* S [11] $end
$var wire 1 $* S [10] $end
$var wire 1 %* S [9] $end
$var wire 1 &* S [8] $end
$var wire 1 '* S [7] $end
$var wire 1 (* S [6] $end
$var wire 1 )* S [5] $end
$var wire 1 ** S [4] $end
$var wire 1 +* S [3] $end
$var wire 1 ,* S [2] $end
$var wire 1 -* S [1] $end
$var wire 1 .* S [0] $end
$var wire 1 &+ C_out $end
$var wire 1 '+ C0 $end
$var wire 1 (+ C1 $end
$var wire 1 )+ C2 $end
$var wire 1 *+ P0 $end
$var wire 1 ++ P0_bar $end
$var wire 1 ,+ P1 $end
$var wire 1 -+ P1_bar $end
$var wire 1 .+ P2 $end
$var wire 1 /+ P2_bar $end
$var wire 1 0+ P3 $end
$var wire 1 1+ P3_bar $end
$var wire 1 2+ G0 $end
$var wire 1 3+ G0_bar $end
$var wire 1 4+ G1 $end
$var wire 1 5+ G1_bar $end
$var wire 1 6+ G2 $end
$var wire 1 7+ G2_bar $end
$var wire 1 8+ G3 $end
$var wire 1 9+ G3_bar $end
$var wire 1 :+ nand2_c0_0_out $end
$var wire 1 ;+ nand2_c1_0_out $end
$var wire 1 <+ nand2_c2_0_out $end
$var wire 1 =+ nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 >+ N $end
$var wire 1 y) A [3] $end
$var wire 1 z) A [2] $end
$var wire 1 {) A [1] $end
$var wire 1 |) A [0] $end
$var wire 1 !+ B [3] $end
$var wire 1 "+ B [2] $end
$var wire 1 #+ B [1] $end
$var wire 1 $+ B [0] $end
$var wire 1 %+ C_in $end
$var wire 1 +* S [3] $end
$var wire 1 ,* S [2] $end
$var wire 1 -* S [1] $end
$var wire 1 .* S [0] $end
$var wire 1 *+ P $end
$var wire 1 2+ G $end
$var wire 1 ?+ C_out $end
$var wire 1 @+ c0 $end
$var wire 1 A+ c1 $end
$var wire 1 B+ c2 $end
$var wire 1 C+ p0 $end
$var wire 1 D+ g0 $end
$var wire 1 E+ p1 $end
$var wire 1 F+ g1 $end
$var wire 1 G+ p2 $end
$var wire 1 H+ g2 $end
$var wire 1 I+ p3 $end
$var wire 1 J+ g3 $end
$var wire 1 K+ g0_bar $end
$var wire 1 L+ g1_bar $end
$var wire 1 M+ g2_bar $end
$var wire 1 N+ g3_bar $end
$var wire 1 O+ nand2_c0_0_out $end
$var wire 1 P+ nand2_c1_0_out $end
$var wire 1 Q+ nand2_c2_0_out $end
$var wire 1 R+ nand2_c3_0_out $end
$var wire 1 S+ nand2_p3_p2 $end
$var wire 1 T+ nand2_p1_p0 $end
$var wire 1 U+ nand2_p3g2_out $end
$var wire 1 V+ nand2_p3p2g1_out $end
$var wire 1 W+ nand3_G_0_out $end
$var wire 1 X+ nand2_p1g0_out $end
$var wire 1 Y+ nor2_G_0_out $end
$var wire 1 Z+ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 D+ in1 $end
$var wire 1 K+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 C+ in1 $end
$var wire 1 %+ in2 $end
$var wire 1 O+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 K+ in1 $end
$var wire 1 O+ in2 $end
$var wire 1 @+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 F+ in1 $end
$var wire 1 L+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 E+ in1 $end
$var wire 1 @+ in2 $end
$var wire 1 P+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 L+ in1 $end
$var wire 1 P+ in2 $end
$var wire 1 A+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 H+ in1 $end
$var wire 1 M+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 G+ in1 $end
$var wire 1 A+ in2 $end
$var wire 1 Q+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 M+ in1 $end
$var wire 1 Q+ in2 $end
$var wire 1 B+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 J+ in1 $end
$var wire 1 N+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 I+ in1 $end
$var wire 1 B+ in2 $end
$var wire 1 R+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 N+ in1 $end
$var wire 1 R+ in2 $end
$var wire 1 ?+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 I+ in1 $end
$var wire 1 G+ in2 $end
$var wire 1 S+ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 E+ in1 $end
$var wire 1 C+ in2 $end
$var wire 1 T+ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 S+ in1 $end
$var wire 1 T+ in2 $end
$var wire 1 *+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 I+ in1 $end
$var wire 1 H+ in2 $end
$var wire 1 U+ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 I+ in1 $end
$var wire 1 G+ in2 $end
$var wire 1 F+ in3 $end
$var wire 1 V+ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 N+ in1 $end
$var wire 1 U+ in2 $end
$var wire 1 V+ in3 $end
$var wire 1 W+ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 E+ in1 $end
$var wire 1 D+ in2 $end
$var wire 1 X+ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 S+ in1 $end
$var wire 1 X+ in2 $end
$var wire 1 Y+ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 W+ in1 $end
$var wire 1 Y+ in2 $end
$var wire 1 Z+ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 Z+ in1 $end
$var wire 1 2+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 |) A $end
$var wire 1 $+ B $end
$var wire 1 %+ C_in $end
$var wire 1 C+ p $end
$var wire 1 D+ g $end
$var wire 1 .* S $end
$var wire 1 [+ C_out $end
$var wire 1 \+ g_bar $end
$var wire 1 ]+ p_bar $end
$var wire 1 ^+ nand2_1_out $end
$var wire 1 _+ nand2_2_out $end
$var wire 1 `+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 |) in1 $end
$var wire 1 $+ in2 $end
$var wire 1 \+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 \+ in1 $end
$var wire 1 D+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 |) in1 $end
$var wire 1 $+ in2 $end
$var wire 1 ]+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ]+ in1 $end
$var wire 1 C+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 |) in1 $end
$var wire 1 $+ in2 $end
$var wire 1 ^+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 |) in1 $end
$var wire 1 %+ in2 $end
$var wire 1 _+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 $+ in1 $end
$var wire 1 %+ in2 $end
$var wire 1 `+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ^+ in1 $end
$var wire 1 _+ in2 $end
$var wire 1 `+ in3 $end
$var wire 1 [+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 |) in1 $end
$var wire 1 $+ in2 $end
$var wire 1 %+ in3 $end
$var wire 1 .* out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 {) A $end
$var wire 1 #+ B $end
$var wire 1 @+ C_in $end
$var wire 1 E+ p $end
$var wire 1 F+ g $end
$var wire 1 -* S $end
$var wire 1 a+ C_out $end
$var wire 1 b+ g_bar $end
$var wire 1 c+ p_bar $end
$var wire 1 d+ nand2_1_out $end
$var wire 1 e+ nand2_2_out $end
$var wire 1 f+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 {) in1 $end
$var wire 1 #+ in2 $end
$var wire 1 b+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 b+ in1 $end
$var wire 1 F+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 {) in1 $end
$var wire 1 #+ in2 $end
$var wire 1 c+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 c+ in1 $end
$var wire 1 E+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 {) in1 $end
$var wire 1 #+ in2 $end
$var wire 1 d+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 {) in1 $end
$var wire 1 @+ in2 $end
$var wire 1 e+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 #+ in1 $end
$var wire 1 @+ in2 $end
$var wire 1 f+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 d+ in1 $end
$var wire 1 e+ in2 $end
$var wire 1 f+ in3 $end
$var wire 1 a+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 {) in1 $end
$var wire 1 #+ in2 $end
$var wire 1 @+ in3 $end
$var wire 1 -* out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 z) A $end
$var wire 1 "+ B $end
$var wire 1 A+ C_in $end
$var wire 1 G+ p $end
$var wire 1 H+ g $end
$var wire 1 ,* S $end
$var wire 1 g+ C_out $end
$var wire 1 h+ g_bar $end
$var wire 1 i+ p_bar $end
$var wire 1 j+ nand2_1_out $end
$var wire 1 k+ nand2_2_out $end
$var wire 1 l+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 z) in1 $end
$var wire 1 "+ in2 $end
$var wire 1 h+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 h+ in1 $end
$var wire 1 H+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 z) in1 $end
$var wire 1 "+ in2 $end
$var wire 1 i+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 i+ in1 $end
$var wire 1 G+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 z) in1 $end
$var wire 1 "+ in2 $end
$var wire 1 j+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 z) in1 $end
$var wire 1 A+ in2 $end
$var wire 1 k+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 "+ in1 $end
$var wire 1 A+ in2 $end
$var wire 1 l+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 j+ in1 $end
$var wire 1 k+ in2 $end
$var wire 1 l+ in3 $end
$var wire 1 g+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 z) in1 $end
$var wire 1 "+ in2 $end
$var wire 1 A+ in3 $end
$var wire 1 ,* out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 y) A $end
$var wire 1 !+ B $end
$var wire 1 B+ C_in $end
$var wire 1 I+ p $end
$var wire 1 J+ g $end
$var wire 1 +* S $end
$var wire 1 m+ C_out $end
$var wire 1 n+ g_bar $end
$var wire 1 o+ p_bar $end
$var wire 1 p+ nand2_1_out $end
$var wire 1 q+ nand2_2_out $end
$var wire 1 r+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 y) in1 $end
$var wire 1 !+ in2 $end
$var wire 1 n+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 n+ in1 $end
$var wire 1 J+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 y) in1 $end
$var wire 1 !+ in2 $end
$var wire 1 o+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 o+ in1 $end
$var wire 1 I+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 y) in1 $end
$var wire 1 !+ in2 $end
$var wire 1 p+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 y) in1 $end
$var wire 1 B+ in2 $end
$var wire 1 q+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 !+ in1 $end
$var wire 1 B+ in2 $end
$var wire 1 r+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 p+ in1 $end
$var wire 1 q+ in2 $end
$var wire 1 r+ in3 $end
$var wire 1 m+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 y) in1 $end
$var wire 1 !+ in2 $end
$var wire 1 B+ in3 $end
$var wire 1 +* out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 s+ N $end
$var wire 1 u) A [3] $end
$var wire 1 v) A [2] $end
$var wire 1 w) A [1] $end
$var wire 1 x) A [0] $end
$var wire 1 {* B [3] $end
$var wire 1 |* B [2] $end
$var wire 1 }* B [1] $end
$var wire 1 ~* B [0] $end
$var wire 1 '+ C_in $end
$var wire 1 '* S [3] $end
$var wire 1 (* S [2] $end
$var wire 1 )* S [1] $end
$var wire 1 ** S [0] $end
$var wire 1 ,+ P $end
$var wire 1 4+ G $end
$var wire 1 t+ C_out $end
$var wire 1 u+ c0 $end
$var wire 1 v+ c1 $end
$var wire 1 w+ c2 $end
$var wire 1 x+ p0 $end
$var wire 1 y+ g0 $end
$var wire 1 z+ p1 $end
$var wire 1 {+ g1 $end
$var wire 1 |+ p2 $end
$var wire 1 }+ g2 $end
$var wire 1 ~+ p3 $end
$var wire 1 !, g3 $end
$var wire 1 ", g0_bar $end
$var wire 1 #, g1_bar $end
$var wire 1 $, g2_bar $end
$var wire 1 %, g3_bar $end
$var wire 1 &, nand2_c0_0_out $end
$var wire 1 ', nand2_c1_0_out $end
$var wire 1 (, nand2_c2_0_out $end
$var wire 1 ), nand2_c3_0_out $end
$var wire 1 *, nand2_p3_p2 $end
$var wire 1 +, nand2_p1_p0 $end
$var wire 1 ,, nand2_p3g2_out $end
$var wire 1 -, nand2_p3p2g1_out $end
$var wire 1 ., nand3_G_0_out $end
$var wire 1 /, nand2_p1g0_out $end
$var wire 1 0, nor2_G_0_out $end
$var wire 1 1, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 y+ in1 $end
$var wire 1 ", out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 x+ in1 $end
$var wire 1 '+ in2 $end
$var wire 1 &, out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ", in1 $end
$var wire 1 &, in2 $end
$var wire 1 u+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 {+ in1 $end
$var wire 1 #, out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 z+ in1 $end
$var wire 1 u+ in2 $end
$var wire 1 ', out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 #, in1 $end
$var wire 1 ', in2 $end
$var wire 1 v+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 }+ in1 $end
$var wire 1 $, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 |+ in1 $end
$var wire 1 v+ in2 $end
$var wire 1 (, out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 $, in1 $end
$var wire 1 (, in2 $end
$var wire 1 w+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 !, in1 $end
$var wire 1 %, out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ~+ in1 $end
$var wire 1 w+ in2 $end
$var wire 1 ), out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 %, in1 $end
$var wire 1 ), in2 $end
$var wire 1 t+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ~+ in1 $end
$var wire 1 |+ in2 $end
$var wire 1 *, out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 z+ in1 $end
$var wire 1 x+ in2 $end
$var wire 1 +, out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 *, in1 $end
$var wire 1 +, in2 $end
$var wire 1 ,+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ~+ in1 $end
$var wire 1 }+ in2 $end
$var wire 1 ,, out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ~+ in1 $end
$var wire 1 |+ in2 $end
$var wire 1 {+ in3 $end
$var wire 1 -, out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 %, in1 $end
$var wire 1 ,, in2 $end
$var wire 1 -, in3 $end
$var wire 1 ., out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 z+ in1 $end
$var wire 1 y+ in2 $end
$var wire 1 /, out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 *, in1 $end
$var wire 1 /, in2 $end
$var wire 1 0, out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 ., in1 $end
$var wire 1 0, in2 $end
$var wire 1 1, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 1, in1 $end
$var wire 1 4+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 x) A $end
$var wire 1 ~* B $end
$var wire 1 '+ C_in $end
$var wire 1 x+ p $end
$var wire 1 y+ g $end
$var wire 1 ** S $end
$var wire 1 2, C_out $end
$var wire 1 3, g_bar $end
$var wire 1 4, p_bar $end
$var wire 1 5, nand2_1_out $end
$var wire 1 6, nand2_2_out $end
$var wire 1 7, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 x) in1 $end
$var wire 1 ~* in2 $end
$var wire 1 3, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 3, in1 $end
$var wire 1 y+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 x) in1 $end
$var wire 1 ~* in2 $end
$var wire 1 4, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 4, in1 $end
$var wire 1 x+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 x) in1 $end
$var wire 1 ~* in2 $end
$var wire 1 5, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 x) in1 $end
$var wire 1 '+ in2 $end
$var wire 1 6, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ~* in1 $end
$var wire 1 '+ in2 $end
$var wire 1 7, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 5, in1 $end
$var wire 1 6, in2 $end
$var wire 1 7, in3 $end
$var wire 1 2, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 x) in1 $end
$var wire 1 ~* in2 $end
$var wire 1 '+ in3 $end
$var wire 1 ** out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 w) A $end
$var wire 1 }* B $end
$var wire 1 u+ C_in $end
$var wire 1 z+ p $end
$var wire 1 {+ g $end
$var wire 1 )* S $end
$var wire 1 8, C_out $end
$var wire 1 9, g_bar $end
$var wire 1 :, p_bar $end
$var wire 1 ;, nand2_1_out $end
$var wire 1 <, nand2_2_out $end
$var wire 1 =, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 w) in1 $end
$var wire 1 }* in2 $end
$var wire 1 9, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 9, in1 $end
$var wire 1 {+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 w) in1 $end
$var wire 1 }* in2 $end
$var wire 1 :, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 :, in1 $end
$var wire 1 z+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 w) in1 $end
$var wire 1 }* in2 $end
$var wire 1 ;, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 w) in1 $end
$var wire 1 u+ in2 $end
$var wire 1 <, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 }* in1 $end
$var wire 1 u+ in2 $end
$var wire 1 =, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ;, in1 $end
$var wire 1 <, in2 $end
$var wire 1 =, in3 $end
$var wire 1 8, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 w) in1 $end
$var wire 1 }* in2 $end
$var wire 1 u+ in3 $end
$var wire 1 )* out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 v) A $end
$var wire 1 |* B $end
$var wire 1 v+ C_in $end
$var wire 1 |+ p $end
$var wire 1 }+ g $end
$var wire 1 (* S $end
$var wire 1 >, C_out $end
$var wire 1 ?, g_bar $end
$var wire 1 @, p_bar $end
$var wire 1 A, nand2_1_out $end
$var wire 1 B, nand2_2_out $end
$var wire 1 C, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 v) in1 $end
$var wire 1 |* in2 $end
$var wire 1 ?, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ?, in1 $end
$var wire 1 }+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 v) in1 $end
$var wire 1 |* in2 $end
$var wire 1 @, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 @, in1 $end
$var wire 1 |+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 v) in1 $end
$var wire 1 |* in2 $end
$var wire 1 A, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 v) in1 $end
$var wire 1 v+ in2 $end
$var wire 1 B, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 |* in1 $end
$var wire 1 v+ in2 $end
$var wire 1 C, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 A, in1 $end
$var wire 1 B, in2 $end
$var wire 1 C, in3 $end
$var wire 1 >, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 v) in1 $end
$var wire 1 |* in2 $end
$var wire 1 v+ in3 $end
$var wire 1 (* out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 u) A $end
$var wire 1 {* B $end
$var wire 1 w+ C_in $end
$var wire 1 ~+ p $end
$var wire 1 !, g $end
$var wire 1 '* S $end
$var wire 1 D, C_out $end
$var wire 1 E, g_bar $end
$var wire 1 F, p_bar $end
$var wire 1 G, nand2_1_out $end
$var wire 1 H, nand2_2_out $end
$var wire 1 I, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 u) in1 $end
$var wire 1 {* in2 $end
$var wire 1 E, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 E, in1 $end
$var wire 1 !, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 u) in1 $end
$var wire 1 {* in2 $end
$var wire 1 F, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 F, in1 $end
$var wire 1 ~+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 u) in1 $end
$var wire 1 {* in2 $end
$var wire 1 G, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 u) in1 $end
$var wire 1 w+ in2 $end
$var wire 1 H, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 {* in1 $end
$var wire 1 w+ in2 $end
$var wire 1 I, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 G, in1 $end
$var wire 1 H, in2 $end
$var wire 1 I, in3 $end
$var wire 1 D, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 u) in1 $end
$var wire 1 {* in2 $end
$var wire 1 w+ in3 $end
$var wire 1 '* out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 J, N $end
$var wire 1 q) A [3] $end
$var wire 1 r) A [2] $end
$var wire 1 s) A [1] $end
$var wire 1 t) A [0] $end
$var wire 1 w* B [3] $end
$var wire 1 x* B [2] $end
$var wire 1 y* B [1] $end
$var wire 1 z* B [0] $end
$var wire 1 (+ C_in $end
$var wire 1 #* S [3] $end
$var wire 1 $* S [2] $end
$var wire 1 %* S [1] $end
$var wire 1 &* S [0] $end
$var wire 1 .+ P $end
$var wire 1 6+ G $end
$var wire 1 K, C_out $end
$var wire 1 L, c0 $end
$var wire 1 M, c1 $end
$var wire 1 N, c2 $end
$var wire 1 O, p0 $end
$var wire 1 P, g0 $end
$var wire 1 Q, p1 $end
$var wire 1 R, g1 $end
$var wire 1 S, p2 $end
$var wire 1 T, g2 $end
$var wire 1 U, p3 $end
$var wire 1 V, g3 $end
$var wire 1 W, g0_bar $end
$var wire 1 X, g1_bar $end
$var wire 1 Y, g2_bar $end
$var wire 1 Z, g3_bar $end
$var wire 1 [, nand2_c0_0_out $end
$var wire 1 \, nand2_c1_0_out $end
$var wire 1 ], nand2_c2_0_out $end
$var wire 1 ^, nand2_c3_0_out $end
$var wire 1 _, nand2_p3_p2 $end
$var wire 1 `, nand2_p1_p0 $end
$var wire 1 a, nand2_p3g2_out $end
$var wire 1 b, nand2_p3p2g1_out $end
$var wire 1 c, nand3_G_0_out $end
$var wire 1 d, nand2_p1g0_out $end
$var wire 1 e, nor2_G_0_out $end
$var wire 1 f, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 P, in1 $end
$var wire 1 W, out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 O, in1 $end
$var wire 1 (+ in2 $end
$var wire 1 [, out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 W, in1 $end
$var wire 1 [, in2 $end
$var wire 1 L, out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 R, in1 $end
$var wire 1 X, out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 Q, in1 $end
$var wire 1 L, in2 $end
$var wire 1 \, out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 X, in1 $end
$var wire 1 \, in2 $end
$var wire 1 M, out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 T, in1 $end
$var wire 1 Y, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 S, in1 $end
$var wire 1 M, in2 $end
$var wire 1 ], out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 Y, in1 $end
$var wire 1 ], in2 $end
$var wire 1 N, out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 V, in1 $end
$var wire 1 Z, out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 U, in1 $end
$var wire 1 N, in2 $end
$var wire 1 ^, out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 Z, in1 $end
$var wire 1 ^, in2 $end
$var wire 1 K, out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 U, in1 $end
$var wire 1 S, in2 $end
$var wire 1 _, out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 Q, in1 $end
$var wire 1 O, in2 $end
$var wire 1 `, out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 _, in1 $end
$var wire 1 `, in2 $end
$var wire 1 .+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 U, in1 $end
$var wire 1 T, in2 $end
$var wire 1 a, out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 U, in1 $end
$var wire 1 S, in2 $end
$var wire 1 R, in3 $end
$var wire 1 b, out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 Z, in1 $end
$var wire 1 a, in2 $end
$var wire 1 b, in3 $end
$var wire 1 c, out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 Q, in1 $end
$var wire 1 P, in2 $end
$var wire 1 d, out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 _, in1 $end
$var wire 1 d, in2 $end
$var wire 1 e, out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 c, in1 $end
$var wire 1 e, in2 $end
$var wire 1 f, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 f, in1 $end
$var wire 1 6+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 t) A $end
$var wire 1 z* B $end
$var wire 1 (+ C_in $end
$var wire 1 O, p $end
$var wire 1 P, g $end
$var wire 1 &* S $end
$var wire 1 g, C_out $end
$var wire 1 h, g_bar $end
$var wire 1 i, p_bar $end
$var wire 1 j, nand2_1_out $end
$var wire 1 k, nand2_2_out $end
$var wire 1 l, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 t) in1 $end
$var wire 1 z* in2 $end
$var wire 1 h, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 h, in1 $end
$var wire 1 P, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 t) in1 $end
$var wire 1 z* in2 $end
$var wire 1 i, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 i, in1 $end
$var wire 1 O, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 t) in1 $end
$var wire 1 z* in2 $end
$var wire 1 j, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 t) in1 $end
$var wire 1 (+ in2 $end
$var wire 1 k, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 z* in1 $end
$var wire 1 (+ in2 $end
$var wire 1 l, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 j, in1 $end
$var wire 1 k, in2 $end
$var wire 1 l, in3 $end
$var wire 1 g, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 t) in1 $end
$var wire 1 z* in2 $end
$var wire 1 (+ in3 $end
$var wire 1 &* out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 s) A $end
$var wire 1 y* B $end
$var wire 1 L, C_in $end
$var wire 1 Q, p $end
$var wire 1 R, g $end
$var wire 1 %* S $end
$var wire 1 m, C_out $end
$var wire 1 n, g_bar $end
$var wire 1 o, p_bar $end
$var wire 1 p, nand2_1_out $end
$var wire 1 q, nand2_2_out $end
$var wire 1 r, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 s) in1 $end
$var wire 1 y* in2 $end
$var wire 1 n, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 n, in1 $end
$var wire 1 R, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 s) in1 $end
$var wire 1 y* in2 $end
$var wire 1 o, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 o, in1 $end
$var wire 1 Q, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 s) in1 $end
$var wire 1 y* in2 $end
$var wire 1 p, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 s) in1 $end
$var wire 1 L, in2 $end
$var wire 1 q, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 y* in1 $end
$var wire 1 L, in2 $end
$var wire 1 r, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 p, in1 $end
$var wire 1 q, in2 $end
$var wire 1 r, in3 $end
$var wire 1 m, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 s) in1 $end
$var wire 1 y* in2 $end
$var wire 1 L, in3 $end
$var wire 1 %* out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 r) A $end
$var wire 1 x* B $end
$var wire 1 M, C_in $end
$var wire 1 S, p $end
$var wire 1 T, g $end
$var wire 1 $* S $end
$var wire 1 s, C_out $end
$var wire 1 t, g_bar $end
$var wire 1 u, p_bar $end
$var wire 1 v, nand2_1_out $end
$var wire 1 w, nand2_2_out $end
$var wire 1 x, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 r) in1 $end
$var wire 1 x* in2 $end
$var wire 1 t, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 t, in1 $end
$var wire 1 T, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 r) in1 $end
$var wire 1 x* in2 $end
$var wire 1 u, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 u, in1 $end
$var wire 1 S, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 r) in1 $end
$var wire 1 x* in2 $end
$var wire 1 v, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 r) in1 $end
$var wire 1 M, in2 $end
$var wire 1 w, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 x* in1 $end
$var wire 1 M, in2 $end
$var wire 1 x, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 v, in1 $end
$var wire 1 w, in2 $end
$var wire 1 x, in3 $end
$var wire 1 s, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 r) in1 $end
$var wire 1 x* in2 $end
$var wire 1 M, in3 $end
$var wire 1 $* out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 q) A $end
$var wire 1 w* B $end
$var wire 1 N, C_in $end
$var wire 1 U, p $end
$var wire 1 V, g $end
$var wire 1 #* S $end
$var wire 1 y, C_out $end
$var wire 1 z, g_bar $end
$var wire 1 {, p_bar $end
$var wire 1 |, nand2_1_out $end
$var wire 1 }, nand2_2_out $end
$var wire 1 ~, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 q) in1 $end
$var wire 1 w* in2 $end
$var wire 1 z, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 z, in1 $end
$var wire 1 V, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 q) in1 $end
$var wire 1 w* in2 $end
$var wire 1 {, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 {, in1 $end
$var wire 1 U, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 q) in1 $end
$var wire 1 w* in2 $end
$var wire 1 |, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 q) in1 $end
$var wire 1 N, in2 $end
$var wire 1 }, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 w* in1 $end
$var wire 1 N, in2 $end
$var wire 1 ~, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 |, in1 $end
$var wire 1 }, in2 $end
$var wire 1 ~, in3 $end
$var wire 1 y, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 q) in1 $end
$var wire 1 w* in2 $end
$var wire 1 N, in3 $end
$var wire 1 #* out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 !- N $end
$var wire 1 m) A [3] $end
$var wire 1 n) A [2] $end
$var wire 1 o) A [1] $end
$var wire 1 p) A [0] $end
$var wire 1 s* B [3] $end
$var wire 1 t* B [2] $end
$var wire 1 u* B [1] $end
$var wire 1 v* B [0] $end
$var wire 1 )+ C_in $end
$var wire 1 }) S [3] $end
$var wire 1 ~) S [2] $end
$var wire 1 !* S [1] $end
$var wire 1 "* S [0] $end
$var wire 1 0+ P $end
$var wire 1 8+ G $end
$var wire 1 "- C_out $end
$var wire 1 #- c0 $end
$var wire 1 $- c1 $end
$var wire 1 %- c2 $end
$var wire 1 &- p0 $end
$var wire 1 '- g0 $end
$var wire 1 (- p1 $end
$var wire 1 )- g1 $end
$var wire 1 *- p2 $end
$var wire 1 +- g2 $end
$var wire 1 ,- p3 $end
$var wire 1 -- g3 $end
$var wire 1 .- g0_bar $end
$var wire 1 /- g1_bar $end
$var wire 1 0- g2_bar $end
$var wire 1 1- g3_bar $end
$var wire 1 2- nand2_c0_0_out $end
$var wire 1 3- nand2_c1_0_out $end
$var wire 1 4- nand2_c2_0_out $end
$var wire 1 5- nand2_c3_0_out $end
$var wire 1 6- nand2_p3_p2 $end
$var wire 1 7- nand2_p1_p0 $end
$var wire 1 8- nand2_p3g2_out $end
$var wire 1 9- nand2_p3p2g1_out $end
$var wire 1 :- nand3_G_0_out $end
$var wire 1 ;- nand2_p1g0_out $end
$var wire 1 <- nor2_G_0_out $end
$var wire 1 =- G_bar $end

$scope module not1_c0_0 $end
$var wire 1 '- in1 $end
$var wire 1 .- out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 &- in1 $end
$var wire 1 )+ in2 $end
$var wire 1 2- out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 .- in1 $end
$var wire 1 2- in2 $end
$var wire 1 #- out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 )- in1 $end
$var wire 1 /- out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 (- in1 $end
$var wire 1 #- in2 $end
$var wire 1 3- out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 /- in1 $end
$var wire 1 3- in2 $end
$var wire 1 $- out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 +- in1 $end
$var wire 1 0- out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 *- in1 $end
$var wire 1 $- in2 $end
$var wire 1 4- out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 0- in1 $end
$var wire 1 4- in2 $end
$var wire 1 %- out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 -- in1 $end
$var wire 1 1- out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ,- in1 $end
$var wire 1 %- in2 $end
$var wire 1 5- out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 1- in1 $end
$var wire 1 5- in2 $end
$var wire 1 "- out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ,- in1 $end
$var wire 1 *- in2 $end
$var wire 1 6- out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 (- in1 $end
$var wire 1 &- in2 $end
$var wire 1 7- out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 6- in1 $end
$var wire 1 7- in2 $end
$var wire 1 0+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ,- in1 $end
$var wire 1 +- in2 $end
$var wire 1 8- out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ,- in1 $end
$var wire 1 *- in2 $end
$var wire 1 )- in3 $end
$var wire 1 9- out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 1- in1 $end
$var wire 1 8- in2 $end
$var wire 1 9- in3 $end
$var wire 1 :- out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 (- in1 $end
$var wire 1 '- in2 $end
$var wire 1 ;- out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 6- in1 $end
$var wire 1 ;- in2 $end
$var wire 1 <- out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 :- in1 $end
$var wire 1 <- in2 $end
$var wire 1 =- out $end
$upscope $end

$scope module not1_G $end
$var wire 1 =- in1 $end
$var wire 1 8+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 p) A $end
$var wire 1 v* B $end
$var wire 1 )+ C_in $end
$var wire 1 &- p $end
$var wire 1 '- g $end
$var wire 1 "* S $end
$var wire 1 >- C_out $end
$var wire 1 ?- g_bar $end
$var wire 1 @- p_bar $end
$var wire 1 A- nand2_1_out $end
$var wire 1 B- nand2_2_out $end
$var wire 1 C- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 p) in1 $end
$var wire 1 v* in2 $end
$var wire 1 ?- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ?- in1 $end
$var wire 1 '- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 p) in1 $end
$var wire 1 v* in2 $end
$var wire 1 @- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 @- in1 $end
$var wire 1 &- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 p) in1 $end
$var wire 1 v* in2 $end
$var wire 1 A- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 p) in1 $end
$var wire 1 )+ in2 $end
$var wire 1 B- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 v* in1 $end
$var wire 1 )+ in2 $end
$var wire 1 C- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 A- in1 $end
$var wire 1 B- in2 $end
$var wire 1 C- in3 $end
$var wire 1 >- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 p) in1 $end
$var wire 1 v* in2 $end
$var wire 1 )+ in3 $end
$var wire 1 "* out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 o) A $end
$var wire 1 u* B $end
$var wire 1 #- C_in $end
$var wire 1 (- p $end
$var wire 1 )- g $end
$var wire 1 !* S $end
$var wire 1 D- C_out $end
$var wire 1 E- g_bar $end
$var wire 1 F- p_bar $end
$var wire 1 G- nand2_1_out $end
$var wire 1 H- nand2_2_out $end
$var wire 1 I- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 o) in1 $end
$var wire 1 u* in2 $end
$var wire 1 E- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 E- in1 $end
$var wire 1 )- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 o) in1 $end
$var wire 1 u* in2 $end
$var wire 1 F- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 F- in1 $end
$var wire 1 (- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 o) in1 $end
$var wire 1 u* in2 $end
$var wire 1 G- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 o) in1 $end
$var wire 1 #- in2 $end
$var wire 1 H- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 u* in1 $end
$var wire 1 #- in2 $end
$var wire 1 I- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 G- in1 $end
$var wire 1 H- in2 $end
$var wire 1 I- in3 $end
$var wire 1 D- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 o) in1 $end
$var wire 1 u* in2 $end
$var wire 1 #- in3 $end
$var wire 1 !* out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 n) A $end
$var wire 1 t* B $end
$var wire 1 $- C_in $end
$var wire 1 *- p $end
$var wire 1 +- g $end
$var wire 1 ~) S $end
$var wire 1 J- C_out $end
$var wire 1 K- g_bar $end
$var wire 1 L- p_bar $end
$var wire 1 M- nand2_1_out $end
$var wire 1 N- nand2_2_out $end
$var wire 1 O- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 n) in1 $end
$var wire 1 t* in2 $end
$var wire 1 K- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 K- in1 $end
$var wire 1 +- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 n) in1 $end
$var wire 1 t* in2 $end
$var wire 1 L- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 L- in1 $end
$var wire 1 *- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 n) in1 $end
$var wire 1 t* in2 $end
$var wire 1 M- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 n) in1 $end
$var wire 1 $- in2 $end
$var wire 1 N- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 t* in1 $end
$var wire 1 $- in2 $end
$var wire 1 O- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 M- in1 $end
$var wire 1 N- in2 $end
$var wire 1 O- in3 $end
$var wire 1 J- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 n) in1 $end
$var wire 1 t* in2 $end
$var wire 1 $- in3 $end
$var wire 1 ~) out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 m) A $end
$var wire 1 s* B $end
$var wire 1 %- C_in $end
$var wire 1 ,- p $end
$var wire 1 -- g $end
$var wire 1 }) S $end
$var wire 1 P- C_out $end
$var wire 1 Q- g_bar $end
$var wire 1 R- p_bar $end
$var wire 1 S- nand2_1_out $end
$var wire 1 T- nand2_2_out $end
$var wire 1 U- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 m) in1 $end
$var wire 1 s* in2 $end
$var wire 1 Q- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Q- in1 $end
$var wire 1 -- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 m) in1 $end
$var wire 1 s* in2 $end
$var wire 1 R- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 R- in1 $end
$var wire 1 ,- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 m) in1 $end
$var wire 1 s* in2 $end
$var wire 1 S- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 m) in1 $end
$var wire 1 %- in2 $end
$var wire 1 T- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 s* in1 $end
$var wire 1 %- in2 $end
$var wire 1 U- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 S- in1 $end
$var wire 1 T- in2 $end
$var wire 1 U- in3 $end
$var wire 1 P- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 m) in1 $end
$var wire 1 s* in2 $end
$var wire 1 %- in3 $end
$var wire 1 }) out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 2+ in1 $end
$var wire 1 3+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 *+ in1 $end
$var wire 1 %+ in2 $end
$var wire 1 :+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 3+ in1 $end
$var wire 1 :+ in2 $end
$var wire 1 '+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 4+ in1 $end
$var wire 1 5+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ,+ in1 $end
$var wire 1 '+ in2 $end
$var wire 1 ;+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 5+ in1 $end
$var wire 1 ;+ in2 $end
$var wire 1 (+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 6+ in1 $end
$var wire 1 7+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 .+ in1 $end
$var wire 1 (+ in2 $end
$var wire 1 <+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 7+ in1 $end
$var wire 1 <+ in2 $end
$var wire 1 )+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 8+ in1 $end
$var wire 1 9+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 0+ in1 $end
$var wire 1 )+ in2 $end
$var wire 1 =+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 9+ in1 $end
$var wire 1 =+ in2 $end
$var wire 1 &+ out $end
$upscope $end
$upscope $end

$scope module ctlSignals $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 r! instr [15] $end
$var wire 1 s! instr [14] $end
$var wire 1 t! instr [13] $end
$var wire 1 u! instr [12] $end
$var wire 1 v! instr [11] $end
$var wire 1 w! instr [10] $end
$var wire 1 x! instr [9] $end
$var wire 1 y! instr [8] $end
$var wire 1 z! instr [7] $end
$var wire 1 {! instr [6] $end
$var wire 1 |! instr [5] $end
$var wire 1 }! instr [4] $end
$var wire 1 ~! instr [3] $end
$var wire 1 !" instr [2] $end
$var wire 1 "" instr [1] $end
$var wire 1 #" instr [0] $end
$var reg 1 V- regWrite $end
$var reg 1 W- aluSrc $end
$var reg 1 X- btr $end
$var reg 1 Y- memWrite $end
$var reg 1 Z- memRead $end
$var reg 1 [- memToReg $end
$var reg 1 \- branchCtl $end
$var reg 1 ]- jumpCtl $end
$var reg 1 ^- invA $end
$var reg 1 _- invB $end
$var reg 1 `- halt $end
$var reg 1 a- noOp $end
$var reg 1 b- immCtl $end
$var reg 1 c- stu $end
$var reg 1 d- slbi $end
$var reg 1 e- immPres $end
$var reg 1 f- lbi $end
$var reg 1 g- seq $end
$var reg 1 h- sl $end
$var reg 1 i- sco $end
$var reg 1 j- ldOrSt $end
$var reg 2 k- aluCtl [1:0] $end
$upscope $end

$scope module ctlHazard $end
$var wire 1 V! readReg1 [2] $end
$var wire 1 W! readReg1 [1] $end
$var wire 1 X! readReg1 [0] $end
$var wire 1 Y! readReg2 [2] $end
$var wire 1 Z! readReg2 [1] $end
$var wire 1 [! readReg2 [0] $end
$var wire 1 \! writeReg1 [2] $end
$var wire 1 ]! writeReg1 [1] $end
$var wire 1 ^! writeReg1 [0] $end
$var wire 1 Q% readReg1_fd [2] $end
$var wire 1 R% readReg1_fd [1] $end
$var wire 1 S% readReg1_fd [0] $end
$var wire 1 +' readReg1_dx [2] $end
$var wire 1 ,' readReg1_dx [1] $end
$var wire 1 -' readReg1_dx [0] $end
$var wire 1 =( readReg1_xm [2] $end
$var wire 1 >( readReg1_xm [1] $end
$var wire 1 ?( readReg1_xm [0] $end
$var wire 1 T% readReg2_fd [2] $end
$var wire 1 U% readReg2_fd [1] $end
$var wire 1 V% readReg2_fd [0] $end
$var wire 1 .' readReg2_dx [2] $end
$var wire 1 /' readReg2_dx [1] $end
$var wire 1 0' readReg2_dx [0] $end
$var wire 1 @( readReg2_xm [2] $end
$var wire 1 A( readReg2_xm [1] $end
$var wire 1 B( readReg2_xm [0] $end
$var wire 1 W% writeReg1_fd [2] $end
$var wire 1 X% writeReg1_fd [1] $end
$var wire 1 Y% writeReg1_fd [0] $end
$var wire 1 (' writeReg1_dx [2] $end
$var wire 1 )' writeReg1_dx [1] $end
$var wire 1 *' writeReg1_dx [0] $end
$var wire 1 :( writeReg1_xm [2] $end
$var wire 1 ;( writeReg1_xm [1] $end
$var wire 1 <( writeReg1_xm [0] $end
$var wire 1 H$ regWrite_fd $end
$var wire 1 Z% regWrite_dx $end
$var wire 1 1' regWrite_xm $end
$var wire 1 \) no_Op $end
$var wire 1 [) ex_hazard $end
$upscope $end

$scope module fetchStage $end
$var wire 1 l- wr $end
$var wire 1 m- enable $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 E! halt $end
$var wire 1 \) noOp $end
$var wire 1 J! immPres $end
$var wire 1 G! immCtl $end
$var wire 1 K! lbi $end
$var wire 1 B! jumpCtl $end
$var wire 1 m) pc [15] $end
$var wire 1 n) pc [14] $end
$var wire 1 o) pc [13] $end
$var wire 1 p) pc [12] $end
$var wire 1 q) pc [11] $end
$var wire 1 r) pc [10] $end
$var wire 1 s) pc [9] $end
$var wire 1 t) pc [8] $end
$var wire 1 u) pc [7] $end
$var wire 1 v) pc [6] $end
$var wire 1 w) pc [5] $end
$var wire 1 x) pc [4] $end
$var wire 1 y) pc [3] $end
$var wire 1 z) pc [2] $end
$var wire 1 {) pc [1] $end
$var wire 1 |) pc [0] $end
$var wire 1 V! readReg1 [2] $end
$var wire 1 W! readReg1 [1] $end
$var wire 1 X! readReg1 [0] $end
$var wire 1 Y! readReg2 [2] $end
$var wire 1 Z! readReg2 [1] $end
$var wire 1 [! readReg2 [0] $end
$var wire 1 \! writeReg1 [2] $end
$var wire 1 ]! writeReg1 [1] $end
$var wire 1 ^! writeReg1 [0] $end
$var wire 1 b! immVal [15] $end
$var wire 1 c! immVal [14] $end
$var wire 1 d! immVal [13] $end
$var wire 1 e! immVal [12] $end
$var wire 1 f! immVal [11] $end
$var wire 1 g! immVal [10] $end
$var wire 1 h! immVal [9] $end
$var wire 1 i! immVal [8] $end
$var wire 1 j! immVal [7] $end
$var wire 1 k! immVal [6] $end
$var wire 1 l! immVal [5] $end
$var wire 1 m! immVal [4] $end
$var wire 1 n! immVal [3] $end
$var wire 1 o! immVal [2] $end
$var wire 1 p! immVal [1] $end
$var wire 1 q! immVal [0] $end
$var wire 1 D" branch [15] $end
$var wire 1 E" branch [14] $end
$var wire 1 F" branch [13] $end
$var wire 1 G" branch [12] $end
$var wire 1 H" branch [11] $end
$var wire 1 I" branch [10] $end
$var wire 1 J" branch [9] $end
$var wire 1 K" branch [8] $end
$var wire 1 L" branch [7] $end
$var wire 1 M" branch [6] $end
$var wire 1 N" branch [5] $end
$var wire 1 O" branch [4] $end
$var wire 1 P" branch [3] $end
$var wire 1 Q" branch [2] $end
$var wire 1 R" branch [1] $end
$var wire 1 S" branch [0] $end
$var wire 1 T" jump [15] $end
$var wire 1 U" jump [14] $end
$var wire 1 V" jump [13] $end
$var wire 1 W" jump [12] $end
$var wire 1 X" jump [11] $end
$var wire 1 Y" jump [10] $end
$var wire 1 Z" jump [9] $end
$var wire 1 [" jump [8] $end
$var wire 1 \" jump [7] $end
$var wire 1 ]" jump [6] $end
$var wire 1 ^" jump [5] $end
$var wire 1 _" jump [4] $end
$var wire 1 `" jump [3] $end
$var wire 1 a" jump [2] $end
$var wire 1 b" jump [1] $end
$var wire 1 c" jump [0] $end
$var wire 1 d" new_pc [15] $end
$var wire 1 e" new_pc [14] $end
$var wire 1 f" new_pc [13] $end
$var wire 1 g" new_pc [12] $end
$var wire 1 h" new_pc [11] $end
$var wire 1 i" new_pc [10] $end
$var wire 1 j" new_pc [9] $end
$var wire 1 k" new_pc [8] $end
$var wire 1 l" new_pc [7] $end
$var wire 1 m" new_pc [6] $end
$var wire 1 n" new_pc [5] $end
$var wire 1 o" new_pc [4] $end
$var wire 1 p" new_pc [3] $end
$var wire 1 q" new_pc [2] $end
$var wire 1 r" new_pc [1] $end
$var wire 1 s" new_pc [0] $end
$var wire 1 r! instr [15] $end
$var wire 1 s! instr [14] $end
$var wire 1 t! instr [13] $end
$var wire 1 u! instr [12] $end
$var wire 1 v! instr [11] $end
$var wire 1 w! instr [10] $end
$var wire 1 x! instr [9] $end
$var wire 1 y! instr [8] $end
$var wire 1 z! instr [7] $end
$var wire 1 {! instr [6] $end
$var wire 1 |! instr [5] $end
$var wire 1 }! instr [4] $end
$var wire 1 ~! instr [3] $end
$var wire 1 !" instr [2] $end
$var wire 1 "" instr [1] $end
$var wire 1 #" instr [0] $end
$var wire 1 n- pc_inc [15] $end
$var wire 1 o- pc_inc [14] $end
$var wire 1 p- pc_inc [13] $end
$var wire 1 q- pc_inc [12] $end
$var wire 1 r- pc_inc [11] $end
$var wire 1 s- pc_inc [10] $end
$var wire 1 t- pc_inc [9] $end
$var wire 1 u- pc_inc [8] $end
$var wire 1 v- pc_inc [7] $end
$var wire 1 w- pc_inc [6] $end
$var wire 1 x- pc_inc [5] $end
$var wire 1 y- pc_inc [4] $end
$var wire 1 z- pc_inc [3] $end
$var wire 1 {- pc_inc [2] $end
$var wire 1 |- pc_inc [1] $end
$var wire 1 }- pc_inc [0] $end
$var wire 1 ~- noOp_or_inc [15] $end
$var wire 1 !. noOp_or_inc [14] $end
$var wire 1 ". noOp_or_inc [13] $end
$var wire 1 #. noOp_or_inc [12] $end
$var wire 1 $. noOp_or_inc [11] $end
$var wire 1 %. noOp_or_inc [10] $end
$var wire 1 &. noOp_or_inc [9] $end
$var wire 1 '. noOp_or_inc [8] $end
$var wire 1 (. noOp_or_inc [7] $end
$var wire 1 ). noOp_or_inc [6] $end
$var wire 1 *. noOp_or_inc [5] $end
$var wire 1 +. noOp_or_inc [4] $end
$var wire 1 ,. noOp_or_inc [3] $end
$var wire 1 -. noOp_or_inc [2] $end
$var wire 1 .. noOp_or_inc [1] $end
$var wire 1 /. noOp_or_inc [0] $end

$scope module instr_mem $end
$var wire 1 r! data_out [15] $end
$var wire 1 s! data_out [14] $end
$var wire 1 t! data_out [13] $end
$var wire 1 u! data_out [12] $end
$var wire 1 v! data_out [11] $end
$var wire 1 w! data_out [10] $end
$var wire 1 x! data_out [9] $end
$var wire 1 y! data_out [8] $end
$var wire 1 z! data_out [7] $end
$var wire 1 {! data_out [6] $end
$var wire 1 |! data_out [5] $end
$var wire 1 }! data_out [4] $end
$var wire 1 ~! data_out [3] $end
$var wire 1 !" data_out [2] $end
$var wire 1 "" data_out [1] $end
$var wire 1 #" data_out [0] $end
$var wire 1 m) data_in [15] $end
$var wire 1 n) data_in [14] $end
$var wire 1 o) data_in [13] $end
$var wire 1 p) data_in [12] $end
$var wire 1 q) data_in [11] $end
$var wire 1 r) data_in [10] $end
$var wire 1 s) data_in [9] $end
$var wire 1 t) data_in [8] $end
$var wire 1 u) data_in [7] $end
$var wire 1 v) data_in [6] $end
$var wire 1 w) data_in [5] $end
$var wire 1 x) data_in [4] $end
$var wire 1 y) data_in [3] $end
$var wire 1 z) data_in [2] $end
$var wire 1 {) data_in [1] $end
$var wire 1 |) data_in [0] $end
$var wire 1 m) addr [15] $end
$var wire 1 n) addr [14] $end
$var wire 1 o) addr [13] $end
$var wire 1 p) addr [12] $end
$var wire 1 q) addr [11] $end
$var wire 1 r) addr [10] $end
$var wire 1 s) addr [9] $end
$var wire 1 t) addr [8] $end
$var wire 1 u) addr [7] $end
$var wire 1 v) addr [6] $end
$var wire 1 w) addr [5] $end
$var wire 1 x) addr [4] $end
$var wire 1 y) addr [3] $end
$var wire 1 z) addr [2] $end
$var wire 1 {) addr [1] $end
$var wire 1 |) addr [0] $end
$var wire 1 m- enable $end
$var wire 1 l- wr $end
$var wire 1 5! createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0. loaded $end
$var reg 17 1. largest [16:0] $end
$var integer 32 2. mcd $end
$var integer 32 3. i $end
$upscope $end

$scope module incPC $end
$var parameter 32 4. N $end
$var wire 1 m) A [15] $end
$var wire 1 n) A [14] $end
$var wire 1 o) A [13] $end
$var wire 1 p) A [12] $end
$var wire 1 q) A [11] $end
$var wire 1 r) A [10] $end
$var wire 1 s) A [9] $end
$var wire 1 t) A [8] $end
$var wire 1 u) A [7] $end
$var wire 1 v) A [6] $end
$var wire 1 w) A [5] $end
$var wire 1 x) A [4] $end
$var wire 1 y) A [3] $end
$var wire 1 z) A [2] $end
$var wire 1 {) A [1] $end
$var wire 1 |) A [0] $end
$var wire 1 5. B [15] $end
$var wire 1 6. B [14] $end
$var wire 1 7. B [13] $end
$var wire 1 8. B [12] $end
$var wire 1 9. B [11] $end
$var wire 1 :. B [10] $end
$var wire 1 ;. B [9] $end
$var wire 1 <. B [8] $end
$var wire 1 =. B [7] $end
$var wire 1 >. B [6] $end
$var wire 1 ?. B [5] $end
$var wire 1 @. B [4] $end
$var wire 1 A. B [3] $end
$var wire 1 B. B [2] $end
$var wire 1 C. B [1] $end
$var wire 1 D. B [0] $end
$var wire 1 E. C_in $end
$var wire 1 n- S [15] $end
$var wire 1 o- S [14] $end
$var wire 1 p- S [13] $end
$var wire 1 q- S [12] $end
$var wire 1 r- S [11] $end
$var wire 1 s- S [10] $end
$var wire 1 t- S [9] $end
$var wire 1 u- S [8] $end
$var wire 1 v- S [7] $end
$var wire 1 w- S [6] $end
$var wire 1 x- S [5] $end
$var wire 1 y- S [4] $end
$var wire 1 z- S [3] $end
$var wire 1 {- S [2] $end
$var wire 1 |- S [1] $end
$var wire 1 }- S [0] $end
$var wire 1 F. C_out $end
$var wire 1 G. C0 $end
$var wire 1 H. C1 $end
$var wire 1 I. C2 $end
$var wire 1 J. P0 $end
$var wire 1 K. P0_bar $end
$var wire 1 L. P1 $end
$var wire 1 M. P1_bar $end
$var wire 1 N. P2 $end
$var wire 1 O. P2_bar $end
$var wire 1 P. P3 $end
$var wire 1 Q. P3_bar $end
$var wire 1 R. G0 $end
$var wire 1 S. G0_bar $end
$var wire 1 T. G1 $end
$var wire 1 U. G1_bar $end
$var wire 1 V. G2 $end
$var wire 1 W. G2_bar $end
$var wire 1 X. G3 $end
$var wire 1 Y. G3_bar $end
$var wire 1 Z. nand2_c0_0_out $end
$var wire 1 [. nand2_c1_0_out $end
$var wire 1 \. nand2_c2_0_out $end
$var wire 1 ]. nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 ^. N $end
$var wire 1 y) A [3] $end
$var wire 1 z) A [2] $end
$var wire 1 {) A [1] $end
$var wire 1 |) A [0] $end
$var wire 1 A. B [3] $end
$var wire 1 B. B [2] $end
$var wire 1 C. B [1] $end
$var wire 1 D. B [0] $end
$var wire 1 E. C_in $end
$var wire 1 z- S [3] $end
$var wire 1 {- S [2] $end
$var wire 1 |- S [1] $end
$var wire 1 }- S [0] $end
$var wire 1 J. P $end
$var wire 1 R. G $end
$var wire 1 _. C_out $end
$var wire 1 `. c0 $end
$var wire 1 a. c1 $end
$var wire 1 b. c2 $end
$var wire 1 c. p0 $end
$var wire 1 d. g0 $end
$var wire 1 e. p1 $end
$var wire 1 f. g1 $end
$var wire 1 g. p2 $end
$var wire 1 h. g2 $end
$var wire 1 i. p3 $end
$var wire 1 j. g3 $end
$var wire 1 k. g0_bar $end
$var wire 1 l. g1_bar $end
$var wire 1 m. g2_bar $end
$var wire 1 n. g3_bar $end
$var wire 1 o. nand2_c0_0_out $end
$var wire 1 p. nand2_c1_0_out $end
$var wire 1 q. nand2_c2_0_out $end
$var wire 1 r. nand2_c3_0_out $end
$var wire 1 s. nand2_p3_p2 $end
$var wire 1 t. nand2_p1_p0 $end
$var wire 1 u. nand2_p3g2_out $end
$var wire 1 v. nand2_p3p2g1_out $end
$var wire 1 w. nand3_G_0_out $end
$var wire 1 x. nand2_p1g0_out $end
$var wire 1 y. nor2_G_0_out $end
$var wire 1 z. G_bar $end

$scope module not1_c0_0 $end
$var wire 1 d. in1 $end
$var wire 1 k. out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 c. in1 $end
$var wire 1 E. in2 $end
$var wire 1 o. out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 k. in1 $end
$var wire 1 o. in2 $end
$var wire 1 `. out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 f. in1 $end
$var wire 1 l. out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 e. in1 $end
$var wire 1 `. in2 $end
$var wire 1 p. out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 l. in1 $end
$var wire 1 p. in2 $end
$var wire 1 a. out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 h. in1 $end
$var wire 1 m. out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 g. in1 $end
$var wire 1 a. in2 $end
$var wire 1 q. out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 m. in1 $end
$var wire 1 q. in2 $end
$var wire 1 b. out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 j. in1 $end
$var wire 1 n. out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 i. in1 $end
$var wire 1 b. in2 $end
$var wire 1 r. out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 n. in1 $end
$var wire 1 r. in2 $end
$var wire 1 _. out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 i. in1 $end
$var wire 1 g. in2 $end
$var wire 1 s. out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 e. in1 $end
$var wire 1 c. in2 $end
$var wire 1 t. out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 s. in1 $end
$var wire 1 t. in2 $end
$var wire 1 J. out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 i. in1 $end
$var wire 1 h. in2 $end
$var wire 1 u. out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 i. in1 $end
$var wire 1 g. in2 $end
$var wire 1 f. in3 $end
$var wire 1 v. out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 n. in1 $end
$var wire 1 u. in2 $end
$var wire 1 v. in3 $end
$var wire 1 w. out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 e. in1 $end
$var wire 1 d. in2 $end
$var wire 1 x. out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 s. in1 $end
$var wire 1 x. in2 $end
$var wire 1 y. out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 w. in1 $end
$var wire 1 y. in2 $end
$var wire 1 z. out $end
$upscope $end

$scope module not1_G $end
$var wire 1 z. in1 $end
$var wire 1 R. out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 |) A $end
$var wire 1 D. B $end
$var wire 1 E. C_in $end
$var wire 1 c. p $end
$var wire 1 d. g $end
$var wire 1 }- S $end
$var wire 1 {. C_out $end
$var wire 1 |. g_bar $end
$var wire 1 }. p_bar $end
$var wire 1 ~. nand2_1_out $end
$var wire 1 !/ nand2_2_out $end
$var wire 1 "/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 |) in1 $end
$var wire 1 D. in2 $end
$var wire 1 |. out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 |. in1 $end
$var wire 1 d. out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 |) in1 $end
$var wire 1 D. in2 $end
$var wire 1 }. out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 }. in1 $end
$var wire 1 c. out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 |) in1 $end
$var wire 1 D. in2 $end
$var wire 1 ~. out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 |) in1 $end
$var wire 1 E. in2 $end
$var wire 1 !/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 D. in1 $end
$var wire 1 E. in2 $end
$var wire 1 "/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ~. in1 $end
$var wire 1 !/ in2 $end
$var wire 1 "/ in3 $end
$var wire 1 {. out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 |) in1 $end
$var wire 1 D. in2 $end
$var wire 1 E. in3 $end
$var wire 1 }- out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 {) A $end
$var wire 1 C. B $end
$var wire 1 `. C_in $end
$var wire 1 e. p $end
$var wire 1 f. g $end
$var wire 1 |- S $end
$var wire 1 #/ C_out $end
$var wire 1 $/ g_bar $end
$var wire 1 %/ p_bar $end
$var wire 1 &/ nand2_1_out $end
$var wire 1 '/ nand2_2_out $end
$var wire 1 (/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 {) in1 $end
$var wire 1 C. in2 $end
$var wire 1 $/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $/ in1 $end
$var wire 1 f. out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 {) in1 $end
$var wire 1 C. in2 $end
$var wire 1 %/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %/ in1 $end
$var wire 1 e. out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 {) in1 $end
$var wire 1 C. in2 $end
$var wire 1 &/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 {) in1 $end
$var wire 1 `. in2 $end
$var wire 1 '/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 C. in1 $end
$var wire 1 `. in2 $end
$var wire 1 (/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &/ in1 $end
$var wire 1 '/ in2 $end
$var wire 1 (/ in3 $end
$var wire 1 #/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 {) in1 $end
$var wire 1 C. in2 $end
$var wire 1 `. in3 $end
$var wire 1 |- out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 z) A $end
$var wire 1 B. B $end
$var wire 1 a. C_in $end
$var wire 1 g. p $end
$var wire 1 h. g $end
$var wire 1 {- S $end
$var wire 1 )/ C_out $end
$var wire 1 */ g_bar $end
$var wire 1 +/ p_bar $end
$var wire 1 ,/ nand2_1_out $end
$var wire 1 -/ nand2_2_out $end
$var wire 1 ./ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 z) in1 $end
$var wire 1 B. in2 $end
$var wire 1 */ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 */ in1 $end
$var wire 1 h. out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 z) in1 $end
$var wire 1 B. in2 $end
$var wire 1 +/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +/ in1 $end
$var wire 1 g. out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 z) in1 $end
$var wire 1 B. in2 $end
$var wire 1 ,/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 z) in1 $end
$var wire 1 a. in2 $end
$var wire 1 -/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 B. in1 $end
$var wire 1 a. in2 $end
$var wire 1 ./ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,/ in1 $end
$var wire 1 -/ in2 $end
$var wire 1 ./ in3 $end
$var wire 1 )/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 z) in1 $end
$var wire 1 B. in2 $end
$var wire 1 a. in3 $end
$var wire 1 {- out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 y) A $end
$var wire 1 A. B $end
$var wire 1 b. C_in $end
$var wire 1 i. p $end
$var wire 1 j. g $end
$var wire 1 z- S $end
$var wire 1 // C_out $end
$var wire 1 0/ g_bar $end
$var wire 1 1/ p_bar $end
$var wire 1 2/ nand2_1_out $end
$var wire 1 3/ nand2_2_out $end
$var wire 1 4/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 y) in1 $end
$var wire 1 A. in2 $end
$var wire 1 0/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 0/ in1 $end
$var wire 1 j. out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 y) in1 $end
$var wire 1 A. in2 $end
$var wire 1 1/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 1/ in1 $end
$var wire 1 i. out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 y) in1 $end
$var wire 1 A. in2 $end
$var wire 1 2/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 y) in1 $end
$var wire 1 b. in2 $end
$var wire 1 3/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 A. in1 $end
$var wire 1 b. in2 $end
$var wire 1 4/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 2/ in1 $end
$var wire 1 3/ in2 $end
$var wire 1 4/ in3 $end
$var wire 1 // out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 y) in1 $end
$var wire 1 A. in2 $end
$var wire 1 b. in3 $end
$var wire 1 z- out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 5/ N $end
$var wire 1 u) A [3] $end
$var wire 1 v) A [2] $end
$var wire 1 w) A [1] $end
$var wire 1 x) A [0] $end
$var wire 1 =. B [3] $end
$var wire 1 >. B [2] $end
$var wire 1 ?. B [1] $end
$var wire 1 @. B [0] $end
$var wire 1 G. C_in $end
$var wire 1 v- S [3] $end
$var wire 1 w- S [2] $end
$var wire 1 x- S [1] $end
$var wire 1 y- S [0] $end
$var wire 1 L. P $end
$var wire 1 T. G $end
$var wire 1 6/ C_out $end
$var wire 1 7/ c0 $end
$var wire 1 8/ c1 $end
$var wire 1 9/ c2 $end
$var wire 1 :/ p0 $end
$var wire 1 ;/ g0 $end
$var wire 1 </ p1 $end
$var wire 1 =/ g1 $end
$var wire 1 >/ p2 $end
$var wire 1 ?/ g2 $end
$var wire 1 @/ p3 $end
$var wire 1 A/ g3 $end
$var wire 1 B/ g0_bar $end
$var wire 1 C/ g1_bar $end
$var wire 1 D/ g2_bar $end
$var wire 1 E/ g3_bar $end
$var wire 1 F/ nand2_c0_0_out $end
$var wire 1 G/ nand2_c1_0_out $end
$var wire 1 H/ nand2_c2_0_out $end
$var wire 1 I/ nand2_c3_0_out $end
$var wire 1 J/ nand2_p3_p2 $end
$var wire 1 K/ nand2_p1_p0 $end
$var wire 1 L/ nand2_p3g2_out $end
$var wire 1 M/ nand2_p3p2g1_out $end
$var wire 1 N/ nand3_G_0_out $end
$var wire 1 O/ nand2_p1g0_out $end
$var wire 1 P/ nor2_G_0_out $end
$var wire 1 Q/ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ;/ in1 $end
$var wire 1 B/ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 :/ in1 $end
$var wire 1 G. in2 $end
$var wire 1 F/ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 B/ in1 $end
$var wire 1 F/ in2 $end
$var wire 1 7/ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 =/ in1 $end
$var wire 1 C/ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 </ in1 $end
$var wire 1 7/ in2 $end
$var wire 1 G/ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 C/ in1 $end
$var wire 1 G/ in2 $end
$var wire 1 8/ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ?/ in1 $end
$var wire 1 D/ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 >/ in1 $end
$var wire 1 8/ in2 $end
$var wire 1 H/ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 D/ in1 $end
$var wire 1 H/ in2 $end
$var wire 1 9/ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 A/ in1 $end
$var wire 1 E/ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 @/ in1 $end
$var wire 1 9/ in2 $end
$var wire 1 I/ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 E/ in1 $end
$var wire 1 I/ in2 $end
$var wire 1 6/ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 @/ in1 $end
$var wire 1 >/ in2 $end
$var wire 1 J/ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 </ in1 $end
$var wire 1 :/ in2 $end
$var wire 1 K/ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 J/ in1 $end
$var wire 1 K/ in2 $end
$var wire 1 L. out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 @/ in1 $end
$var wire 1 ?/ in2 $end
$var wire 1 L/ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 @/ in1 $end
$var wire 1 >/ in2 $end
$var wire 1 =/ in3 $end
$var wire 1 M/ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 E/ in1 $end
$var wire 1 L/ in2 $end
$var wire 1 M/ in3 $end
$var wire 1 N/ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 </ in1 $end
$var wire 1 ;/ in2 $end
$var wire 1 O/ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 J/ in1 $end
$var wire 1 O/ in2 $end
$var wire 1 P/ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 N/ in1 $end
$var wire 1 P/ in2 $end
$var wire 1 Q/ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 Q/ in1 $end
$var wire 1 T. out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 x) A $end
$var wire 1 @. B $end
$var wire 1 G. C_in $end
$var wire 1 :/ p $end
$var wire 1 ;/ g $end
$var wire 1 y- S $end
$var wire 1 R/ C_out $end
$var wire 1 S/ g_bar $end
$var wire 1 T/ p_bar $end
$var wire 1 U/ nand2_1_out $end
$var wire 1 V/ nand2_2_out $end
$var wire 1 W/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 x) in1 $end
$var wire 1 @. in2 $end
$var wire 1 S/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 S/ in1 $end
$var wire 1 ;/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 x) in1 $end
$var wire 1 @. in2 $end
$var wire 1 T/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 T/ in1 $end
$var wire 1 :/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 x) in1 $end
$var wire 1 @. in2 $end
$var wire 1 U/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 x) in1 $end
$var wire 1 G. in2 $end
$var wire 1 V/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 @. in1 $end
$var wire 1 G. in2 $end
$var wire 1 W/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 U/ in1 $end
$var wire 1 V/ in2 $end
$var wire 1 W/ in3 $end
$var wire 1 R/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 x) in1 $end
$var wire 1 @. in2 $end
$var wire 1 G. in3 $end
$var wire 1 y- out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 w) A $end
$var wire 1 ?. B $end
$var wire 1 7/ C_in $end
$var wire 1 </ p $end
$var wire 1 =/ g $end
$var wire 1 x- S $end
$var wire 1 X/ C_out $end
$var wire 1 Y/ g_bar $end
$var wire 1 Z/ p_bar $end
$var wire 1 [/ nand2_1_out $end
$var wire 1 \/ nand2_2_out $end
$var wire 1 ]/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 w) in1 $end
$var wire 1 ?. in2 $end
$var wire 1 Y/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Y/ in1 $end
$var wire 1 =/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 w) in1 $end
$var wire 1 ?. in2 $end
$var wire 1 Z/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Z/ in1 $end
$var wire 1 </ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 w) in1 $end
$var wire 1 ?. in2 $end
$var wire 1 [/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 w) in1 $end
$var wire 1 7/ in2 $end
$var wire 1 \/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ?. in1 $end
$var wire 1 7/ in2 $end
$var wire 1 ]/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [/ in1 $end
$var wire 1 \/ in2 $end
$var wire 1 ]/ in3 $end
$var wire 1 X/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 w) in1 $end
$var wire 1 ?. in2 $end
$var wire 1 7/ in3 $end
$var wire 1 x- out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 v) A $end
$var wire 1 >. B $end
$var wire 1 8/ C_in $end
$var wire 1 >/ p $end
$var wire 1 ?/ g $end
$var wire 1 w- S $end
$var wire 1 ^/ C_out $end
$var wire 1 _/ g_bar $end
$var wire 1 `/ p_bar $end
$var wire 1 a/ nand2_1_out $end
$var wire 1 b/ nand2_2_out $end
$var wire 1 c/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 v) in1 $end
$var wire 1 >. in2 $end
$var wire 1 _/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _/ in1 $end
$var wire 1 ?/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 v) in1 $end
$var wire 1 >. in2 $end
$var wire 1 `/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `/ in1 $end
$var wire 1 >/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 v) in1 $end
$var wire 1 >. in2 $end
$var wire 1 a/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 v) in1 $end
$var wire 1 8/ in2 $end
$var wire 1 b/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 >. in1 $end
$var wire 1 8/ in2 $end
$var wire 1 c/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 a/ in1 $end
$var wire 1 b/ in2 $end
$var wire 1 c/ in3 $end
$var wire 1 ^/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 v) in1 $end
$var wire 1 >. in2 $end
$var wire 1 8/ in3 $end
$var wire 1 w- out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 u) A $end
$var wire 1 =. B $end
$var wire 1 9/ C_in $end
$var wire 1 @/ p $end
$var wire 1 A/ g $end
$var wire 1 v- S $end
$var wire 1 d/ C_out $end
$var wire 1 e/ g_bar $end
$var wire 1 f/ p_bar $end
$var wire 1 g/ nand2_1_out $end
$var wire 1 h/ nand2_2_out $end
$var wire 1 i/ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 u) in1 $end
$var wire 1 =. in2 $end
$var wire 1 e/ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 e/ in1 $end
$var wire 1 A/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 u) in1 $end
$var wire 1 =. in2 $end
$var wire 1 f/ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 f/ in1 $end
$var wire 1 @/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 u) in1 $end
$var wire 1 =. in2 $end
$var wire 1 g/ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 u) in1 $end
$var wire 1 9/ in2 $end
$var wire 1 h/ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 =. in1 $end
$var wire 1 9/ in2 $end
$var wire 1 i/ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 g/ in1 $end
$var wire 1 h/ in2 $end
$var wire 1 i/ in3 $end
$var wire 1 d/ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 u) in1 $end
$var wire 1 =. in2 $end
$var wire 1 9/ in3 $end
$var wire 1 v- out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 j/ N $end
$var wire 1 q) A [3] $end
$var wire 1 r) A [2] $end
$var wire 1 s) A [1] $end
$var wire 1 t) A [0] $end
$var wire 1 9. B [3] $end
$var wire 1 :. B [2] $end
$var wire 1 ;. B [1] $end
$var wire 1 <. B [0] $end
$var wire 1 H. C_in $end
$var wire 1 r- S [3] $end
$var wire 1 s- S [2] $end
$var wire 1 t- S [1] $end
$var wire 1 u- S [0] $end
$var wire 1 N. P $end
$var wire 1 V. G $end
$var wire 1 k/ C_out $end
$var wire 1 l/ c0 $end
$var wire 1 m/ c1 $end
$var wire 1 n/ c2 $end
$var wire 1 o/ p0 $end
$var wire 1 p/ g0 $end
$var wire 1 q/ p1 $end
$var wire 1 r/ g1 $end
$var wire 1 s/ p2 $end
$var wire 1 t/ g2 $end
$var wire 1 u/ p3 $end
$var wire 1 v/ g3 $end
$var wire 1 w/ g0_bar $end
$var wire 1 x/ g1_bar $end
$var wire 1 y/ g2_bar $end
$var wire 1 z/ g3_bar $end
$var wire 1 {/ nand2_c0_0_out $end
$var wire 1 |/ nand2_c1_0_out $end
$var wire 1 }/ nand2_c2_0_out $end
$var wire 1 ~/ nand2_c3_0_out $end
$var wire 1 !0 nand2_p3_p2 $end
$var wire 1 "0 nand2_p1_p0 $end
$var wire 1 #0 nand2_p3g2_out $end
$var wire 1 $0 nand2_p3p2g1_out $end
$var wire 1 %0 nand3_G_0_out $end
$var wire 1 &0 nand2_p1g0_out $end
$var wire 1 '0 nor2_G_0_out $end
$var wire 1 (0 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 p/ in1 $end
$var wire 1 w/ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 o/ in1 $end
$var wire 1 H. in2 $end
$var wire 1 {/ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 w/ in1 $end
$var wire 1 {/ in2 $end
$var wire 1 l/ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 r/ in1 $end
$var wire 1 x/ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 q/ in1 $end
$var wire 1 l/ in2 $end
$var wire 1 |/ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 x/ in1 $end
$var wire 1 |/ in2 $end
$var wire 1 m/ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 t/ in1 $end
$var wire 1 y/ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 s/ in1 $end
$var wire 1 m/ in2 $end
$var wire 1 }/ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 y/ in1 $end
$var wire 1 }/ in2 $end
$var wire 1 n/ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 v/ in1 $end
$var wire 1 z/ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 u/ in1 $end
$var wire 1 n/ in2 $end
$var wire 1 ~/ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 z/ in1 $end
$var wire 1 ~/ in2 $end
$var wire 1 k/ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 u/ in1 $end
$var wire 1 s/ in2 $end
$var wire 1 !0 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 q/ in1 $end
$var wire 1 o/ in2 $end
$var wire 1 "0 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 !0 in1 $end
$var wire 1 "0 in2 $end
$var wire 1 N. out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 u/ in1 $end
$var wire 1 t/ in2 $end
$var wire 1 #0 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 u/ in1 $end
$var wire 1 s/ in2 $end
$var wire 1 r/ in3 $end
$var wire 1 $0 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 z/ in1 $end
$var wire 1 #0 in2 $end
$var wire 1 $0 in3 $end
$var wire 1 %0 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 q/ in1 $end
$var wire 1 p/ in2 $end
$var wire 1 &0 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 !0 in1 $end
$var wire 1 &0 in2 $end
$var wire 1 '0 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 %0 in1 $end
$var wire 1 '0 in2 $end
$var wire 1 (0 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 (0 in1 $end
$var wire 1 V. out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 t) A $end
$var wire 1 <. B $end
$var wire 1 H. C_in $end
$var wire 1 o/ p $end
$var wire 1 p/ g $end
$var wire 1 u- S $end
$var wire 1 )0 C_out $end
$var wire 1 *0 g_bar $end
$var wire 1 +0 p_bar $end
$var wire 1 ,0 nand2_1_out $end
$var wire 1 -0 nand2_2_out $end
$var wire 1 .0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 t) in1 $end
$var wire 1 <. in2 $end
$var wire 1 *0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *0 in1 $end
$var wire 1 p/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 t) in1 $end
$var wire 1 <. in2 $end
$var wire 1 +0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +0 in1 $end
$var wire 1 o/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 t) in1 $end
$var wire 1 <. in2 $end
$var wire 1 ,0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 t) in1 $end
$var wire 1 H. in2 $end
$var wire 1 -0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 <. in1 $end
$var wire 1 H. in2 $end
$var wire 1 .0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,0 in1 $end
$var wire 1 -0 in2 $end
$var wire 1 .0 in3 $end
$var wire 1 )0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 t) in1 $end
$var wire 1 <. in2 $end
$var wire 1 H. in3 $end
$var wire 1 u- out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 s) A $end
$var wire 1 ;. B $end
$var wire 1 l/ C_in $end
$var wire 1 q/ p $end
$var wire 1 r/ g $end
$var wire 1 t- S $end
$var wire 1 /0 C_out $end
$var wire 1 00 g_bar $end
$var wire 1 10 p_bar $end
$var wire 1 20 nand2_1_out $end
$var wire 1 30 nand2_2_out $end
$var wire 1 40 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 s) in1 $end
$var wire 1 ;. in2 $end
$var wire 1 00 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 00 in1 $end
$var wire 1 r/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 s) in1 $end
$var wire 1 ;. in2 $end
$var wire 1 10 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 10 in1 $end
$var wire 1 q/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 s) in1 $end
$var wire 1 ;. in2 $end
$var wire 1 20 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 s) in1 $end
$var wire 1 l/ in2 $end
$var wire 1 30 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ;. in1 $end
$var wire 1 l/ in2 $end
$var wire 1 40 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 20 in1 $end
$var wire 1 30 in2 $end
$var wire 1 40 in3 $end
$var wire 1 /0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 s) in1 $end
$var wire 1 ;. in2 $end
$var wire 1 l/ in3 $end
$var wire 1 t- out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 r) A $end
$var wire 1 :. B $end
$var wire 1 m/ C_in $end
$var wire 1 s/ p $end
$var wire 1 t/ g $end
$var wire 1 s- S $end
$var wire 1 50 C_out $end
$var wire 1 60 g_bar $end
$var wire 1 70 p_bar $end
$var wire 1 80 nand2_1_out $end
$var wire 1 90 nand2_2_out $end
$var wire 1 :0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 r) in1 $end
$var wire 1 :. in2 $end
$var wire 1 60 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 60 in1 $end
$var wire 1 t/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 r) in1 $end
$var wire 1 :. in2 $end
$var wire 1 70 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 70 in1 $end
$var wire 1 s/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 r) in1 $end
$var wire 1 :. in2 $end
$var wire 1 80 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 r) in1 $end
$var wire 1 m/ in2 $end
$var wire 1 90 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 :. in1 $end
$var wire 1 m/ in2 $end
$var wire 1 :0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 80 in1 $end
$var wire 1 90 in2 $end
$var wire 1 :0 in3 $end
$var wire 1 50 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 r) in1 $end
$var wire 1 :. in2 $end
$var wire 1 m/ in3 $end
$var wire 1 s- out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 q) A $end
$var wire 1 9. B $end
$var wire 1 n/ C_in $end
$var wire 1 u/ p $end
$var wire 1 v/ g $end
$var wire 1 r- S $end
$var wire 1 ;0 C_out $end
$var wire 1 <0 g_bar $end
$var wire 1 =0 p_bar $end
$var wire 1 >0 nand2_1_out $end
$var wire 1 ?0 nand2_2_out $end
$var wire 1 @0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 q) in1 $end
$var wire 1 9. in2 $end
$var wire 1 <0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 <0 in1 $end
$var wire 1 v/ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 q) in1 $end
$var wire 1 9. in2 $end
$var wire 1 =0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 =0 in1 $end
$var wire 1 u/ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 q) in1 $end
$var wire 1 9. in2 $end
$var wire 1 >0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 q) in1 $end
$var wire 1 n/ in2 $end
$var wire 1 ?0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 9. in1 $end
$var wire 1 n/ in2 $end
$var wire 1 @0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 >0 in1 $end
$var wire 1 ?0 in2 $end
$var wire 1 @0 in3 $end
$var wire 1 ;0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 q) in1 $end
$var wire 1 9. in2 $end
$var wire 1 n/ in3 $end
$var wire 1 r- out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 A0 N $end
$var wire 1 m) A [3] $end
$var wire 1 n) A [2] $end
$var wire 1 o) A [1] $end
$var wire 1 p) A [0] $end
$var wire 1 5. B [3] $end
$var wire 1 6. B [2] $end
$var wire 1 7. B [1] $end
$var wire 1 8. B [0] $end
$var wire 1 I. C_in $end
$var wire 1 n- S [3] $end
$var wire 1 o- S [2] $end
$var wire 1 p- S [1] $end
$var wire 1 q- S [0] $end
$var wire 1 P. P $end
$var wire 1 X. G $end
$var wire 1 B0 C_out $end
$var wire 1 C0 c0 $end
$var wire 1 D0 c1 $end
$var wire 1 E0 c2 $end
$var wire 1 F0 p0 $end
$var wire 1 G0 g0 $end
$var wire 1 H0 p1 $end
$var wire 1 I0 g1 $end
$var wire 1 J0 p2 $end
$var wire 1 K0 g2 $end
$var wire 1 L0 p3 $end
$var wire 1 M0 g3 $end
$var wire 1 N0 g0_bar $end
$var wire 1 O0 g1_bar $end
$var wire 1 P0 g2_bar $end
$var wire 1 Q0 g3_bar $end
$var wire 1 R0 nand2_c0_0_out $end
$var wire 1 S0 nand2_c1_0_out $end
$var wire 1 T0 nand2_c2_0_out $end
$var wire 1 U0 nand2_c3_0_out $end
$var wire 1 V0 nand2_p3_p2 $end
$var wire 1 W0 nand2_p1_p0 $end
$var wire 1 X0 nand2_p3g2_out $end
$var wire 1 Y0 nand2_p3p2g1_out $end
$var wire 1 Z0 nand3_G_0_out $end
$var wire 1 [0 nand2_p1g0_out $end
$var wire 1 \0 nor2_G_0_out $end
$var wire 1 ]0 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 G0 in1 $end
$var wire 1 N0 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 F0 in1 $end
$var wire 1 I. in2 $end
$var wire 1 R0 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 N0 in1 $end
$var wire 1 R0 in2 $end
$var wire 1 C0 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 I0 in1 $end
$var wire 1 O0 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 H0 in1 $end
$var wire 1 C0 in2 $end
$var wire 1 S0 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 O0 in1 $end
$var wire 1 S0 in2 $end
$var wire 1 D0 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 K0 in1 $end
$var wire 1 P0 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 J0 in1 $end
$var wire 1 D0 in2 $end
$var wire 1 T0 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 P0 in1 $end
$var wire 1 T0 in2 $end
$var wire 1 E0 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 M0 in1 $end
$var wire 1 Q0 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 L0 in1 $end
$var wire 1 E0 in2 $end
$var wire 1 U0 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 Q0 in1 $end
$var wire 1 U0 in2 $end
$var wire 1 B0 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 L0 in1 $end
$var wire 1 J0 in2 $end
$var wire 1 V0 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 H0 in1 $end
$var wire 1 F0 in2 $end
$var wire 1 W0 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 V0 in1 $end
$var wire 1 W0 in2 $end
$var wire 1 P. out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 L0 in1 $end
$var wire 1 K0 in2 $end
$var wire 1 X0 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 L0 in1 $end
$var wire 1 J0 in2 $end
$var wire 1 I0 in3 $end
$var wire 1 Y0 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 Q0 in1 $end
$var wire 1 X0 in2 $end
$var wire 1 Y0 in3 $end
$var wire 1 Z0 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 H0 in1 $end
$var wire 1 G0 in2 $end
$var wire 1 [0 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 V0 in1 $end
$var wire 1 [0 in2 $end
$var wire 1 \0 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 Z0 in1 $end
$var wire 1 \0 in2 $end
$var wire 1 ]0 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ]0 in1 $end
$var wire 1 X. out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 p) A $end
$var wire 1 8. B $end
$var wire 1 I. C_in $end
$var wire 1 F0 p $end
$var wire 1 G0 g $end
$var wire 1 q- S $end
$var wire 1 ^0 C_out $end
$var wire 1 _0 g_bar $end
$var wire 1 `0 p_bar $end
$var wire 1 a0 nand2_1_out $end
$var wire 1 b0 nand2_2_out $end
$var wire 1 c0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 p) in1 $end
$var wire 1 8. in2 $end
$var wire 1 _0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _0 in1 $end
$var wire 1 G0 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 p) in1 $end
$var wire 1 8. in2 $end
$var wire 1 `0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `0 in1 $end
$var wire 1 F0 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 p) in1 $end
$var wire 1 8. in2 $end
$var wire 1 a0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 p) in1 $end
$var wire 1 I. in2 $end
$var wire 1 b0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 8. in1 $end
$var wire 1 I. in2 $end
$var wire 1 c0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 a0 in1 $end
$var wire 1 b0 in2 $end
$var wire 1 c0 in3 $end
$var wire 1 ^0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 p) in1 $end
$var wire 1 8. in2 $end
$var wire 1 I. in3 $end
$var wire 1 q- out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 o) A $end
$var wire 1 7. B $end
$var wire 1 C0 C_in $end
$var wire 1 H0 p $end
$var wire 1 I0 g $end
$var wire 1 p- S $end
$var wire 1 d0 C_out $end
$var wire 1 e0 g_bar $end
$var wire 1 f0 p_bar $end
$var wire 1 g0 nand2_1_out $end
$var wire 1 h0 nand2_2_out $end
$var wire 1 i0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 o) in1 $end
$var wire 1 7. in2 $end
$var wire 1 e0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 e0 in1 $end
$var wire 1 I0 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 o) in1 $end
$var wire 1 7. in2 $end
$var wire 1 f0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 f0 in1 $end
$var wire 1 H0 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 o) in1 $end
$var wire 1 7. in2 $end
$var wire 1 g0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 o) in1 $end
$var wire 1 C0 in2 $end
$var wire 1 h0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 7. in1 $end
$var wire 1 C0 in2 $end
$var wire 1 i0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 g0 in1 $end
$var wire 1 h0 in2 $end
$var wire 1 i0 in3 $end
$var wire 1 d0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 o) in1 $end
$var wire 1 7. in2 $end
$var wire 1 C0 in3 $end
$var wire 1 p- out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 n) A $end
$var wire 1 6. B $end
$var wire 1 D0 C_in $end
$var wire 1 J0 p $end
$var wire 1 K0 g $end
$var wire 1 o- S $end
$var wire 1 j0 C_out $end
$var wire 1 k0 g_bar $end
$var wire 1 l0 p_bar $end
$var wire 1 m0 nand2_1_out $end
$var wire 1 n0 nand2_2_out $end
$var wire 1 o0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 n) in1 $end
$var wire 1 6. in2 $end
$var wire 1 k0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 k0 in1 $end
$var wire 1 K0 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 n) in1 $end
$var wire 1 6. in2 $end
$var wire 1 l0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 l0 in1 $end
$var wire 1 J0 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 n) in1 $end
$var wire 1 6. in2 $end
$var wire 1 m0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 n) in1 $end
$var wire 1 D0 in2 $end
$var wire 1 n0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 6. in1 $end
$var wire 1 D0 in2 $end
$var wire 1 o0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 m0 in1 $end
$var wire 1 n0 in2 $end
$var wire 1 o0 in3 $end
$var wire 1 j0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 n) in1 $end
$var wire 1 6. in2 $end
$var wire 1 D0 in3 $end
$var wire 1 o- out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 m) A $end
$var wire 1 5. B $end
$var wire 1 E0 C_in $end
$var wire 1 L0 p $end
$var wire 1 M0 g $end
$var wire 1 n- S $end
$var wire 1 p0 C_out $end
$var wire 1 q0 g_bar $end
$var wire 1 r0 p_bar $end
$var wire 1 s0 nand2_1_out $end
$var wire 1 t0 nand2_2_out $end
$var wire 1 u0 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 m) in1 $end
$var wire 1 5. in2 $end
$var wire 1 q0 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 q0 in1 $end
$var wire 1 M0 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 m) in1 $end
$var wire 1 5. in2 $end
$var wire 1 r0 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 r0 in1 $end
$var wire 1 L0 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 m) in1 $end
$var wire 1 5. in2 $end
$var wire 1 s0 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 m) in1 $end
$var wire 1 E0 in2 $end
$var wire 1 t0 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 5. in1 $end
$var wire 1 E0 in2 $end
$var wire 1 u0 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 s0 in1 $end
$var wire 1 t0 in2 $end
$var wire 1 u0 in3 $end
$var wire 1 p0 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 m) in1 $end
$var wire 1 5. in2 $end
$var wire 1 E0 in3 $end
$var wire 1 n- out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 R. in1 $end
$var wire 1 S. out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 J. in1 $end
$var wire 1 E. in2 $end
$var wire 1 Z. out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 S. in1 $end
$var wire 1 Z. in2 $end
$var wire 1 G. out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 T. in1 $end
$var wire 1 U. out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 L. in1 $end
$var wire 1 G. in2 $end
$var wire 1 [. out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 U. in1 $end
$var wire 1 [. in2 $end
$var wire 1 H. out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 V. in1 $end
$var wire 1 W. out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 N. in1 $end
$var wire 1 H. in2 $end
$var wire 1 \. out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 W. in1 $end
$var wire 1 \. in2 $end
$var wire 1 I. out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 X. in1 $end
$var wire 1 Y. out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 P. in1 $end
$var wire 1 I. in2 $end
$var wire 1 ]. out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 Y. in1 $end
$var wire 1 ]. in2 $end
$var wire 1 F. out $end
$upscope $end
$upscope $end
$upscope $end

$scope module if_id $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var wire 1 U) en $end
$var wire 1 ;! in1 $end
$var wire 1 =! in2 $end
$var wire 1 >! in3 $end
$var wire 1 ?! in4 $end
$var wire 1 @! in5 $end
$var wire 1 A! in6 $end
$var wire 1 P! in7 $end
$var wire 1 B! in8 $end
$var wire 1 C! in9 $end
$var wire 1 D! in10 $end
$var wire 1 E! in11 $end
$var wire 1 F! in12 $end
$var wire 1 G! in13 $end
$var wire 1 H! in14 $end
$var wire 1 I! in15 $end
$var wire 1 J! in16 $end
$var wire 1 K! in17 $end
$var wire 1 <! in18 $end
$var wire 1 M! in19 $end
$var wire 1 N! in20 $end
$var wire 1 O! in21 $end
$var wire 1 Q! in22 [1] $end
$var wire 1 R! in22 [0] $end
$var wire 1 H$ out1 $end
$var wire 1 I$ out2 $end
$var wire 1 J$ out3 $end
$var wire 1 K$ out4 $end
$var wire 1 L$ out5 $end
$var wire 1 M$ out6 $end
$var wire 1 N$ out7 $end
$var wire 1 O$ out8 $end
$var wire 1 P$ out9 $end
$var wire 1 Q$ out10 $end
$var wire 1 R$ out11 $end
$var wire 1 S$ out12 $end
$var wire 1 T$ out13 $end
$var wire 1 U$ out14 $end
$var wire 1 V$ out15 $end
$var wire 1 W$ out16 $end
$var wire 1 X$ out17 $end
$var wire 1 Y$ out18 $end
$var wire 1 Z$ out19 $end
$var wire 1 [$ out20 $end
$var wire 1 \$ out21 $end
$var wire 1 ]$ out22 [1] $end
$var wire 1 ^$ out22 [0] $end

$scope module dff_0 $end
$var wire 1 H$ q $end
$var wire 1 ;! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 v0 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 I$ q $end
$var wire 1 =! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 w0 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 J$ q $end
$var wire 1 >! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 x0 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 K$ q $end
$var wire 1 ?! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 y0 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 L$ q $end
$var wire 1 @! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 z0 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 M$ q $end
$var wire 1 A! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 {0 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 N$ q $end
$var wire 1 P! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 |0 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 O$ q $end
$var wire 1 B! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 }0 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 P$ q $end
$var wire 1 C! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 ~0 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 Q$ q $end
$var wire 1 D! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 !1 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 R$ q $end
$var wire 1 E! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 "1 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 S$ q $end
$var wire 1 F! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 #1 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 T$ q $end
$var wire 1 G! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 $1 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 U$ q $end
$var wire 1 H! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 %1 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 V$ q $end
$var wire 1 I! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 &1 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 W$ q $end
$var wire 1 J! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 '1 state $end
$upscope $end

$scope module dff_16 $end
$var wire 1 X$ q $end
$var wire 1 K! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 (1 state $end
$upscope $end

$scope module dff_17 $end
$var wire 1 Y$ q $end
$var wire 1 <! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 )1 state $end
$upscope $end

$scope module dff_18 $end
$var wire 1 Z$ q $end
$var wire 1 M! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 *1 state $end
$upscope $end

$scope module dff_19 $end
$var wire 1 [$ q $end
$var wire 1 N! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 +1 state $end
$upscope $end

$scope module dff_20 $end
$var wire 1 \$ q $end
$var wire 1 O! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 ,1 state $end
$upscope $end

$scope module dff_21 $end
$var wire 1 ^$ q $end
$var wire 1 R! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 -1 state $end
$upscope $end

$scope module dff_22 $end
$var wire 1 ]$ q $end
$var wire 1 Q! d $end
$var wire 1 5! clk $end
$var wire 1 U) rst $end
$var reg 1 .1 state $end
$upscope $end
$upscope $end

$scope module immVal_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 /1 en $end
$var wire 1 b! D [15] $end
$var wire 1 c! D [14] $end
$var wire 1 d! D [13] $end
$var wire 1 e! D [12] $end
$var wire 1 f! D [11] $end
$var wire 1 g! D [10] $end
$var wire 1 h! D [9] $end
$var wire 1 i! D [8] $end
$var wire 1 j! D [7] $end
$var wire 1 k! D [6] $end
$var wire 1 l! D [5] $end
$var wire 1 m! D [4] $end
$var wire 1 n! D [3] $end
$var wire 1 o! D [2] $end
$var wire 1 p! D [1] $end
$var wire 1 q! D [0] $end
$var wire 1 _$ Q [15] $end
$var wire 1 `$ Q [14] $end
$var wire 1 a$ Q [13] $end
$var wire 1 b$ Q [12] $end
$var wire 1 c$ Q [11] $end
$var wire 1 d$ Q [10] $end
$var wire 1 e$ Q [9] $end
$var wire 1 f$ Q [8] $end
$var wire 1 g$ Q [7] $end
$var wire 1 h$ Q [6] $end
$var wire 1 i$ Q [5] $end
$var wire 1 j$ Q [4] $end
$var wire 1 k$ Q [3] $end
$var wire 1 l$ Q [2] $end
$var wire 1 m$ Q [1] $end
$var wire 1 n$ Q [0] $end
$var wire 1 01 in [15] $end
$var wire 1 11 in [14] $end
$var wire 1 21 in [13] $end
$var wire 1 31 in [12] $end
$var wire 1 41 in [11] $end
$var wire 1 51 in [10] $end
$var wire 1 61 in [9] $end
$var wire 1 71 in [8] $end
$var wire 1 81 in [7] $end
$var wire 1 91 in [6] $end
$var wire 1 :1 in [5] $end
$var wire 1 ;1 in [4] $end
$var wire 1 <1 in [3] $end
$var wire 1 =1 in [2] $end
$var wire 1 >1 in [1] $end
$var wire 1 ?1 in [0] $end
$var wire 1 @1 out [15] $end
$var wire 1 A1 out [14] $end
$var wire 1 B1 out [13] $end
$var wire 1 C1 out [12] $end
$var wire 1 D1 out [11] $end
$var wire 1 E1 out [10] $end
$var wire 1 F1 out [9] $end
$var wire 1 G1 out [8] $end
$var wire 1 H1 out [7] $end
$var wire 1 I1 out [6] $end
$var wire 1 J1 out [5] $end
$var wire 1 K1 out [4] $end
$var wire 1 L1 out [3] $end
$var wire 1 M1 out [2] $end
$var wire 1 N1 out [1] $end
$var wire 1 O1 out [0] $end

$scope module dff_0 $end
$var wire 1 O1 q $end
$var wire 1 ?1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P1 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 N1 q $end
$var wire 1 >1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q1 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 M1 q $end
$var wire 1 =1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R1 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 L1 q $end
$var wire 1 <1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S1 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 K1 q $end
$var wire 1 ;1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T1 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 J1 q $end
$var wire 1 :1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U1 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 I1 q $end
$var wire 1 91 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V1 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 H1 q $end
$var wire 1 81 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W1 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 G1 q $end
$var wire 1 71 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X1 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 F1 q $end
$var wire 1 61 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y1 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 E1 q $end
$var wire 1 51 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z1 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 D1 q $end
$var wire 1 41 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [1 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 C1 q $end
$var wire 1 31 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \1 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 B1 q $end
$var wire 1 21 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]1 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 A1 q $end
$var wire 1 11 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^1 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 @1 q $end
$var wire 1 01 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _1 state $end
$upscope $end
$upscope $end

$scope module branch_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 `1 en $end
$var wire 1 D" D [15] $end
$var wire 1 E" D [14] $end
$var wire 1 F" D [13] $end
$var wire 1 G" D [12] $end
$var wire 1 H" D [11] $end
$var wire 1 I" D [10] $end
$var wire 1 J" D [9] $end
$var wire 1 K" D [8] $end
$var wire 1 L" D [7] $end
$var wire 1 M" D [6] $end
$var wire 1 N" D [5] $end
$var wire 1 O" D [4] $end
$var wire 1 P" D [3] $end
$var wire 1 Q" D [2] $end
$var wire 1 R" D [1] $end
$var wire 1 S" D [0] $end
$var wire 1 o$ Q [15] $end
$var wire 1 p$ Q [14] $end
$var wire 1 q$ Q [13] $end
$var wire 1 r$ Q [12] $end
$var wire 1 s$ Q [11] $end
$var wire 1 t$ Q [10] $end
$var wire 1 u$ Q [9] $end
$var wire 1 v$ Q [8] $end
$var wire 1 w$ Q [7] $end
$var wire 1 x$ Q [6] $end
$var wire 1 y$ Q [5] $end
$var wire 1 z$ Q [4] $end
$var wire 1 {$ Q [3] $end
$var wire 1 |$ Q [2] $end
$var wire 1 }$ Q [1] $end
$var wire 1 ~$ Q [0] $end
$var wire 1 a1 in [15] $end
$var wire 1 b1 in [14] $end
$var wire 1 c1 in [13] $end
$var wire 1 d1 in [12] $end
$var wire 1 e1 in [11] $end
$var wire 1 f1 in [10] $end
$var wire 1 g1 in [9] $end
$var wire 1 h1 in [8] $end
$var wire 1 i1 in [7] $end
$var wire 1 j1 in [6] $end
$var wire 1 k1 in [5] $end
$var wire 1 l1 in [4] $end
$var wire 1 m1 in [3] $end
$var wire 1 n1 in [2] $end
$var wire 1 o1 in [1] $end
$var wire 1 p1 in [0] $end
$var wire 1 q1 out [15] $end
$var wire 1 r1 out [14] $end
$var wire 1 s1 out [13] $end
$var wire 1 t1 out [12] $end
$var wire 1 u1 out [11] $end
$var wire 1 v1 out [10] $end
$var wire 1 w1 out [9] $end
$var wire 1 x1 out [8] $end
$var wire 1 y1 out [7] $end
$var wire 1 z1 out [6] $end
$var wire 1 {1 out [5] $end
$var wire 1 |1 out [4] $end
$var wire 1 }1 out [3] $end
$var wire 1 ~1 out [2] $end
$var wire 1 !2 out [1] $end
$var wire 1 "2 out [0] $end

$scope module dff_0 $end
$var wire 1 "2 q $end
$var wire 1 p1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #2 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 !2 q $end
$var wire 1 o1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $2 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ~1 q $end
$var wire 1 n1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 }1 q $end
$var wire 1 m1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 |1 q $end
$var wire 1 l1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 {1 q $end
$var wire 1 k1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 z1 q $end
$var wire 1 j1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 y1 q $end
$var wire 1 i1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 x1 q $end
$var wire 1 h1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +2 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 w1 q $end
$var wire 1 g1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,2 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 v1 q $end
$var wire 1 f1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -2 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 u1 q $end
$var wire 1 e1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .2 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 t1 q $end
$var wire 1 d1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /2 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 s1 q $end
$var wire 1 c1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 02 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 r1 q $end
$var wire 1 b1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 12 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 q1 q $end
$var wire 1 a1 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 22 state $end
$upscope $end
$upscope $end

$scope module jump_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 32 en $end
$var wire 1 T" D [15] $end
$var wire 1 U" D [14] $end
$var wire 1 V" D [13] $end
$var wire 1 W" D [12] $end
$var wire 1 X" D [11] $end
$var wire 1 Y" D [10] $end
$var wire 1 Z" D [9] $end
$var wire 1 [" D [8] $end
$var wire 1 \" D [7] $end
$var wire 1 ]" D [6] $end
$var wire 1 ^" D [5] $end
$var wire 1 _" D [4] $end
$var wire 1 `" D [3] $end
$var wire 1 a" D [2] $end
$var wire 1 b" D [1] $end
$var wire 1 c" D [0] $end
$var wire 1 !% Q [15] $end
$var wire 1 "% Q [14] $end
$var wire 1 #% Q [13] $end
$var wire 1 $% Q [12] $end
$var wire 1 %% Q [11] $end
$var wire 1 &% Q [10] $end
$var wire 1 '% Q [9] $end
$var wire 1 (% Q [8] $end
$var wire 1 )% Q [7] $end
$var wire 1 *% Q [6] $end
$var wire 1 +% Q [5] $end
$var wire 1 ,% Q [4] $end
$var wire 1 -% Q [3] $end
$var wire 1 .% Q [2] $end
$var wire 1 /% Q [1] $end
$var wire 1 0% Q [0] $end
$var wire 1 42 in [15] $end
$var wire 1 52 in [14] $end
$var wire 1 62 in [13] $end
$var wire 1 72 in [12] $end
$var wire 1 82 in [11] $end
$var wire 1 92 in [10] $end
$var wire 1 :2 in [9] $end
$var wire 1 ;2 in [8] $end
$var wire 1 <2 in [7] $end
$var wire 1 =2 in [6] $end
$var wire 1 >2 in [5] $end
$var wire 1 ?2 in [4] $end
$var wire 1 @2 in [3] $end
$var wire 1 A2 in [2] $end
$var wire 1 B2 in [1] $end
$var wire 1 C2 in [0] $end
$var wire 1 D2 out [15] $end
$var wire 1 E2 out [14] $end
$var wire 1 F2 out [13] $end
$var wire 1 G2 out [12] $end
$var wire 1 H2 out [11] $end
$var wire 1 I2 out [10] $end
$var wire 1 J2 out [9] $end
$var wire 1 K2 out [8] $end
$var wire 1 L2 out [7] $end
$var wire 1 M2 out [6] $end
$var wire 1 N2 out [5] $end
$var wire 1 O2 out [4] $end
$var wire 1 P2 out [3] $end
$var wire 1 Q2 out [2] $end
$var wire 1 R2 out [1] $end
$var wire 1 S2 out [0] $end

$scope module dff_0 $end
$var wire 1 S2 q $end
$var wire 1 C2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T2 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 R2 q $end
$var wire 1 B2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U2 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 Q2 q $end
$var wire 1 A2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 P2 q $end
$var wire 1 @2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 O2 q $end
$var wire 1 ?2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 N2 q $end
$var wire 1 >2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 M2 q $end
$var wire 1 =2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 L2 q $end
$var wire 1 <2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 K2 q $end
$var wire 1 ;2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \2 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 J2 q $end
$var wire 1 :2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]2 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 I2 q $end
$var wire 1 92 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^2 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 H2 q $end
$var wire 1 82 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _2 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 G2 q $end
$var wire 1 72 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `2 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 F2 q $end
$var wire 1 62 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a2 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 E2 q $end
$var wire 1 52 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b2 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 D2 q $end
$var wire 1 42 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c2 state $end
$upscope $end
$upscope $end

$scope module new_pc_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 d2 en $end
$var wire 1 d" D [15] $end
$var wire 1 e" D [14] $end
$var wire 1 f" D [13] $end
$var wire 1 g" D [12] $end
$var wire 1 h" D [11] $end
$var wire 1 i" D [10] $end
$var wire 1 j" D [9] $end
$var wire 1 k" D [8] $end
$var wire 1 l" D [7] $end
$var wire 1 m" D [6] $end
$var wire 1 n" D [5] $end
$var wire 1 o" D [4] $end
$var wire 1 p" D [3] $end
$var wire 1 q" D [2] $end
$var wire 1 r" D [1] $end
$var wire 1 s" D [0] $end
$var wire 1 1% Q [15] $end
$var wire 1 2% Q [14] $end
$var wire 1 3% Q [13] $end
$var wire 1 4% Q [12] $end
$var wire 1 5% Q [11] $end
$var wire 1 6% Q [10] $end
$var wire 1 7% Q [9] $end
$var wire 1 8% Q [8] $end
$var wire 1 9% Q [7] $end
$var wire 1 :% Q [6] $end
$var wire 1 ;% Q [5] $end
$var wire 1 <% Q [4] $end
$var wire 1 =% Q [3] $end
$var wire 1 >% Q [2] $end
$var wire 1 ?% Q [1] $end
$var wire 1 @% Q [0] $end
$var wire 1 e2 in [15] $end
$var wire 1 f2 in [14] $end
$var wire 1 g2 in [13] $end
$var wire 1 h2 in [12] $end
$var wire 1 i2 in [11] $end
$var wire 1 j2 in [10] $end
$var wire 1 k2 in [9] $end
$var wire 1 l2 in [8] $end
$var wire 1 m2 in [7] $end
$var wire 1 n2 in [6] $end
$var wire 1 o2 in [5] $end
$var wire 1 p2 in [4] $end
$var wire 1 q2 in [3] $end
$var wire 1 r2 in [2] $end
$var wire 1 s2 in [1] $end
$var wire 1 t2 in [0] $end
$var wire 1 u2 out [15] $end
$var wire 1 v2 out [14] $end
$var wire 1 w2 out [13] $end
$var wire 1 x2 out [12] $end
$var wire 1 y2 out [11] $end
$var wire 1 z2 out [10] $end
$var wire 1 {2 out [9] $end
$var wire 1 |2 out [8] $end
$var wire 1 }2 out [7] $end
$var wire 1 ~2 out [6] $end
$var wire 1 !3 out [5] $end
$var wire 1 "3 out [4] $end
$var wire 1 #3 out [3] $end
$var wire 1 $3 out [2] $end
$var wire 1 %3 out [1] $end
$var wire 1 &3 out [0] $end

$scope module dff_0 $end
$var wire 1 &3 q $end
$var wire 1 t2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 %3 q $end
$var wire 1 s2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 $3 q $end
$var wire 1 r2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 #3 q $end
$var wire 1 q2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 "3 q $end
$var wire 1 p2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 !3 q $end
$var wire 1 o2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 ~2 q $end
$var wire 1 n2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -3 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 }2 q $end
$var wire 1 m2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .3 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 |2 q $end
$var wire 1 l2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 {2 q $end
$var wire 1 k2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 03 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 z2 q $end
$var wire 1 j2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 13 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 y2 q $end
$var wire 1 i2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 23 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 x2 q $end
$var wire 1 h2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 33 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 w2 q $end
$var wire 1 g2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 43 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 v2 q $end
$var wire 1 f2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 53 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 u2 q $end
$var wire 1 e2 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 63 state $end
$upscope $end
$upscope $end

$scope module currInstr_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 73 en $end
$var wire 1 r! D [15] $end
$var wire 1 s! D [14] $end
$var wire 1 t! D [13] $end
$var wire 1 u! D [12] $end
$var wire 1 v! D [11] $end
$var wire 1 w! D [10] $end
$var wire 1 x! D [9] $end
$var wire 1 y! D [8] $end
$var wire 1 z! D [7] $end
$var wire 1 {! D [6] $end
$var wire 1 |! D [5] $end
$var wire 1 }! D [4] $end
$var wire 1 ~! D [3] $end
$var wire 1 !" D [2] $end
$var wire 1 "" D [1] $end
$var wire 1 #" D [0] $end
$var wire 1 A% Q [15] $end
$var wire 1 B% Q [14] $end
$var wire 1 C% Q [13] $end
$var wire 1 D% Q [12] $end
$var wire 1 E% Q [11] $end
$var wire 1 F% Q [10] $end
$var wire 1 G% Q [9] $end
$var wire 1 H% Q [8] $end
$var wire 1 I% Q [7] $end
$var wire 1 J% Q [6] $end
$var wire 1 K% Q [5] $end
$var wire 1 L% Q [4] $end
$var wire 1 M% Q [3] $end
$var wire 1 N% Q [2] $end
$var wire 1 O% Q [1] $end
$var wire 1 P% Q [0] $end
$var wire 1 83 in [15] $end
$var wire 1 93 in [14] $end
$var wire 1 :3 in [13] $end
$var wire 1 ;3 in [12] $end
$var wire 1 <3 in [11] $end
$var wire 1 =3 in [10] $end
$var wire 1 >3 in [9] $end
$var wire 1 ?3 in [8] $end
$var wire 1 @3 in [7] $end
$var wire 1 A3 in [6] $end
$var wire 1 B3 in [5] $end
$var wire 1 C3 in [4] $end
$var wire 1 D3 in [3] $end
$var wire 1 E3 in [2] $end
$var wire 1 F3 in [1] $end
$var wire 1 G3 in [0] $end
$var wire 1 H3 out [15] $end
$var wire 1 I3 out [14] $end
$var wire 1 J3 out [13] $end
$var wire 1 K3 out [12] $end
$var wire 1 L3 out [11] $end
$var wire 1 M3 out [10] $end
$var wire 1 N3 out [9] $end
$var wire 1 O3 out [8] $end
$var wire 1 P3 out [7] $end
$var wire 1 Q3 out [6] $end
$var wire 1 R3 out [5] $end
$var wire 1 S3 out [4] $end
$var wire 1 T3 out [3] $end
$var wire 1 U3 out [2] $end
$var wire 1 V3 out [1] $end
$var wire 1 W3 out [0] $end

$scope module dff_0 $end
$var wire 1 W3 q $end
$var wire 1 G3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 V3 q $end
$var wire 1 F3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 U3 q $end
$var wire 1 E3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 T3 q $end
$var wire 1 D3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 S3 q $end
$var wire 1 C3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 R3 q $end
$var wire 1 B3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 Q3 q $end
$var wire 1 A3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^3 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 P3 q $end
$var wire 1 @3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _3 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 O3 q $end
$var wire 1 ?3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 N3 q $end
$var wire 1 >3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a3 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 M3 q $end
$var wire 1 =3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b3 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 L3 q $end
$var wire 1 <3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c3 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 K3 q $end
$var wire 1 ;3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d3 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 J3 q $end
$var wire 1 :3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e3 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 I3 q $end
$var wire 1 93 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f3 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 H3 q $end
$var wire 1 83 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g3 state $end
$upscope $end
$upscope $end

$scope module readReg1_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 h3 en $end
$var wire 1 V! D [2] $end
$var wire 1 W! D [1] $end
$var wire 1 X! D [0] $end
$var wire 1 Q% Q [2] $end
$var wire 1 R% Q [1] $end
$var wire 1 S% Q [0] $end
$var wire 1 i3 in [2] $end
$var wire 1 j3 in [1] $end
$var wire 1 k3 in [0] $end
$var wire 1 l3 out [2] $end
$var wire 1 m3 out [1] $end
$var wire 1 n3 out [0] $end

$scope module dff_0 $end
$var wire 1 n3 q $end
$var wire 1 k3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 m3 q $end
$var wire 1 j3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 l3 q $end
$var wire 1 i3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q3 state $end
$upscope $end
$upscope $end

$scope module readReg2_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 r3 en $end
$var wire 1 Y! D [2] $end
$var wire 1 Z! D [1] $end
$var wire 1 [! D [0] $end
$var wire 1 T% Q [2] $end
$var wire 1 U% Q [1] $end
$var wire 1 V% Q [0] $end
$var wire 1 s3 in [2] $end
$var wire 1 t3 in [1] $end
$var wire 1 u3 in [0] $end
$var wire 1 v3 out [2] $end
$var wire 1 w3 out [1] $end
$var wire 1 x3 out [0] $end

$scope module dff_0 $end
$var wire 1 x3 q $end
$var wire 1 u3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 w3 q $end
$var wire 1 t3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 v3 q $end
$var wire 1 s3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {3 state $end
$upscope $end
$upscope $end

$scope module writeReg1_if_id $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 |3 en $end
$var wire 1 \! D [2] $end
$var wire 1 ]! D [1] $end
$var wire 1 ^! D [0] $end
$var wire 1 W% Q [2] $end
$var wire 1 X% Q [1] $end
$var wire 1 Y% Q [0] $end
$var wire 1 }3 in [2] $end
$var wire 1 ~3 in [1] $end
$var wire 1 !4 in [0] $end
$var wire 1 "4 out [2] $end
$var wire 1 #4 out [1] $end
$var wire 1 $4 out [0] $end

$scope module dff_0 $end
$var wire 1 $4 q $end
$var wire 1 !4 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %4 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 #4 q $end
$var wire 1 ~3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &4 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 "4 q $end
$var wire 1 }3 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '4 state $end
$upscope $end
$upscope $end

$scope module en_if_id $end
$var wire 1 V) q $end
$var wire 1 U) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (4 state $end
$upscope $end

$scope module decodeStage $end
$var wire 1 C( writeEn $end
$var wire 1 B! jump $end
$var wire 1 T$ immCtl $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 V$ slbi $end
$var wire 1 U$ stu $end
$var wire 1 _! writeRegSel [2] $end
$var wire 1 `! writeRegSel [1] $end
$var wire 1 a! writeRegSel [0] $end
$var wire 1 Q% read1RegSel [2] $end
$var wire 1 R% read1RegSel [1] $end
$var wire 1 S% read1RegSel [0] $end
$var wire 1 T% read2RegSel [2] $end
$var wire 1 U% read2RegSel [1] $end
$var wire 1 V% read2RegSel [0] $end
$var wire 1 ($ writeData [15] $end
$var wire 1 )$ writeData [14] $end
$var wire 1 *$ writeData [13] $end
$var wire 1 +$ writeData [12] $end
$var wire 1 ,$ writeData [11] $end
$var wire 1 -$ writeData [10] $end
$var wire 1 .$ writeData [9] $end
$var wire 1 /$ writeData [8] $end
$var wire 1 0$ writeData [7] $end
$var wire 1 1$ writeData [6] $end
$var wire 1 2$ writeData [5] $end
$var wire 1 3$ writeData [4] $end
$var wire 1 4$ writeData [3] $end
$var wire 1 5$ writeData [2] $end
$var wire 1 6$ writeData [1] $end
$var wire 1 7$ writeData [0] $end
$var wire 1 t" aluOut [15] $end
$var wire 1 u" aluOut [14] $end
$var wire 1 v" aluOut [13] $end
$var wire 1 w" aluOut [12] $end
$var wire 1 x" aluOut [11] $end
$var wire 1 y" aluOut [10] $end
$var wire 1 z" aluOut [9] $end
$var wire 1 {" aluOut [8] $end
$var wire 1 |" aluOut [7] $end
$var wire 1 }" aluOut [6] $end
$var wire 1 ~" aluOut [5] $end
$var wire 1 !# aluOut [4] $end
$var wire 1 "# aluOut [3] $end
$var wire 1 ## aluOut [2] $end
$var wire 1 $# aluOut [1] $end
$var wire 1 %# aluOut [0] $end
$var wire 1 _$ immVal [15] $end
$var wire 1 `$ immVal [14] $end
$var wire 1 a$ immVal [13] $end
$var wire 1 b$ immVal [12] $end
$var wire 1 c$ immVal [11] $end
$var wire 1 d$ immVal [10] $end
$var wire 1 e$ immVal [9] $end
$var wire 1 f$ immVal [8] $end
$var wire 1 g$ immVal [7] $end
$var wire 1 h$ immVal [6] $end
$var wire 1 i$ immVal [5] $end
$var wire 1 j$ immVal [4] $end
$var wire 1 k$ immVal [3] $end
$var wire 1 l$ immVal [2] $end
$var wire 1 m$ immVal [1] $end
$var wire 1 n$ immVal [0] $end
$var wire 1 L! err $end
$var wire 1 V# read1Data [15] $end
$var wire 1 W# read1Data [14] $end
$var wire 1 X# read1Data [13] $end
$var wire 1 Y# read1Data [12] $end
$var wire 1 Z# read1Data [11] $end
$var wire 1 [# read1Data [10] $end
$var wire 1 \# read1Data [9] $end
$var wire 1 ]# read1Data [8] $end
$var wire 1 ^# read1Data [7] $end
$var wire 1 _# read1Data [6] $end
$var wire 1 `# read1Data [5] $end
$var wire 1 a# read1Data [4] $end
$var wire 1 b# read1Data [3] $end
$var wire 1 c# read1Data [2] $end
$var wire 1 d# read1Data [1] $end
$var wire 1 e# read1Data [0] $end
$var wire 1 f# read2Data [15] $end
$var wire 1 g# read2Data [14] $end
$var wire 1 h# read2Data [13] $end
$var wire 1 i# read2Data [12] $end
$var wire 1 j# read2Data [11] $end
$var wire 1 k# read2Data [10] $end
$var wire 1 l# read2Data [9] $end
$var wire 1 m# read2Data [8] $end
$var wire 1 n# read2Data [7] $end
$var wire 1 o# read2Data [6] $end
$var wire 1 p# read2Data [5] $end
$var wire 1 q# read2Data [4] $end
$var wire 1 r# read2Data [3] $end
$var wire 1 s# read2Data [2] $end
$var wire 1 t# read2Data [1] $end
$var wire 1 u# read2Data [0] $end
$var wire 1 S! regRs [2] $end
$var wire 1 T! regRs [1] $end
$var wire 1 U! regRs [0] $end
$var wire 1 4" signedImmVal [15] $end
$var wire 1 5" signedImmVal [14] $end
$var wire 1 6" signedImmVal [13] $end
$var wire 1 7" signedImmVal [12] $end
$var wire 1 8" signedImmVal [11] $end
$var wire 1 9" signedImmVal [10] $end
$var wire 1 :" signedImmVal [9] $end
$var wire 1 ;" signedImmVal [8] $end
$var wire 1 <" signedImmVal [7] $end
$var wire 1 =" signedImmVal [6] $end
$var wire 1 >" signedImmVal [5] $end
$var wire 1 ?" signedImmVal [4] $end
$var wire 1 @" signedImmVal [3] $end
$var wire 1 A" signedImmVal [2] $end
$var wire 1 B" signedImmVal [1] $end
$var wire 1 C" signedImmVal [0] $end
$var wire 1 )4 read1Out [15] $end
$var wire 1 *4 read1Out [14] $end
$var wire 1 +4 read1Out [13] $end
$var wire 1 ,4 read1Out [12] $end
$var wire 1 -4 read1Out [11] $end
$var wire 1 .4 read1Out [10] $end
$var wire 1 /4 read1Out [9] $end
$var wire 1 04 read1Out [8] $end
$var wire 1 14 read1Out [7] $end
$var wire 1 24 read1Out [6] $end
$var wire 1 34 read1Out [5] $end
$var wire 1 44 read1Out [4] $end
$var wire 1 54 read1Out [3] $end
$var wire 1 64 read1Out [2] $end
$var wire 1 74 read1Out [1] $end
$var wire 1 84 read1Out [0] $end
$var wire 1 94 read2Out [15] $end
$var wire 1 :4 read2Out [14] $end
$var wire 1 ;4 read2Out [13] $end
$var wire 1 <4 read2Out [12] $end
$var wire 1 =4 read2Out [11] $end
$var wire 1 >4 read2Out [10] $end
$var wire 1 ?4 read2Out [9] $end
$var wire 1 @4 read2Out [8] $end
$var wire 1 A4 read2Out [7] $end
$var wire 1 B4 read2Out [6] $end
$var wire 1 C4 read2Out [5] $end
$var wire 1 D4 read2Out [4] $end
$var wire 1 E4 read2Out [3] $end
$var wire 1 F4 read2Out [2] $end
$var wire 1 G4 read2Out [1] $end
$var wire 1 H4 read2Out [0] $end

$scope module decodeRegisters $end
$var parameter 32 I4 N $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 Q% read1RegSel [2] $end
$var wire 1 R% read1RegSel [1] $end
$var wire 1 S% read1RegSel [0] $end
$var wire 1 T% read2RegSel [2] $end
$var wire 1 U% read2RegSel [1] $end
$var wire 1 V% read2RegSel [0] $end
$var wire 1 _! writeRegSel [2] $end
$var wire 1 `! writeRegSel [1] $end
$var wire 1 a! writeRegSel [0] $end
$var wire 1 ($ writeData [15] $end
$var wire 1 )$ writeData [14] $end
$var wire 1 *$ writeData [13] $end
$var wire 1 +$ writeData [12] $end
$var wire 1 ,$ writeData [11] $end
$var wire 1 -$ writeData [10] $end
$var wire 1 .$ writeData [9] $end
$var wire 1 /$ writeData [8] $end
$var wire 1 0$ writeData [7] $end
$var wire 1 1$ writeData [6] $end
$var wire 1 2$ writeData [5] $end
$var wire 1 3$ writeData [4] $end
$var wire 1 4$ writeData [3] $end
$var wire 1 5$ writeData [2] $end
$var wire 1 6$ writeData [1] $end
$var wire 1 7$ writeData [0] $end
$var wire 1 C( writeEn $end
$var wire 1 )4 read1Data [15] $end
$var wire 1 *4 read1Data [14] $end
$var wire 1 +4 read1Data [13] $end
$var wire 1 ,4 read1Data [12] $end
$var wire 1 -4 read1Data [11] $end
$var wire 1 .4 read1Data [10] $end
$var wire 1 /4 read1Data [9] $end
$var wire 1 04 read1Data [8] $end
$var wire 1 14 read1Data [7] $end
$var wire 1 24 read1Data [6] $end
$var wire 1 34 read1Data [5] $end
$var wire 1 44 read1Data [4] $end
$var wire 1 54 read1Data [3] $end
$var wire 1 64 read1Data [2] $end
$var wire 1 74 read1Data [1] $end
$var wire 1 84 read1Data [0] $end
$var wire 1 94 read2Data [15] $end
$var wire 1 :4 read2Data [14] $end
$var wire 1 ;4 read2Data [13] $end
$var wire 1 <4 read2Data [12] $end
$var wire 1 =4 read2Data [11] $end
$var wire 1 >4 read2Data [10] $end
$var wire 1 ?4 read2Data [9] $end
$var wire 1 @4 read2Data [8] $end
$var wire 1 A4 read2Data [7] $end
$var wire 1 B4 read2Data [6] $end
$var wire 1 C4 read2Data [5] $end
$var wire 1 D4 read2Data [4] $end
$var wire 1 E4 read2Data [3] $end
$var wire 1 F4 read2Data [2] $end
$var wire 1 G4 read2Data [1] $end
$var wire 1 H4 read2Data [0] $end
$var wire 1 L! err $end
$var wire 1 J4 writedec_out [7] $end
$var wire 1 K4 writedec_out [6] $end
$var wire 1 L4 writedec_out [5] $end
$var wire 1 M4 writedec_out [4] $end
$var wire 1 N4 writedec_out [3] $end
$var wire 1 O4 writedec_out [2] $end
$var wire 1 P4 writedec_out [1] $end
$var wire 1 Q4 writedec_out [0] $end
$var wire 1 R4 writeRegSel_dec [7] $end
$var wire 1 S4 writeRegSel_dec [6] $end
$var wire 1 T4 writeRegSel_dec [5] $end
$var wire 1 U4 writeRegSel_dec [4] $end
$var wire 1 V4 writeRegSel_dec [3] $end
$var wire 1 W4 writeRegSel_dec [2] $end
$var wire 1 X4 writeRegSel_dec [1] $end
$var wire 1 Y4 writeRegSel_dec [0] $end
$var wire 1 Z4 R0_out [15] $end
$var wire 1 [4 R0_out [14] $end
$var wire 1 \4 R0_out [13] $end
$var wire 1 ]4 R0_out [12] $end
$var wire 1 ^4 R0_out [11] $end
$var wire 1 _4 R0_out [10] $end
$var wire 1 `4 R0_out [9] $end
$var wire 1 a4 R0_out [8] $end
$var wire 1 b4 R0_out [7] $end
$var wire 1 c4 R0_out [6] $end
$var wire 1 d4 R0_out [5] $end
$var wire 1 e4 R0_out [4] $end
$var wire 1 f4 R0_out [3] $end
$var wire 1 g4 R0_out [2] $end
$var wire 1 h4 R0_out [1] $end
$var wire 1 i4 R0_out [0] $end
$var wire 1 j4 R1_out [15] $end
$var wire 1 k4 R1_out [14] $end
$var wire 1 l4 R1_out [13] $end
$var wire 1 m4 R1_out [12] $end
$var wire 1 n4 R1_out [11] $end
$var wire 1 o4 R1_out [10] $end
$var wire 1 p4 R1_out [9] $end
$var wire 1 q4 R1_out [8] $end
$var wire 1 r4 R1_out [7] $end
$var wire 1 s4 R1_out [6] $end
$var wire 1 t4 R1_out [5] $end
$var wire 1 u4 R1_out [4] $end
$var wire 1 v4 R1_out [3] $end
$var wire 1 w4 R1_out [2] $end
$var wire 1 x4 R1_out [1] $end
$var wire 1 y4 R1_out [0] $end
$var wire 1 z4 R2_out [15] $end
$var wire 1 {4 R2_out [14] $end
$var wire 1 |4 R2_out [13] $end
$var wire 1 }4 R2_out [12] $end
$var wire 1 ~4 R2_out [11] $end
$var wire 1 !5 R2_out [10] $end
$var wire 1 "5 R2_out [9] $end
$var wire 1 #5 R2_out [8] $end
$var wire 1 $5 R2_out [7] $end
$var wire 1 %5 R2_out [6] $end
$var wire 1 &5 R2_out [5] $end
$var wire 1 '5 R2_out [4] $end
$var wire 1 (5 R2_out [3] $end
$var wire 1 )5 R2_out [2] $end
$var wire 1 *5 R2_out [1] $end
$var wire 1 +5 R2_out [0] $end
$var wire 1 ,5 R3_out [15] $end
$var wire 1 -5 R3_out [14] $end
$var wire 1 .5 R3_out [13] $end
$var wire 1 /5 R3_out [12] $end
$var wire 1 05 R3_out [11] $end
$var wire 1 15 R3_out [10] $end
$var wire 1 25 R3_out [9] $end
$var wire 1 35 R3_out [8] $end
$var wire 1 45 R3_out [7] $end
$var wire 1 55 R3_out [6] $end
$var wire 1 65 R3_out [5] $end
$var wire 1 75 R3_out [4] $end
$var wire 1 85 R3_out [3] $end
$var wire 1 95 R3_out [2] $end
$var wire 1 :5 R3_out [1] $end
$var wire 1 ;5 R3_out [0] $end
$var wire 1 <5 R4_out [15] $end
$var wire 1 =5 R4_out [14] $end
$var wire 1 >5 R4_out [13] $end
$var wire 1 ?5 R4_out [12] $end
$var wire 1 @5 R4_out [11] $end
$var wire 1 A5 R4_out [10] $end
$var wire 1 B5 R4_out [9] $end
$var wire 1 C5 R4_out [8] $end
$var wire 1 D5 R4_out [7] $end
$var wire 1 E5 R4_out [6] $end
$var wire 1 F5 R4_out [5] $end
$var wire 1 G5 R4_out [4] $end
$var wire 1 H5 R4_out [3] $end
$var wire 1 I5 R4_out [2] $end
$var wire 1 J5 R4_out [1] $end
$var wire 1 K5 R4_out [0] $end
$var wire 1 L5 R5_out [15] $end
$var wire 1 M5 R5_out [14] $end
$var wire 1 N5 R5_out [13] $end
$var wire 1 O5 R5_out [12] $end
$var wire 1 P5 R5_out [11] $end
$var wire 1 Q5 R5_out [10] $end
$var wire 1 R5 R5_out [9] $end
$var wire 1 S5 R5_out [8] $end
$var wire 1 T5 R5_out [7] $end
$var wire 1 U5 R5_out [6] $end
$var wire 1 V5 R5_out [5] $end
$var wire 1 W5 R5_out [4] $end
$var wire 1 X5 R5_out [3] $end
$var wire 1 Y5 R5_out [2] $end
$var wire 1 Z5 R5_out [1] $end
$var wire 1 [5 R5_out [0] $end
$var wire 1 \5 R6_out [15] $end
$var wire 1 ]5 R6_out [14] $end
$var wire 1 ^5 R6_out [13] $end
$var wire 1 _5 R6_out [12] $end
$var wire 1 `5 R6_out [11] $end
$var wire 1 a5 R6_out [10] $end
$var wire 1 b5 R6_out [9] $end
$var wire 1 c5 R6_out [8] $end
$var wire 1 d5 R6_out [7] $end
$var wire 1 e5 R6_out [6] $end
$var wire 1 f5 R6_out [5] $end
$var wire 1 g5 R6_out [4] $end
$var wire 1 h5 R6_out [3] $end
$var wire 1 i5 R6_out [2] $end
$var wire 1 j5 R6_out [1] $end
$var wire 1 k5 R6_out [0] $end
$var wire 1 l5 R7_out [15] $end
$var wire 1 m5 R7_out [14] $end
$var wire 1 n5 R7_out [13] $end
$var wire 1 o5 R7_out [12] $end
$var wire 1 p5 R7_out [11] $end
$var wire 1 q5 R7_out [10] $end
$var wire 1 r5 R7_out [9] $end
$var wire 1 s5 R7_out [8] $end
$var wire 1 t5 R7_out [7] $end
$var wire 1 u5 R7_out [6] $end
$var wire 1 v5 R7_out [5] $end
$var wire 1 w5 R7_out [4] $end
$var wire 1 x5 R7_out [3] $end
$var wire 1 y5 R7_out [2] $end
$var wire 1 z5 R7_out [1] $end
$var wire 1 {5 R7_out [0] $end
$var wire 1 |5 en0 $end
$var wire 1 }5 en1 $end
$var wire 1 ~5 en2 $end
$var wire 1 !6 en3 $end
$var wire 1 "6 en4 $end
$var wire 1 #6 en5 $end
$var wire 1 $6 en6 $end
$var wire 1 %6 en7 $end

$scope module R0 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 |5 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 Z4 Q [15] $end
$var wire 1 [4 Q [14] $end
$var wire 1 \4 Q [13] $end
$var wire 1 ]4 Q [12] $end
$var wire 1 ^4 Q [11] $end
$var wire 1 _4 Q [10] $end
$var wire 1 `4 Q [9] $end
$var wire 1 a4 Q [8] $end
$var wire 1 b4 Q [7] $end
$var wire 1 c4 Q [6] $end
$var wire 1 d4 Q [5] $end
$var wire 1 e4 Q [4] $end
$var wire 1 f4 Q [3] $end
$var wire 1 g4 Q [2] $end
$var wire 1 h4 Q [1] $end
$var wire 1 i4 Q [0] $end
$var wire 1 &6 in [15] $end
$var wire 1 '6 in [14] $end
$var wire 1 (6 in [13] $end
$var wire 1 )6 in [12] $end
$var wire 1 *6 in [11] $end
$var wire 1 +6 in [10] $end
$var wire 1 ,6 in [9] $end
$var wire 1 -6 in [8] $end
$var wire 1 .6 in [7] $end
$var wire 1 /6 in [6] $end
$var wire 1 06 in [5] $end
$var wire 1 16 in [4] $end
$var wire 1 26 in [3] $end
$var wire 1 36 in [2] $end
$var wire 1 46 in [1] $end
$var wire 1 56 in [0] $end
$var wire 1 66 out [15] $end
$var wire 1 76 out [14] $end
$var wire 1 86 out [13] $end
$var wire 1 96 out [12] $end
$var wire 1 :6 out [11] $end
$var wire 1 ;6 out [10] $end
$var wire 1 <6 out [9] $end
$var wire 1 =6 out [8] $end
$var wire 1 >6 out [7] $end
$var wire 1 ?6 out [6] $end
$var wire 1 @6 out [5] $end
$var wire 1 A6 out [4] $end
$var wire 1 B6 out [3] $end
$var wire 1 C6 out [2] $end
$var wire 1 D6 out [1] $end
$var wire 1 E6 out [0] $end

$scope module dff_0 $end
$var wire 1 E6 q $end
$var wire 1 56 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F6 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 D6 q $end
$var wire 1 46 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G6 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 C6 q $end
$var wire 1 36 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H6 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 B6 q $end
$var wire 1 26 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I6 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 A6 q $end
$var wire 1 16 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J6 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 @6 q $end
$var wire 1 06 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K6 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 ?6 q $end
$var wire 1 /6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L6 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 >6 q $end
$var wire 1 .6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M6 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 =6 q $end
$var wire 1 -6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N6 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 <6 q $end
$var wire 1 ,6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O6 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ;6 q $end
$var wire 1 +6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P6 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 :6 q $end
$var wire 1 *6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q6 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 96 q $end
$var wire 1 )6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R6 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 86 q $end
$var wire 1 (6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S6 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 76 q $end
$var wire 1 '6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T6 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 66 q $end
$var wire 1 &6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U6 state $end
$upscope $end
$upscope $end

$scope module R1 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 }5 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 j4 Q [15] $end
$var wire 1 k4 Q [14] $end
$var wire 1 l4 Q [13] $end
$var wire 1 m4 Q [12] $end
$var wire 1 n4 Q [11] $end
$var wire 1 o4 Q [10] $end
$var wire 1 p4 Q [9] $end
$var wire 1 q4 Q [8] $end
$var wire 1 r4 Q [7] $end
$var wire 1 s4 Q [6] $end
$var wire 1 t4 Q [5] $end
$var wire 1 u4 Q [4] $end
$var wire 1 v4 Q [3] $end
$var wire 1 w4 Q [2] $end
$var wire 1 x4 Q [1] $end
$var wire 1 y4 Q [0] $end
$var wire 1 V6 in [15] $end
$var wire 1 W6 in [14] $end
$var wire 1 X6 in [13] $end
$var wire 1 Y6 in [12] $end
$var wire 1 Z6 in [11] $end
$var wire 1 [6 in [10] $end
$var wire 1 \6 in [9] $end
$var wire 1 ]6 in [8] $end
$var wire 1 ^6 in [7] $end
$var wire 1 _6 in [6] $end
$var wire 1 `6 in [5] $end
$var wire 1 a6 in [4] $end
$var wire 1 b6 in [3] $end
$var wire 1 c6 in [2] $end
$var wire 1 d6 in [1] $end
$var wire 1 e6 in [0] $end
$var wire 1 f6 out [15] $end
$var wire 1 g6 out [14] $end
$var wire 1 h6 out [13] $end
$var wire 1 i6 out [12] $end
$var wire 1 j6 out [11] $end
$var wire 1 k6 out [10] $end
$var wire 1 l6 out [9] $end
$var wire 1 m6 out [8] $end
$var wire 1 n6 out [7] $end
$var wire 1 o6 out [6] $end
$var wire 1 p6 out [5] $end
$var wire 1 q6 out [4] $end
$var wire 1 r6 out [3] $end
$var wire 1 s6 out [2] $end
$var wire 1 t6 out [1] $end
$var wire 1 u6 out [0] $end

$scope module dff_0 $end
$var wire 1 u6 q $end
$var wire 1 e6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v6 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 t6 q $end
$var wire 1 d6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w6 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 s6 q $end
$var wire 1 c6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x6 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 r6 q $end
$var wire 1 b6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y6 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 q6 q $end
$var wire 1 a6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z6 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 p6 q $end
$var wire 1 `6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {6 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 o6 q $end
$var wire 1 _6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |6 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 n6 q $end
$var wire 1 ^6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }6 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 m6 q $end
$var wire 1 ]6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~6 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 l6 q $end
$var wire 1 \6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !7 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 k6 q $end
$var wire 1 [6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "7 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 j6 q $end
$var wire 1 Z6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #7 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 i6 q $end
$var wire 1 Y6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $7 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 h6 q $end
$var wire 1 X6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %7 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 g6 q $end
$var wire 1 W6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &7 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 f6 q $end
$var wire 1 V6 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '7 state $end
$upscope $end
$upscope $end

$scope module R2 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ~5 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 z4 Q [15] $end
$var wire 1 {4 Q [14] $end
$var wire 1 |4 Q [13] $end
$var wire 1 }4 Q [12] $end
$var wire 1 ~4 Q [11] $end
$var wire 1 !5 Q [10] $end
$var wire 1 "5 Q [9] $end
$var wire 1 #5 Q [8] $end
$var wire 1 $5 Q [7] $end
$var wire 1 %5 Q [6] $end
$var wire 1 &5 Q [5] $end
$var wire 1 '5 Q [4] $end
$var wire 1 (5 Q [3] $end
$var wire 1 )5 Q [2] $end
$var wire 1 *5 Q [1] $end
$var wire 1 +5 Q [0] $end
$var wire 1 (7 in [15] $end
$var wire 1 )7 in [14] $end
$var wire 1 *7 in [13] $end
$var wire 1 +7 in [12] $end
$var wire 1 ,7 in [11] $end
$var wire 1 -7 in [10] $end
$var wire 1 .7 in [9] $end
$var wire 1 /7 in [8] $end
$var wire 1 07 in [7] $end
$var wire 1 17 in [6] $end
$var wire 1 27 in [5] $end
$var wire 1 37 in [4] $end
$var wire 1 47 in [3] $end
$var wire 1 57 in [2] $end
$var wire 1 67 in [1] $end
$var wire 1 77 in [0] $end
$var wire 1 87 out [15] $end
$var wire 1 97 out [14] $end
$var wire 1 :7 out [13] $end
$var wire 1 ;7 out [12] $end
$var wire 1 <7 out [11] $end
$var wire 1 =7 out [10] $end
$var wire 1 >7 out [9] $end
$var wire 1 ?7 out [8] $end
$var wire 1 @7 out [7] $end
$var wire 1 A7 out [6] $end
$var wire 1 B7 out [5] $end
$var wire 1 C7 out [4] $end
$var wire 1 D7 out [3] $end
$var wire 1 E7 out [2] $end
$var wire 1 F7 out [1] $end
$var wire 1 G7 out [0] $end

$scope module dff_0 $end
$var wire 1 G7 q $end
$var wire 1 77 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H7 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 F7 q $end
$var wire 1 67 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I7 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 E7 q $end
$var wire 1 57 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J7 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 D7 q $end
$var wire 1 47 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K7 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 C7 q $end
$var wire 1 37 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L7 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 B7 q $end
$var wire 1 27 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M7 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 A7 q $end
$var wire 1 17 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N7 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 @7 q $end
$var wire 1 07 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O7 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 ?7 q $end
$var wire 1 /7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P7 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 >7 q $end
$var wire 1 .7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q7 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 =7 q $end
$var wire 1 -7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R7 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 <7 q $end
$var wire 1 ,7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S7 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ;7 q $end
$var wire 1 +7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T7 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 :7 q $end
$var wire 1 *7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U7 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 97 q $end
$var wire 1 )7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V7 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 87 q $end
$var wire 1 (7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W7 state $end
$upscope $end
$upscope $end

$scope module R3 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 !6 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 ,5 Q [15] $end
$var wire 1 -5 Q [14] $end
$var wire 1 .5 Q [13] $end
$var wire 1 /5 Q [12] $end
$var wire 1 05 Q [11] $end
$var wire 1 15 Q [10] $end
$var wire 1 25 Q [9] $end
$var wire 1 35 Q [8] $end
$var wire 1 45 Q [7] $end
$var wire 1 55 Q [6] $end
$var wire 1 65 Q [5] $end
$var wire 1 75 Q [4] $end
$var wire 1 85 Q [3] $end
$var wire 1 95 Q [2] $end
$var wire 1 :5 Q [1] $end
$var wire 1 ;5 Q [0] $end
$var wire 1 X7 in [15] $end
$var wire 1 Y7 in [14] $end
$var wire 1 Z7 in [13] $end
$var wire 1 [7 in [12] $end
$var wire 1 \7 in [11] $end
$var wire 1 ]7 in [10] $end
$var wire 1 ^7 in [9] $end
$var wire 1 _7 in [8] $end
$var wire 1 `7 in [7] $end
$var wire 1 a7 in [6] $end
$var wire 1 b7 in [5] $end
$var wire 1 c7 in [4] $end
$var wire 1 d7 in [3] $end
$var wire 1 e7 in [2] $end
$var wire 1 f7 in [1] $end
$var wire 1 g7 in [0] $end
$var wire 1 h7 out [15] $end
$var wire 1 i7 out [14] $end
$var wire 1 j7 out [13] $end
$var wire 1 k7 out [12] $end
$var wire 1 l7 out [11] $end
$var wire 1 m7 out [10] $end
$var wire 1 n7 out [9] $end
$var wire 1 o7 out [8] $end
$var wire 1 p7 out [7] $end
$var wire 1 q7 out [6] $end
$var wire 1 r7 out [5] $end
$var wire 1 s7 out [4] $end
$var wire 1 t7 out [3] $end
$var wire 1 u7 out [2] $end
$var wire 1 v7 out [1] $end
$var wire 1 w7 out [0] $end

$scope module dff_0 $end
$var wire 1 w7 q $end
$var wire 1 g7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x7 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 v7 q $end
$var wire 1 f7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y7 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 u7 q $end
$var wire 1 e7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z7 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 t7 q $end
$var wire 1 d7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {7 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 s7 q $end
$var wire 1 c7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |7 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 r7 q $end
$var wire 1 b7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }7 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 q7 q $end
$var wire 1 a7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~7 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 p7 q $end
$var wire 1 `7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !8 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 o7 q $end
$var wire 1 _7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "8 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 n7 q $end
$var wire 1 ^7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #8 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 m7 q $end
$var wire 1 ]7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $8 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 l7 q $end
$var wire 1 \7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %8 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 k7 q $end
$var wire 1 [7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &8 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 j7 q $end
$var wire 1 Z7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '8 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 i7 q $end
$var wire 1 Y7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (8 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 h7 q $end
$var wire 1 X7 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )8 state $end
$upscope $end
$upscope $end

$scope module R4 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 "6 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 <5 Q [15] $end
$var wire 1 =5 Q [14] $end
$var wire 1 >5 Q [13] $end
$var wire 1 ?5 Q [12] $end
$var wire 1 @5 Q [11] $end
$var wire 1 A5 Q [10] $end
$var wire 1 B5 Q [9] $end
$var wire 1 C5 Q [8] $end
$var wire 1 D5 Q [7] $end
$var wire 1 E5 Q [6] $end
$var wire 1 F5 Q [5] $end
$var wire 1 G5 Q [4] $end
$var wire 1 H5 Q [3] $end
$var wire 1 I5 Q [2] $end
$var wire 1 J5 Q [1] $end
$var wire 1 K5 Q [0] $end
$var wire 1 *8 in [15] $end
$var wire 1 +8 in [14] $end
$var wire 1 ,8 in [13] $end
$var wire 1 -8 in [12] $end
$var wire 1 .8 in [11] $end
$var wire 1 /8 in [10] $end
$var wire 1 08 in [9] $end
$var wire 1 18 in [8] $end
$var wire 1 28 in [7] $end
$var wire 1 38 in [6] $end
$var wire 1 48 in [5] $end
$var wire 1 58 in [4] $end
$var wire 1 68 in [3] $end
$var wire 1 78 in [2] $end
$var wire 1 88 in [1] $end
$var wire 1 98 in [0] $end
$var wire 1 :8 out [15] $end
$var wire 1 ;8 out [14] $end
$var wire 1 <8 out [13] $end
$var wire 1 =8 out [12] $end
$var wire 1 >8 out [11] $end
$var wire 1 ?8 out [10] $end
$var wire 1 @8 out [9] $end
$var wire 1 A8 out [8] $end
$var wire 1 B8 out [7] $end
$var wire 1 C8 out [6] $end
$var wire 1 D8 out [5] $end
$var wire 1 E8 out [4] $end
$var wire 1 F8 out [3] $end
$var wire 1 G8 out [2] $end
$var wire 1 H8 out [1] $end
$var wire 1 I8 out [0] $end

$scope module dff_0 $end
$var wire 1 I8 q $end
$var wire 1 98 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J8 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 H8 q $end
$var wire 1 88 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K8 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 G8 q $end
$var wire 1 78 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L8 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 F8 q $end
$var wire 1 68 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M8 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 E8 q $end
$var wire 1 58 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N8 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 D8 q $end
$var wire 1 48 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O8 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 C8 q $end
$var wire 1 38 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P8 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 B8 q $end
$var wire 1 28 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q8 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 A8 q $end
$var wire 1 18 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R8 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 @8 q $end
$var wire 1 08 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S8 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ?8 q $end
$var wire 1 /8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T8 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 >8 q $end
$var wire 1 .8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U8 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 =8 q $end
$var wire 1 -8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V8 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 <8 q $end
$var wire 1 ,8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W8 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ;8 q $end
$var wire 1 +8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X8 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 :8 q $end
$var wire 1 *8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y8 state $end
$upscope $end
$upscope $end

$scope module R5 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 #6 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 L5 Q [15] $end
$var wire 1 M5 Q [14] $end
$var wire 1 N5 Q [13] $end
$var wire 1 O5 Q [12] $end
$var wire 1 P5 Q [11] $end
$var wire 1 Q5 Q [10] $end
$var wire 1 R5 Q [9] $end
$var wire 1 S5 Q [8] $end
$var wire 1 T5 Q [7] $end
$var wire 1 U5 Q [6] $end
$var wire 1 V5 Q [5] $end
$var wire 1 W5 Q [4] $end
$var wire 1 X5 Q [3] $end
$var wire 1 Y5 Q [2] $end
$var wire 1 Z5 Q [1] $end
$var wire 1 [5 Q [0] $end
$var wire 1 Z8 in [15] $end
$var wire 1 [8 in [14] $end
$var wire 1 \8 in [13] $end
$var wire 1 ]8 in [12] $end
$var wire 1 ^8 in [11] $end
$var wire 1 _8 in [10] $end
$var wire 1 `8 in [9] $end
$var wire 1 a8 in [8] $end
$var wire 1 b8 in [7] $end
$var wire 1 c8 in [6] $end
$var wire 1 d8 in [5] $end
$var wire 1 e8 in [4] $end
$var wire 1 f8 in [3] $end
$var wire 1 g8 in [2] $end
$var wire 1 h8 in [1] $end
$var wire 1 i8 in [0] $end
$var wire 1 j8 out [15] $end
$var wire 1 k8 out [14] $end
$var wire 1 l8 out [13] $end
$var wire 1 m8 out [12] $end
$var wire 1 n8 out [11] $end
$var wire 1 o8 out [10] $end
$var wire 1 p8 out [9] $end
$var wire 1 q8 out [8] $end
$var wire 1 r8 out [7] $end
$var wire 1 s8 out [6] $end
$var wire 1 t8 out [5] $end
$var wire 1 u8 out [4] $end
$var wire 1 v8 out [3] $end
$var wire 1 w8 out [2] $end
$var wire 1 x8 out [1] $end
$var wire 1 y8 out [0] $end

$scope module dff_0 $end
$var wire 1 y8 q $end
$var wire 1 i8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z8 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 x8 q $end
$var wire 1 h8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {8 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 w8 q $end
$var wire 1 g8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |8 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 v8 q $end
$var wire 1 f8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }8 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 u8 q $end
$var wire 1 e8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~8 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 t8 q $end
$var wire 1 d8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !9 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 s8 q $end
$var wire 1 c8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "9 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 r8 q $end
$var wire 1 b8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #9 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 q8 q $end
$var wire 1 a8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $9 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 p8 q $end
$var wire 1 `8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %9 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 o8 q $end
$var wire 1 _8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &9 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 n8 q $end
$var wire 1 ^8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '9 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 m8 q $end
$var wire 1 ]8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (9 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 l8 q $end
$var wire 1 \8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )9 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 k8 q $end
$var wire 1 [8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *9 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 j8 q $end
$var wire 1 Z8 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +9 state $end
$upscope $end
$upscope $end

$scope module R6 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 $6 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 \5 Q [15] $end
$var wire 1 ]5 Q [14] $end
$var wire 1 ^5 Q [13] $end
$var wire 1 _5 Q [12] $end
$var wire 1 `5 Q [11] $end
$var wire 1 a5 Q [10] $end
$var wire 1 b5 Q [9] $end
$var wire 1 c5 Q [8] $end
$var wire 1 d5 Q [7] $end
$var wire 1 e5 Q [6] $end
$var wire 1 f5 Q [5] $end
$var wire 1 g5 Q [4] $end
$var wire 1 h5 Q [3] $end
$var wire 1 i5 Q [2] $end
$var wire 1 j5 Q [1] $end
$var wire 1 k5 Q [0] $end
$var wire 1 ,9 in [15] $end
$var wire 1 -9 in [14] $end
$var wire 1 .9 in [13] $end
$var wire 1 /9 in [12] $end
$var wire 1 09 in [11] $end
$var wire 1 19 in [10] $end
$var wire 1 29 in [9] $end
$var wire 1 39 in [8] $end
$var wire 1 49 in [7] $end
$var wire 1 59 in [6] $end
$var wire 1 69 in [5] $end
$var wire 1 79 in [4] $end
$var wire 1 89 in [3] $end
$var wire 1 99 in [2] $end
$var wire 1 :9 in [1] $end
$var wire 1 ;9 in [0] $end
$var wire 1 <9 out [15] $end
$var wire 1 =9 out [14] $end
$var wire 1 >9 out [13] $end
$var wire 1 ?9 out [12] $end
$var wire 1 @9 out [11] $end
$var wire 1 A9 out [10] $end
$var wire 1 B9 out [9] $end
$var wire 1 C9 out [8] $end
$var wire 1 D9 out [7] $end
$var wire 1 E9 out [6] $end
$var wire 1 F9 out [5] $end
$var wire 1 G9 out [4] $end
$var wire 1 H9 out [3] $end
$var wire 1 I9 out [2] $end
$var wire 1 J9 out [1] $end
$var wire 1 K9 out [0] $end

$scope module dff_0 $end
$var wire 1 K9 q $end
$var wire 1 ;9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L9 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 J9 q $end
$var wire 1 :9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M9 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 I9 q $end
$var wire 1 99 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N9 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 H9 q $end
$var wire 1 89 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O9 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 G9 q $end
$var wire 1 79 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P9 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 F9 q $end
$var wire 1 69 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q9 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 E9 q $end
$var wire 1 59 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R9 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 D9 q $end
$var wire 1 49 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S9 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 C9 q $end
$var wire 1 39 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T9 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 B9 q $end
$var wire 1 29 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U9 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 A9 q $end
$var wire 1 19 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V9 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 @9 q $end
$var wire 1 09 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W9 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ?9 q $end
$var wire 1 /9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X9 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 >9 q $end
$var wire 1 .9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y9 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 =9 q $end
$var wire 1 -9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z9 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 <9 q $end
$var wire 1 ,9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [9 state $end
$upscope $end
$upscope $end

$scope module R7 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 %6 en $end
$var wire 1 ($ D [15] $end
$var wire 1 )$ D [14] $end
$var wire 1 *$ D [13] $end
$var wire 1 +$ D [12] $end
$var wire 1 ,$ D [11] $end
$var wire 1 -$ D [10] $end
$var wire 1 .$ D [9] $end
$var wire 1 /$ D [8] $end
$var wire 1 0$ D [7] $end
$var wire 1 1$ D [6] $end
$var wire 1 2$ D [5] $end
$var wire 1 3$ D [4] $end
$var wire 1 4$ D [3] $end
$var wire 1 5$ D [2] $end
$var wire 1 6$ D [1] $end
$var wire 1 7$ D [0] $end
$var wire 1 l5 Q [15] $end
$var wire 1 m5 Q [14] $end
$var wire 1 n5 Q [13] $end
$var wire 1 o5 Q [12] $end
$var wire 1 p5 Q [11] $end
$var wire 1 q5 Q [10] $end
$var wire 1 r5 Q [9] $end
$var wire 1 s5 Q [8] $end
$var wire 1 t5 Q [7] $end
$var wire 1 u5 Q [6] $end
$var wire 1 v5 Q [5] $end
$var wire 1 w5 Q [4] $end
$var wire 1 x5 Q [3] $end
$var wire 1 y5 Q [2] $end
$var wire 1 z5 Q [1] $end
$var wire 1 {5 Q [0] $end
$var wire 1 \9 in [15] $end
$var wire 1 ]9 in [14] $end
$var wire 1 ^9 in [13] $end
$var wire 1 _9 in [12] $end
$var wire 1 `9 in [11] $end
$var wire 1 a9 in [10] $end
$var wire 1 b9 in [9] $end
$var wire 1 c9 in [8] $end
$var wire 1 d9 in [7] $end
$var wire 1 e9 in [6] $end
$var wire 1 f9 in [5] $end
$var wire 1 g9 in [4] $end
$var wire 1 h9 in [3] $end
$var wire 1 i9 in [2] $end
$var wire 1 j9 in [1] $end
$var wire 1 k9 in [0] $end
$var wire 1 l9 out [15] $end
$var wire 1 m9 out [14] $end
$var wire 1 n9 out [13] $end
$var wire 1 o9 out [12] $end
$var wire 1 p9 out [11] $end
$var wire 1 q9 out [10] $end
$var wire 1 r9 out [9] $end
$var wire 1 s9 out [8] $end
$var wire 1 t9 out [7] $end
$var wire 1 u9 out [6] $end
$var wire 1 v9 out [5] $end
$var wire 1 w9 out [4] $end
$var wire 1 x9 out [3] $end
$var wire 1 y9 out [2] $end
$var wire 1 z9 out [1] $end
$var wire 1 {9 out [0] $end

$scope module dff_0 $end
$var wire 1 {9 q $end
$var wire 1 k9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |9 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 z9 q $end
$var wire 1 j9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }9 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 y9 q $end
$var wire 1 i9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~9 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 x9 q $end
$var wire 1 h9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !: state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 w9 q $end
$var wire 1 g9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ": state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 v9 q $end
$var wire 1 f9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #: state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 u9 q $end
$var wire 1 e9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $: state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 t9 q $end
$var wire 1 d9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %: state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 s9 q $end
$var wire 1 c9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &: state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 r9 q $end
$var wire 1 b9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ': state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 q9 q $end
$var wire 1 a9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (: state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 p9 q $end
$var wire 1 `9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ): state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 o9 q $end
$var wire 1 _9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *: state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 n9 q $end
$var wire 1 ^9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +: state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 m9 q $end
$var wire 1 ]9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,: state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 l9 q $end
$var wire 1 \9 d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -: state $end
$upscope $end
$upscope $end

$scope module decoder_write $end
$var wire 1 _! in [2] $end
$var wire 1 `! in [1] $end
$var wire 1 a! in [0] $end
$var wire 1 R4 out [7] $end
$var wire 1 S4 out [6] $end
$var wire 1 T4 out [5] $end
$var wire 1 U4 out [4] $end
$var wire 1 V4 out [3] $end
$var wire 1 W4 out [2] $end
$var wire 1 X4 out [1] $end
$var wire 1 Y4 out [0] $end
$upscope $end

$scope module read1mux $end
$var wire 1 Q% sel [2] $end
$var wire 1 R% sel [1] $end
$var wire 1 S% sel [0] $end
$var wire 1 Z4 in0 [15] $end
$var wire 1 [4 in0 [14] $end
$var wire 1 \4 in0 [13] $end
$var wire 1 ]4 in0 [12] $end
$var wire 1 ^4 in0 [11] $end
$var wire 1 _4 in0 [10] $end
$var wire 1 `4 in0 [9] $end
$var wire 1 a4 in0 [8] $end
$var wire 1 b4 in0 [7] $end
$var wire 1 c4 in0 [6] $end
$var wire 1 d4 in0 [5] $end
$var wire 1 e4 in0 [4] $end
$var wire 1 f4 in0 [3] $end
$var wire 1 g4 in0 [2] $end
$var wire 1 h4 in0 [1] $end
$var wire 1 i4 in0 [0] $end
$var wire 1 j4 in1 [15] $end
$var wire 1 k4 in1 [14] $end
$var wire 1 l4 in1 [13] $end
$var wire 1 m4 in1 [12] $end
$var wire 1 n4 in1 [11] $end
$var wire 1 o4 in1 [10] $end
$var wire 1 p4 in1 [9] $end
$var wire 1 q4 in1 [8] $end
$var wire 1 r4 in1 [7] $end
$var wire 1 s4 in1 [6] $end
$var wire 1 t4 in1 [5] $end
$var wire 1 u4 in1 [4] $end
$var wire 1 v4 in1 [3] $end
$var wire 1 w4 in1 [2] $end
$var wire 1 x4 in1 [1] $end
$var wire 1 y4 in1 [0] $end
$var wire 1 z4 in2 [15] $end
$var wire 1 {4 in2 [14] $end
$var wire 1 |4 in2 [13] $end
$var wire 1 }4 in2 [12] $end
$var wire 1 ~4 in2 [11] $end
$var wire 1 !5 in2 [10] $end
$var wire 1 "5 in2 [9] $end
$var wire 1 #5 in2 [8] $end
$var wire 1 $5 in2 [7] $end
$var wire 1 %5 in2 [6] $end
$var wire 1 &5 in2 [5] $end
$var wire 1 '5 in2 [4] $end
$var wire 1 (5 in2 [3] $end
$var wire 1 )5 in2 [2] $end
$var wire 1 *5 in2 [1] $end
$var wire 1 +5 in2 [0] $end
$var wire 1 ,5 in3 [15] $end
$var wire 1 -5 in3 [14] $end
$var wire 1 .5 in3 [13] $end
$var wire 1 /5 in3 [12] $end
$var wire 1 05 in3 [11] $end
$var wire 1 15 in3 [10] $end
$var wire 1 25 in3 [9] $end
$var wire 1 35 in3 [8] $end
$var wire 1 45 in3 [7] $end
$var wire 1 55 in3 [6] $end
$var wire 1 65 in3 [5] $end
$var wire 1 75 in3 [4] $end
$var wire 1 85 in3 [3] $end
$var wire 1 95 in3 [2] $end
$var wire 1 :5 in3 [1] $end
$var wire 1 ;5 in3 [0] $end
$var wire 1 <5 in4 [15] $end
$var wire 1 =5 in4 [14] $end
$var wire 1 >5 in4 [13] $end
$var wire 1 ?5 in4 [12] $end
$var wire 1 @5 in4 [11] $end
$var wire 1 A5 in4 [10] $end
$var wire 1 B5 in4 [9] $end
$var wire 1 C5 in4 [8] $end
$var wire 1 D5 in4 [7] $end
$var wire 1 E5 in4 [6] $end
$var wire 1 F5 in4 [5] $end
$var wire 1 G5 in4 [4] $end
$var wire 1 H5 in4 [3] $end
$var wire 1 I5 in4 [2] $end
$var wire 1 J5 in4 [1] $end
$var wire 1 K5 in4 [0] $end
$var wire 1 L5 in5 [15] $end
$var wire 1 M5 in5 [14] $end
$var wire 1 N5 in5 [13] $end
$var wire 1 O5 in5 [12] $end
$var wire 1 P5 in5 [11] $end
$var wire 1 Q5 in5 [10] $end
$var wire 1 R5 in5 [9] $end
$var wire 1 S5 in5 [8] $end
$var wire 1 T5 in5 [7] $end
$var wire 1 U5 in5 [6] $end
$var wire 1 V5 in5 [5] $end
$var wire 1 W5 in5 [4] $end
$var wire 1 X5 in5 [3] $end
$var wire 1 Y5 in5 [2] $end
$var wire 1 Z5 in5 [1] $end
$var wire 1 [5 in5 [0] $end
$var wire 1 \5 in6 [15] $end
$var wire 1 ]5 in6 [14] $end
$var wire 1 ^5 in6 [13] $end
$var wire 1 _5 in6 [12] $end
$var wire 1 `5 in6 [11] $end
$var wire 1 a5 in6 [10] $end
$var wire 1 b5 in6 [9] $end
$var wire 1 c5 in6 [8] $end
$var wire 1 d5 in6 [7] $end
$var wire 1 e5 in6 [6] $end
$var wire 1 f5 in6 [5] $end
$var wire 1 g5 in6 [4] $end
$var wire 1 h5 in6 [3] $end
$var wire 1 i5 in6 [2] $end
$var wire 1 j5 in6 [1] $end
$var wire 1 k5 in6 [0] $end
$var wire 1 l5 in7 [15] $end
$var wire 1 m5 in7 [14] $end
$var wire 1 n5 in7 [13] $end
$var wire 1 o5 in7 [12] $end
$var wire 1 p5 in7 [11] $end
$var wire 1 q5 in7 [10] $end
$var wire 1 r5 in7 [9] $end
$var wire 1 s5 in7 [8] $end
$var wire 1 t5 in7 [7] $end
$var wire 1 u5 in7 [6] $end
$var wire 1 v5 in7 [5] $end
$var wire 1 w5 in7 [4] $end
$var wire 1 x5 in7 [3] $end
$var wire 1 y5 in7 [2] $end
$var wire 1 z5 in7 [1] $end
$var wire 1 {5 in7 [0] $end
$var reg 16 .: out [15:0] $end
$upscope $end

$scope module read2mux $end
$var wire 1 T% sel [2] $end
$var wire 1 U% sel [1] $end
$var wire 1 V% sel [0] $end
$var wire 1 Z4 in0 [15] $end
$var wire 1 [4 in0 [14] $end
$var wire 1 \4 in0 [13] $end
$var wire 1 ]4 in0 [12] $end
$var wire 1 ^4 in0 [11] $end
$var wire 1 _4 in0 [10] $end
$var wire 1 `4 in0 [9] $end
$var wire 1 a4 in0 [8] $end
$var wire 1 b4 in0 [7] $end
$var wire 1 c4 in0 [6] $end
$var wire 1 d4 in0 [5] $end
$var wire 1 e4 in0 [4] $end
$var wire 1 f4 in0 [3] $end
$var wire 1 g4 in0 [2] $end
$var wire 1 h4 in0 [1] $end
$var wire 1 i4 in0 [0] $end
$var wire 1 j4 in1 [15] $end
$var wire 1 k4 in1 [14] $end
$var wire 1 l4 in1 [13] $end
$var wire 1 m4 in1 [12] $end
$var wire 1 n4 in1 [11] $end
$var wire 1 o4 in1 [10] $end
$var wire 1 p4 in1 [9] $end
$var wire 1 q4 in1 [8] $end
$var wire 1 r4 in1 [7] $end
$var wire 1 s4 in1 [6] $end
$var wire 1 t4 in1 [5] $end
$var wire 1 u4 in1 [4] $end
$var wire 1 v4 in1 [3] $end
$var wire 1 w4 in1 [2] $end
$var wire 1 x4 in1 [1] $end
$var wire 1 y4 in1 [0] $end
$var wire 1 z4 in2 [15] $end
$var wire 1 {4 in2 [14] $end
$var wire 1 |4 in2 [13] $end
$var wire 1 }4 in2 [12] $end
$var wire 1 ~4 in2 [11] $end
$var wire 1 !5 in2 [10] $end
$var wire 1 "5 in2 [9] $end
$var wire 1 #5 in2 [8] $end
$var wire 1 $5 in2 [7] $end
$var wire 1 %5 in2 [6] $end
$var wire 1 &5 in2 [5] $end
$var wire 1 '5 in2 [4] $end
$var wire 1 (5 in2 [3] $end
$var wire 1 )5 in2 [2] $end
$var wire 1 *5 in2 [1] $end
$var wire 1 +5 in2 [0] $end
$var wire 1 ,5 in3 [15] $end
$var wire 1 -5 in3 [14] $end
$var wire 1 .5 in3 [13] $end
$var wire 1 /5 in3 [12] $end
$var wire 1 05 in3 [11] $end
$var wire 1 15 in3 [10] $end
$var wire 1 25 in3 [9] $end
$var wire 1 35 in3 [8] $end
$var wire 1 45 in3 [7] $end
$var wire 1 55 in3 [6] $end
$var wire 1 65 in3 [5] $end
$var wire 1 75 in3 [4] $end
$var wire 1 85 in3 [3] $end
$var wire 1 95 in3 [2] $end
$var wire 1 :5 in3 [1] $end
$var wire 1 ;5 in3 [0] $end
$var wire 1 <5 in4 [15] $end
$var wire 1 =5 in4 [14] $end
$var wire 1 >5 in4 [13] $end
$var wire 1 ?5 in4 [12] $end
$var wire 1 @5 in4 [11] $end
$var wire 1 A5 in4 [10] $end
$var wire 1 B5 in4 [9] $end
$var wire 1 C5 in4 [8] $end
$var wire 1 D5 in4 [7] $end
$var wire 1 E5 in4 [6] $end
$var wire 1 F5 in4 [5] $end
$var wire 1 G5 in4 [4] $end
$var wire 1 H5 in4 [3] $end
$var wire 1 I5 in4 [2] $end
$var wire 1 J5 in4 [1] $end
$var wire 1 K5 in4 [0] $end
$var wire 1 L5 in5 [15] $end
$var wire 1 M5 in5 [14] $end
$var wire 1 N5 in5 [13] $end
$var wire 1 O5 in5 [12] $end
$var wire 1 P5 in5 [11] $end
$var wire 1 Q5 in5 [10] $end
$var wire 1 R5 in5 [9] $end
$var wire 1 S5 in5 [8] $end
$var wire 1 T5 in5 [7] $end
$var wire 1 U5 in5 [6] $end
$var wire 1 V5 in5 [5] $end
$var wire 1 W5 in5 [4] $end
$var wire 1 X5 in5 [3] $end
$var wire 1 Y5 in5 [2] $end
$var wire 1 Z5 in5 [1] $end
$var wire 1 [5 in5 [0] $end
$var wire 1 \5 in6 [15] $end
$var wire 1 ]5 in6 [14] $end
$var wire 1 ^5 in6 [13] $end
$var wire 1 _5 in6 [12] $end
$var wire 1 `5 in6 [11] $end
$var wire 1 a5 in6 [10] $end
$var wire 1 b5 in6 [9] $end
$var wire 1 c5 in6 [8] $end
$var wire 1 d5 in6 [7] $end
$var wire 1 e5 in6 [6] $end
$var wire 1 f5 in6 [5] $end
$var wire 1 g5 in6 [4] $end
$var wire 1 h5 in6 [3] $end
$var wire 1 i5 in6 [2] $end
$var wire 1 j5 in6 [1] $end
$var wire 1 k5 in6 [0] $end
$var wire 1 l5 in7 [15] $end
$var wire 1 m5 in7 [14] $end
$var wire 1 n5 in7 [13] $end
$var wire 1 o5 in7 [12] $end
$var wire 1 p5 in7 [11] $end
$var wire 1 q5 in7 [10] $end
$var wire 1 r5 in7 [9] $end
$var wire 1 s5 in7 [8] $end
$var wire 1 t5 in7 [7] $end
$var wire 1 u5 in7 [6] $end
$var wire 1 v5 in7 [5] $end
$var wire 1 w5 in7 [4] $end
$var wire 1 x5 in7 [3] $end
$var wire 1 y5 in7 [2] $end
$var wire 1 z5 in7 [1] $end
$var wire 1 {5 in7 [0] $end
$var reg 16 /: out [15:0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module id_ex $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var wire 1 U) en $end
$var wire 1 H$ in1 $end
$var wire 1 I$ in2 $end
$var wire 1 J$ in3 $end
$var wire 1 K$ in4 $end
$var wire 1 L$ in5 $end
$var wire 1 M$ in6 $end
$var wire 1 N$ in7 $end
$var wire 1 O$ in8 $end
$var wire 1 P$ in9 $end
$var wire 1 Q$ in10 $end
$var wire 1 R$ in11 $end
$var wire 1 S$ in12 $end
$var wire 1 T$ in13 $end
$var wire 1 U$ in14 $end
$var wire 1 V$ in15 $end
$var wire 1 W$ in16 $end
$var wire 1 X$ in17 $end
$var wire 1 Y$ in18 $end
$var wire 1 Z$ in19 $end
$var wire 1 [$ in20 $end
$var wire 1 \$ in21 $end
$var wire 1 ]$ in22 [1] $end
$var wire 1 ^$ in22 [0] $end
$var wire 1 Z% out1 $end
$var wire 1 [% out2 $end
$var wire 1 \% out3 $end
$var wire 1 ]% out4 $end
$var wire 1 ^% out5 $end
$var wire 1 _% out6 $end
$var wire 1 `% out7 $end
$var wire 1 a% out8 $end
$var wire 1 b% out9 $end
$var wire 1 c% out10 $end
$var wire 1 d% out11 $end
$var wire 1 e% out12 $end
$var wire 1 f% out13 $end
$var wire 1 g% out14 $end
$var wire 1 h% out15 $end
$var wire 1 i% out16 $end
$var wire 1 j% out17 $end
$var wire 1 k% out18 $end
$var wire 1 l% out19 $end
$var wire 1 m% out20 $end
$var wire 1 n% out21 $end
$var wire 1 o% out22 [1] $end
$var wire 1 p% out22 [0] $end

$scope module dff_0 $end
$var wire 1 Z% q $end
$var wire 1 H$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 0: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 [% q $end
$var wire 1 I$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 1: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 \% q $end
$var wire 1 J$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 2: state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ]% q $end
$var wire 1 K$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 3: state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ^% q $end
$var wire 1 L$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 4: state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 _% q $end
$var wire 1 M$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 5: state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 `% q $end
$var wire 1 N$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 6: state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 a% q $end
$var wire 1 O$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 7: state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 b% q $end
$var wire 1 P$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 8: state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 c% q $end
$var wire 1 Q$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 9: state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 d% q $end
$var wire 1 R$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 :: state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 e% q $end
$var wire 1 S$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 ;: state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 f% q $end
$var wire 1 T$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 <: state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 g% q $end
$var wire 1 U$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 =: state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 h% q $end
$var wire 1 V$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 >: state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 i% q $end
$var wire 1 W$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 ?: state $end
$upscope $end

$scope module dff_16 $end
$var wire 1 j% q $end
$var wire 1 X$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 @: state $end
$upscope $end

$scope module dff_17 $end
$var wire 1 k% q $end
$var wire 1 Y$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 A: state $end
$upscope $end

$scope module dff_18 $end
$var wire 1 l% q $end
$var wire 1 Z$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 B: state $end
$upscope $end

$scope module dff_19 $end
$var wire 1 m% q $end
$var wire 1 [$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 C: state $end
$upscope $end

$scope module dff_20 $end
$var wire 1 n% q $end
$var wire 1 \$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 D: state $end
$upscope $end

$scope module dff_21 $end
$var wire 1 p% q $end
$var wire 1 ^$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 E: state $end
$upscope $end

$scope module dff_22 $end
$var wire 1 o% q $end
$var wire 1 ]$ d $end
$var wire 1 5! clk $end
$var wire 1 V) rst $end
$var reg 1 F: state $end
$upscope $end
$upscope $end

$scope module branch_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 G: en $end
$var wire 1 o$ D [15] $end
$var wire 1 p$ D [14] $end
$var wire 1 q$ D [13] $end
$var wire 1 r$ D [12] $end
$var wire 1 s$ D [11] $end
$var wire 1 t$ D [10] $end
$var wire 1 u$ D [9] $end
$var wire 1 v$ D [8] $end
$var wire 1 w$ D [7] $end
$var wire 1 x$ D [6] $end
$var wire 1 y$ D [5] $end
$var wire 1 z$ D [4] $end
$var wire 1 {$ D [3] $end
$var wire 1 |$ D [2] $end
$var wire 1 }$ D [1] $end
$var wire 1 ~$ D [0] $end
$var wire 1 C& Q [15] $end
$var wire 1 D& Q [14] $end
$var wire 1 E& Q [13] $end
$var wire 1 F& Q [12] $end
$var wire 1 G& Q [11] $end
$var wire 1 H& Q [10] $end
$var wire 1 I& Q [9] $end
$var wire 1 J& Q [8] $end
$var wire 1 K& Q [7] $end
$var wire 1 L& Q [6] $end
$var wire 1 M& Q [5] $end
$var wire 1 N& Q [4] $end
$var wire 1 O& Q [3] $end
$var wire 1 P& Q [2] $end
$var wire 1 Q& Q [1] $end
$var wire 1 R& Q [0] $end
$var wire 1 H: in [15] $end
$var wire 1 I: in [14] $end
$var wire 1 J: in [13] $end
$var wire 1 K: in [12] $end
$var wire 1 L: in [11] $end
$var wire 1 M: in [10] $end
$var wire 1 N: in [9] $end
$var wire 1 O: in [8] $end
$var wire 1 P: in [7] $end
$var wire 1 Q: in [6] $end
$var wire 1 R: in [5] $end
$var wire 1 S: in [4] $end
$var wire 1 T: in [3] $end
$var wire 1 U: in [2] $end
$var wire 1 V: in [1] $end
$var wire 1 W: in [0] $end
$var wire 1 X: out [15] $end
$var wire 1 Y: out [14] $end
$var wire 1 Z: out [13] $end
$var wire 1 [: out [12] $end
$var wire 1 \: out [11] $end
$var wire 1 ]: out [10] $end
$var wire 1 ^: out [9] $end
$var wire 1 _: out [8] $end
$var wire 1 `: out [7] $end
$var wire 1 a: out [6] $end
$var wire 1 b: out [5] $end
$var wire 1 c: out [4] $end
$var wire 1 d: out [3] $end
$var wire 1 e: out [2] $end
$var wire 1 f: out [1] $end
$var wire 1 g: out [0] $end

$scope module dff_0 $end
$var wire 1 g: q $end
$var wire 1 W: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 f: q $end
$var wire 1 V: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 e: q $end
$var wire 1 U: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j: state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 d: q $end
$var wire 1 T: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k: state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 c: q $end
$var wire 1 S: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l: state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 b: q $end
$var wire 1 R: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m: state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 a: q $end
$var wire 1 Q: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n: state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 `: q $end
$var wire 1 P: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o: state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 _: q $end
$var wire 1 O: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p: state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 ^: q $end
$var wire 1 N: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q: state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ]: q $end
$var wire 1 M: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r: state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 \: q $end
$var wire 1 L: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s: state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 [: q $end
$var wire 1 K: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t: state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 Z: q $end
$var wire 1 J: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u: state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 Y: q $end
$var wire 1 I: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v: state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 X: q $end
$var wire 1 H: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w: state $end
$upscope $end
$upscope $end

$scope module jump_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 x: en $end
$var wire 1 !% D [15] $end
$var wire 1 "% D [14] $end
$var wire 1 #% D [13] $end
$var wire 1 $% D [12] $end
$var wire 1 %% D [11] $end
$var wire 1 &% D [10] $end
$var wire 1 '% D [9] $end
$var wire 1 (% D [8] $end
$var wire 1 )% D [7] $end
$var wire 1 *% D [6] $end
$var wire 1 +% D [5] $end
$var wire 1 ,% D [4] $end
$var wire 1 -% D [3] $end
$var wire 1 .% D [2] $end
$var wire 1 /% D [1] $end
$var wire 1 0% D [0] $end
$var wire 1 S& Q [15] $end
$var wire 1 T& Q [14] $end
$var wire 1 U& Q [13] $end
$var wire 1 V& Q [12] $end
$var wire 1 W& Q [11] $end
$var wire 1 X& Q [10] $end
$var wire 1 Y& Q [9] $end
$var wire 1 Z& Q [8] $end
$var wire 1 [& Q [7] $end
$var wire 1 \& Q [6] $end
$var wire 1 ]& Q [5] $end
$var wire 1 ^& Q [4] $end
$var wire 1 _& Q [3] $end
$var wire 1 `& Q [2] $end
$var wire 1 a& Q [1] $end
$var wire 1 b& Q [0] $end
$var wire 1 y: in [15] $end
$var wire 1 z: in [14] $end
$var wire 1 {: in [13] $end
$var wire 1 |: in [12] $end
$var wire 1 }: in [11] $end
$var wire 1 ~: in [10] $end
$var wire 1 !; in [9] $end
$var wire 1 "; in [8] $end
$var wire 1 #; in [7] $end
$var wire 1 $; in [6] $end
$var wire 1 %; in [5] $end
$var wire 1 &; in [4] $end
$var wire 1 '; in [3] $end
$var wire 1 (; in [2] $end
$var wire 1 ); in [1] $end
$var wire 1 *; in [0] $end
$var wire 1 +; out [15] $end
$var wire 1 ,; out [14] $end
$var wire 1 -; out [13] $end
$var wire 1 .; out [12] $end
$var wire 1 /; out [11] $end
$var wire 1 0; out [10] $end
$var wire 1 1; out [9] $end
$var wire 1 2; out [8] $end
$var wire 1 3; out [7] $end
$var wire 1 4; out [6] $end
$var wire 1 5; out [5] $end
$var wire 1 6; out [4] $end
$var wire 1 7; out [3] $end
$var wire 1 8; out [2] $end
$var wire 1 9; out [1] $end
$var wire 1 :; out [0] $end

$scope module dff_0 $end
$var wire 1 :; q $end
$var wire 1 *; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 9; q $end
$var wire 1 ); d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 8; q $end
$var wire 1 (; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =; state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 7; q $end
$var wire 1 '; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >; state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 6; q $end
$var wire 1 &; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?; state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 5; q $end
$var wire 1 %; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @; state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 4; q $end
$var wire 1 $; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A; state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 3; q $end
$var wire 1 #; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B; state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 2; q $end
$var wire 1 "; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C; state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 1; q $end
$var wire 1 !; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D; state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 0; q $end
$var wire 1 ~: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E; state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 /; q $end
$var wire 1 }: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F; state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 .; q $end
$var wire 1 |: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G; state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 -; q $end
$var wire 1 {: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H; state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ,; q $end
$var wire 1 z: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I; state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 +; q $end
$var wire 1 y: d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J; state $end
$upscope $end
$upscope $end

$scope module new_pc_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 K; en $end
$var wire 1 1% D [15] $end
$var wire 1 2% D [14] $end
$var wire 1 3% D [13] $end
$var wire 1 4% D [12] $end
$var wire 1 5% D [11] $end
$var wire 1 6% D [10] $end
$var wire 1 7% D [9] $end
$var wire 1 8% D [8] $end
$var wire 1 9% D [7] $end
$var wire 1 :% D [6] $end
$var wire 1 ;% D [5] $end
$var wire 1 <% D [4] $end
$var wire 1 =% D [3] $end
$var wire 1 >% D [2] $end
$var wire 1 ?% D [1] $end
$var wire 1 @% D [0] $end
$var wire 1 c& Q [15] $end
$var wire 1 d& Q [14] $end
$var wire 1 e& Q [13] $end
$var wire 1 f& Q [12] $end
$var wire 1 g& Q [11] $end
$var wire 1 h& Q [10] $end
$var wire 1 i& Q [9] $end
$var wire 1 j& Q [8] $end
$var wire 1 k& Q [7] $end
$var wire 1 l& Q [6] $end
$var wire 1 m& Q [5] $end
$var wire 1 n& Q [4] $end
$var wire 1 o& Q [3] $end
$var wire 1 p& Q [2] $end
$var wire 1 q& Q [1] $end
$var wire 1 r& Q [0] $end
$var wire 1 L; in [15] $end
$var wire 1 M; in [14] $end
$var wire 1 N; in [13] $end
$var wire 1 O; in [12] $end
$var wire 1 P; in [11] $end
$var wire 1 Q; in [10] $end
$var wire 1 R; in [9] $end
$var wire 1 S; in [8] $end
$var wire 1 T; in [7] $end
$var wire 1 U; in [6] $end
$var wire 1 V; in [5] $end
$var wire 1 W; in [4] $end
$var wire 1 X; in [3] $end
$var wire 1 Y; in [2] $end
$var wire 1 Z; in [1] $end
$var wire 1 [; in [0] $end
$var wire 1 \; out [15] $end
$var wire 1 ]; out [14] $end
$var wire 1 ^; out [13] $end
$var wire 1 _; out [12] $end
$var wire 1 `; out [11] $end
$var wire 1 a; out [10] $end
$var wire 1 b; out [9] $end
$var wire 1 c; out [8] $end
$var wire 1 d; out [7] $end
$var wire 1 e; out [6] $end
$var wire 1 f; out [5] $end
$var wire 1 g; out [4] $end
$var wire 1 h; out [3] $end
$var wire 1 i; out [2] $end
$var wire 1 j; out [1] $end
$var wire 1 k; out [0] $end

$scope module dff_0 $end
$var wire 1 k; q $end
$var wire 1 [; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 j; q $end
$var wire 1 Z; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 i; q $end
$var wire 1 Y; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n; state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 h; q $end
$var wire 1 X; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o; state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 g; q $end
$var wire 1 W; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p; state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 f; q $end
$var wire 1 V; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q; state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 e; q $end
$var wire 1 U; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r; state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 d; q $end
$var wire 1 T; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s; state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 c; q $end
$var wire 1 S; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t; state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 b; q $end
$var wire 1 R; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u; state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 a; q $end
$var wire 1 Q; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v; state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 `; q $end
$var wire 1 P; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w; state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 _; q $end
$var wire 1 O; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x; state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ^; q $end
$var wire 1 N; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y; state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ]; q $end
$var wire 1 M; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z; state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 \; q $end
$var wire 1 L; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {; state $end
$upscope $end
$upscope $end

$scope module currInstr_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 |; en $end
$var wire 1 A% D [15] $end
$var wire 1 B% D [14] $end
$var wire 1 C% D [13] $end
$var wire 1 D% D [12] $end
$var wire 1 E% D [11] $end
$var wire 1 F% D [10] $end
$var wire 1 G% D [9] $end
$var wire 1 H% D [8] $end
$var wire 1 I% D [7] $end
$var wire 1 J% D [6] $end
$var wire 1 K% D [5] $end
$var wire 1 L% D [4] $end
$var wire 1 M% D [3] $end
$var wire 1 N% D [2] $end
$var wire 1 O% D [1] $end
$var wire 1 P% D [0] $end
$var wire 1 s& Q [15] $end
$var wire 1 t& Q [14] $end
$var wire 1 u& Q [13] $end
$var wire 1 v& Q [12] $end
$var wire 1 w& Q [11] $end
$var wire 1 x& Q [10] $end
$var wire 1 y& Q [9] $end
$var wire 1 z& Q [8] $end
$var wire 1 {& Q [7] $end
$var wire 1 |& Q [6] $end
$var wire 1 }& Q [5] $end
$var wire 1 ~& Q [4] $end
$var wire 1 !' Q [3] $end
$var wire 1 "' Q [2] $end
$var wire 1 #' Q [1] $end
$var wire 1 $' Q [0] $end
$var wire 1 }; in [15] $end
$var wire 1 ~; in [14] $end
$var wire 1 !< in [13] $end
$var wire 1 "< in [12] $end
$var wire 1 #< in [11] $end
$var wire 1 $< in [10] $end
$var wire 1 %< in [9] $end
$var wire 1 &< in [8] $end
$var wire 1 '< in [7] $end
$var wire 1 (< in [6] $end
$var wire 1 )< in [5] $end
$var wire 1 *< in [4] $end
$var wire 1 +< in [3] $end
$var wire 1 ,< in [2] $end
$var wire 1 -< in [1] $end
$var wire 1 .< in [0] $end
$var wire 1 /< out [15] $end
$var wire 1 0< out [14] $end
$var wire 1 1< out [13] $end
$var wire 1 2< out [12] $end
$var wire 1 3< out [11] $end
$var wire 1 4< out [10] $end
$var wire 1 5< out [9] $end
$var wire 1 6< out [8] $end
$var wire 1 7< out [7] $end
$var wire 1 8< out [6] $end
$var wire 1 9< out [5] $end
$var wire 1 :< out [4] $end
$var wire 1 ;< out [3] $end
$var wire 1 << out [2] $end
$var wire 1 =< out [1] $end
$var wire 1 >< out [0] $end

$scope module dff_0 $end
$var wire 1 >< q $end
$var wire 1 .< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 =< q $end
$var wire 1 -< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 << q $end
$var wire 1 ,< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A< state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ;< q $end
$var wire 1 +< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B< state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 :< q $end
$var wire 1 *< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C< state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 9< q $end
$var wire 1 )< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D< state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 8< q $end
$var wire 1 (< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E< state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 7< q $end
$var wire 1 '< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F< state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 6< q $end
$var wire 1 &< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G< state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 5< q $end
$var wire 1 %< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H< state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 4< q $end
$var wire 1 $< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I< state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 3< q $end
$var wire 1 #< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J< state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 2< q $end
$var wire 1 "< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K< state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 1< q $end
$var wire 1 !< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L< state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 0< q $end
$var wire 1 ~; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M< state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 /< q $end
$var wire 1 }; d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N< state $end
$upscope $end
$upscope $end

$scope module writeReg1_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 O< en $end
$var wire 1 W% D [2] $end
$var wire 1 X% D [1] $end
$var wire 1 Y% D [0] $end
$var wire 1 (' Q [2] $end
$var wire 1 )' Q [1] $end
$var wire 1 *' Q [0] $end
$var wire 1 P< in [2] $end
$var wire 1 Q< in [1] $end
$var wire 1 R< in [0] $end
$var wire 1 S< out [2] $end
$var wire 1 T< out [1] $end
$var wire 1 U< out [0] $end

$scope module dff_0 $end
$var wire 1 U< q $end
$var wire 1 R< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 T< q $end
$var wire 1 Q< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 S< q $end
$var wire 1 P< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X< state $end
$upscope $end
$upscope $end

$scope module readReg1_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 Y< en $end
$var wire 1 Q% D [2] $end
$var wire 1 R% D [1] $end
$var wire 1 S% D [0] $end
$var wire 1 +' Q [2] $end
$var wire 1 ,' Q [1] $end
$var wire 1 -' Q [0] $end
$var wire 1 Z< in [2] $end
$var wire 1 [< in [1] $end
$var wire 1 \< in [0] $end
$var wire 1 ]< out [2] $end
$var wire 1 ^< out [1] $end
$var wire 1 _< out [0] $end

$scope module dff_0 $end
$var wire 1 _< q $end
$var wire 1 \< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ^< q $end
$var wire 1 [< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ]< q $end
$var wire 1 Z< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b< state $end
$upscope $end
$upscope $end

$scope module readReg2_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 c< en $end
$var wire 1 T% D [2] $end
$var wire 1 U% D [1] $end
$var wire 1 V% D [0] $end
$var wire 1 .' Q [2] $end
$var wire 1 /' Q [1] $end
$var wire 1 0' Q [0] $end
$var wire 1 d< in [2] $end
$var wire 1 e< in [1] $end
$var wire 1 f< in [0] $end
$var wire 1 g< out [2] $end
$var wire 1 h< out [1] $end
$var wire 1 i< out [0] $end

$scope module dff_0 $end
$var wire 1 i< q $end
$var wire 1 f< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 h< q $end
$var wire 1 e< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 g< q $end
$var wire 1 d< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l< state $end
$upscope $end
$upscope $end

$scope module read1Data_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 m< en $end
$var wire 1 V# D [15] $end
$var wire 1 W# D [14] $end
$var wire 1 X# D [13] $end
$var wire 1 Y# D [12] $end
$var wire 1 Z# D [11] $end
$var wire 1 [# D [10] $end
$var wire 1 \# D [9] $end
$var wire 1 ]# D [8] $end
$var wire 1 ^# D [7] $end
$var wire 1 _# D [6] $end
$var wire 1 `# D [5] $end
$var wire 1 a# D [4] $end
$var wire 1 b# D [3] $end
$var wire 1 c# D [2] $end
$var wire 1 d# D [1] $end
$var wire 1 e# D [0] $end
$var wire 1 q% Q [15] $end
$var wire 1 r% Q [14] $end
$var wire 1 s% Q [13] $end
$var wire 1 t% Q [12] $end
$var wire 1 u% Q [11] $end
$var wire 1 v% Q [10] $end
$var wire 1 w% Q [9] $end
$var wire 1 x% Q [8] $end
$var wire 1 y% Q [7] $end
$var wire 1 z% Q [6] $end
$var wire 1 {% Q [5] $end
$var wire 1 |% Q [4] $end
$var wire 1 }% Q [3] $end
$var wire 1 ~% Q [2] $end
$var wire 1 !& Q [1] $end
$var wire 1 "& Q [0] $end
$var wire 1 n< in [15] $end
$var wire 1 o< in [14] $end
$var wire 1 p< in [13] $end
$var wire 1 q< in [12] $end
$var wire 1 r< in [11] $end
$var wire 1 s< in [10] $end
$var wire 1 t< in [9] $end
$var wire 1 u< in [8] $end
$var wire 1 v< in [7] $end
$var wire 1 w< in [6] $end
$var wire 1 x< in [5] $end
$var wire 1 y< in [4] $end
$var wire 1 z< in [3] $end
$var wire 1 {< in [2] $end
$var wire 1 |< in [1] $end
$var wire 1 }< in [0] $end
$var wire 1 ~< out [15] $end
$var wire 1 != out [14] $end
$var wire 1 "= out [13] $end
$var wire 1 #= out [12] $end
$var wire 1 $= out [11] $end
$var wire 1 %= out [10] $end
$var wire 1 &= out [9] $end
$var wire 1 '= out [8] $end
$var wire 1 (= out [7] $end
$var wire 1 )= out [6] $end
$var wire 1 *= out [5] $end
$var wire 1 += out [4] $end
$var wire 1 ,= out [3] $end
$var wire 1 -= out [2] $end
$var wire 1 .= out [1] $end
$var wire 1 /= out [0] $end

$scope module dff_0 $end
$var wire 1 /= q $end
$var wire 1 }< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0= state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 .= q $end
$var wire 1 |< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1= state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 -= q $end
$var wire 1 {< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2= state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ,= q $end
$var wire 1 z< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3= state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 += q $end
$var wire 1 y< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4= state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 *= q $end
$var wire 1 x< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 )= q $end
$var wire 1 w< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 (= q $end
$var wire 1 v< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 '= q $end
$var wire 1 u< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 &= q $end
$var wire 1 t< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 %= q $end
$var wire 1 s< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 := state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 $= q $end
$var wire 1 r< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 #= q $end
$var wire 1 q< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 "= q $end
$var wire 1 p< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 == state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 != q $end
$var wire 1 o< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >= state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ~< q $end
$var wire 1 n< d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?= state $end
$upscope $end
$upscope $end

$scope module read2Data_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 @= en $end
$var wire 1 f# D [15] $end
$var wire 1 g# D [14] $end
$var wire 1 h# D [13] $end
$var wire 1 i# D [12] $end
$var wire 1 j# D [11] $end
$var wire 1 k# D [10] $end
$var wire 1 l# D [9] $end
$var wire 1 m# D [8] $end
$var wire 1 n# D [7] $end
$var wire 1 o# D [6] $end
$var wire 1 p# D [5] $end
$var wire 1 q# D [4] $end
$var wire 1 r# D [3] $end
$var wire 1 s# D [2] $end
$var wire 1 t# D [1] $end
$var wire 1 u# D [0] $end
$var wire 1 #& Q [15] $end
$var wire 1 $& Q [14] $end
$var wire 1 %& Q [13] $end
$var wire 1 && Q [12] $end
$var wire 1 '& Q [11] $end
$var wire 1 (& Q [10] $end
$var wire 1 )& Q [9] $end
$var wire 1 *& Q [8] $end
$var wire 1 +& Q [7] $end
$var wire 1 ,& Q [6] $end
$var wire 1 -& Q [5] $end
$var wire 1 .& Q [4] $end
$var wire 1 /& Q [3] $end
$var wire 1 0& Q [2] $end
$var wire 1 1& Q [1] $end
$var wire 1 2& Q [0] $end
$var wire 1 A= in [15] $end
$var wire 1 B= in [14] $end
$var wire 1 C= in [13] $end
$var wire 1 D= in [12] $end
$var wire 1 E= in [11] $end
$var wire 1 F= in [10] $end
$var wire 1 G= in [9] $end
$var wire 1 H= in [8] $end
$var wire 1 I= in [7] $end
$var wire 1 J= in [6] $end
$var wire 1 K= in [5] $end
$var wire 1 L= in [4] $end
$var wire 1 M= in [3] $end
$var wire 1 N= in [2] $end
$var wire 1 O= in [1] $end
$var wire 1 P= in [0] $end
$var wire 1 Q= out [15] $end
$var wire 1 R= out [14] $end
$var wire 1 S= out [13] $end
$var wire 1 T= out [12] $end
$var wire 1 U= out [11] $end
$var wire 1 V= out [10] $end
$var wire 1 W= out [9] $end
$var wire 1 X= out [8] $end
$var wire 1 Y= out [7] $end
$var wire 1 Z= out [6] $end
$var wire 1 [= out [5] $end
$var wire 1 \= out [4] $end
$var wire 1 ]= out [3] $end
$var wire 1 ^= out [2] $end
$var wire 1 _= out [1] $end
$var wire 1 `= out [0] $end

$scope module dff_0 $end
$var wire 1 `= q $end
$var wire 1 P= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a= state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 _= q $end
$var wire 1 O= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b= state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ^= q $end
$var wire 1 N= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c= state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ]= q $end
$var wire 1 M= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d= state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 \= q $end
$var wire 1 L= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e= state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 [= q $end
$var wire 1 K= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 Z= q $end
$var wire 1 J= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 Y= q $end
$var wire 1 I= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 X= q $end
$var wire 1 H= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 W= q $end
$var wire 1 G= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 V= q $end
$var wire 1 F= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k= state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 U= q $end
$var wire 1 E= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 T= q $end
$var wire 1 D= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 S= q $end
$var wire 1 C= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n= state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 R= q $end
$var wire 1 B= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o= state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 Q= q $end
$var wire 1 A= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p= state $end
$upscope $end
$upscope $end

$scope module signedImmVal_id_ex $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 q= en $end
$var wire 1 4" D [15] $end
$var wire 1 5" D [14] $end
$var wire 1 6" D [13] $end
$var wire 1 7" D [12] $end
$var wire 1 8" D [11] $end
$var wire 1 9" D [10] $end
$var wire 1 :" D [9] $end
$var wire 1 ;" D [8] $end
$var wire 1 <" D [7] $end
$var wire 1 =" D [6] $end
$var wire 1 >" D [5] $end
$var wire 1 ?" D [4] $end
$var wire 1 @" D [3] $end
$var wire 1 A" D [2] $end
$var wire 1 B" D [1] $end
$var wire 1 C" D [0] $end
$var wire 1 3& Q [15] $end
$var wire 1 4& Q [14] $end
$var wire 1 5& Q [13] $end
$var wire 1 6& Q [12] $end
$var wire 1 7& Q [11] $end
$var wire 1 8& Q [10] $end
$var wire 1 9& Q [9] $end
$var wire 1 :& Q [8] $end
$var wire 1 ;& Q [7] $end
$var wire 1 <& Q [6] $end
$var wire 1 =& Q [5] $end
$var wire 1 >& Q [4] $end
$var wire 1 ?& Q [3] $end
$var wire 1 @& Q [2] $end
$var wire 1 A& Q [1] $end
$var wire 1 B& Q [0] $end
$var wire 1 r= in [15] $end
$var wire 1 s= in [14] $end
$var wire 1 t= in [13] $end
$var wire 1 u= in [12] $end
$var wire 1 v= in [11] $end
$var wire 1 w= in [10] $end
$var wire 1 x= in [9] $end
$var wire 1 y= in [8] $end
$var wire 1 z= in [7] $end
$var wire 1 {= in [6] $end
$var wire 1 |= in [5] $end
$var wire 1 }= in [4] $end
$var wire 1 ~= in [3] $end
$var wire 1 !> in [2] $end
$var wire 1 "> in [1] $end
$var wire 1 #> in [0] $end
$var wire 1 $> out [15] $end
$var wire 1 %> out [14] $end
$var wire 1 &> out [13] $end
$var wire 1 '> out [12] $end
$var wire 1 (> out [11] $end
$var wire 1 )> out [10] $end
$var wire 1 *> out [9] $end
$var wire 1 +> out [8] $end
$var wire 1 ,> out [7] $end
$var wire 1 -> out [6] $end
$var wire 1 .> out [5] $end
$var wire 1 /> out [4] $end
$var wire 1 0> out [3] $end
$var wire 1 1> out [2] $end
$var wire 1 2> out [1] $end
$var wire 1 3> out [0] $end

$scope module dff_0 $end
$var wire 1 3> q $end
$var wire 1 #> d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4> state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 2> q $end
$var wire 1 "> d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5> state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 1> q $end
$var wire 1 !> d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6> state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 0> q $end
$var wire 1 ~= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7> state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 /> q $end
$var wire 1 }= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8> state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 .> q $end
$var wire 1 |= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9> state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 -> q $end
$var wire 1 {= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :> state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ,> q $end
$var wire 1 z= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;> state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 +> q $end
$var wire 1 y= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <> state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 *> q $end
$var wire 1 x= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 => state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 )> q $end
$var wire 1 w= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >> state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 (> q $end
$var wire 1 v= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?> state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 '> q $end
$var wire 1 u= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @> state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 &> q $end
$var wire 1 t= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A> state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 %> q $end
$var wire 1 s= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B> state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 $> q $end
$var wire 1 r= d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C> state $end
$upscope $end
$upscope $end

$scope module en_id_ex $end
$var wire 1 W) q $end
$var wire 1 V) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D> state $end
$upscope $end

$scope module executeStage $end
$var wire 1 l% sl $end
$var wire 1 m% sco $end
$var wire 1 n% seq $end
$var wire 1 `% ldOrSt $end
$var wire 1 h% slbi $end
$var wire 1 a% jump $end
$var wire 1 _% branch $end
$var wire 1 f% immCtl $end
$var wire 1 b% invA $end
$var wire 1 c% invB $end
$var wire 1 [% aluSrc $end
$var wire 1 i% immPres $end
$var wire 1 k% btr $end
$var wire 1 q% regData1 [15] $end
$var wire 1 r% regData1 [14] $end
$var wire 1 s% regData1 [13] $end
$var wire 1 t% regData1 [12] $end
$var wire 1 u% regData1 [11] $end
$var wire 1 v% regData1 [10] $end
$var wire 1 w% regData1 [9] $end
$var wire 1 x% regData1 [8] $end
$var wire 1 y% regData1 [7] $end
$var wire 1 z% regData1 [6] $end
$var wire 1 {% regData1 [5] $end
$var wire 1 |% regData1 [4] $end
$var wire 1 }% regData1 [3] $end
$var wire 1 ~% regData1 [2] $end
$var wire 1 !& regData1 [1] $end
$var wire 1 "& regData1 [0] $end
$var wire 1 #& regData2 [15] $end
$var wire 1 $& regData2 [14] $end
$var wire 1 %& regData2 [13] $end
$var wire 1 && regData2 [12] $end
$var wire 1 '& regData2 [11] $end
$var wire 1 (& regData2 [10] $end
$var wire 1 )& regData2 [9] $end
$var wire 1 *& regData2 [8] $end
$var wire 1 +& regData2 [7] $end
$var wire 1 ,& regData2 [6] $end
$var wire 1 -& regData2 [5] $end
$var wire 1 .& regData2 [4] $end
$var wire 1 /& regData2 [3] $end
$var wire 1 0& regData2 [2] $end
$var wire 1 1& regData2 [1] $end
$var wire 1 2& regData2 [0] $end
$var wire 1 3& immVal [15] $end
$var wire 1 4& immVal [14] $end
$var wire 1 5& immVal [13] $end
$var wire 1 6& immVal [12] $end
$var wire 1 7& immVal [11] $end
$var wire 1 8& immVal [10] $end
$var wire 1 9& immVal [9] $end
$var wire 1 :& immVal [8] $end
$var wire 1 ;& immVal [7] $end
$var wire 1 <& immVal [6] $end
$var wire 1 =& immVal [5] $end
$var wire 1 >& immVal [4] $end
$var wire 1 ?& immVal [3] $end
$var wire 1 @& immVal [2] $end
$var wire 1 A& immVal [1] $end
$var wire 1 B& immVal [0] $end
$var wire 1 C& branchVal [15] $end
$var wire 1 D& branchVal [14] $end
$var wire 1 E& branchVal [13] $end
$var wire 1 F& branchVal [12] $end
$var wire 1 G& branchVal [11] $end
$var wire 1 H& branchVal [10] $end
$var wire 1 I& branchVal [9] $end
$var wire 1 J& branchVal [8] $end
$var wire 1 K& branchVal [7] $end
$var wire 1 L& branchVal [6] $end
$var wire 1 M& branchVal [5] $end
$var wire 1 N& branchVal [4] $end
$var wire 1 O& branchVal [3] $end
$var wire 1 P& branchVal [2] $end
$var wire 1 Q& branchVal [1] $end
$var wire 1 R& branchVal [0] $end
$var wire 1 S& jumpVal [15] $end
$var wire 1 T& jumpVal [14] $end
$var wire 1 U& jumpVal [13] $end
$var wire 1 V& jumpVal [12] $end
$var wire 1 W& jumpVal [11] $end
$var wire 1 X& jumpVal [10] $end
$var wire 1 Y& jumpVal [9] $end
$var wire 1 Z& jumpVal [8] $end
$var wire 1 [& jumpVal [7] $end
$var wire 1 \& jumpVal [6] $end
$var wire 1 ]& jumpVal [5] $end
$var wire 1 ^& jumpVal [4] $end
$var wire 1 _& jumpVal [3] $end
$var wire 1 `& jumpVal [2] $end
$var wire 1 a& jumpVal [1] $end
$var wire 1 b& jumpVal [0] $end
$var wire 1 s& instr [15] $end
$var wire 1 t& instr [14] $end
$var wire 1 u& instr [13] $end
$var wire 1 v& instr [12] $end
$var wire 1 w& instr [11] $end
$var wire 1 x& instr [10] $end
$var wire 1 y& instr [9] $end
$var wire 1 z& instr [8] $end
$var wire 1 {& instr [7] $end
$var wire 1 |& instr [6] $end
$var wire 1 }& instr [5] $end
$var wire 1 ~& instr [4] $end
$var wire 1 !' instr [3] $end
$var wire 1 "' instr [2] $end
$var wire 1 #' instr [1] $end
$var wire 1 $' instr [0] $end
$var wire 1 c& pc [15] $end
$var wire 1 d& pc [14] $end
$var wire 1 e& pc [13] $end
$var wire 1 f& pc [12] $end
$var wire 1 g& pc [11] $end
$var wire 1 h& pc [10] $end
$var wire 1 i& pc [9] $end
$var wire 1 j& pc [8] $end
$var wire 1 k& pc [7] $end
$var wire 1 l& pc [6] $end
$var wire 1 m& pc [5] $end
$var wire 1 n& pc [4] $end
$var wire 1 o& pc [3] $end
$var wire 1 p& pc [2] $end
$var wire 1 q& pc [1] $end
$var wire 1 r& pc [0] $end
$var wire 1 E> almost_newPc [15] $end
$var wire 1 F> almost_newPc [14] $end
$var wire 1 G> almost_newPc [13] $end
$var wire 1 H> almost_newPc [12] $end
$var wire 1 I> almost_newPc [11] $end
$var wire 1 J> almost_newPc [10] $end
$var wire 1 K> almost_newPc [9] $end
$var wire 1 L> almost_newPc [8] $end
$var wire 1 M> almost_newPc [7] $end
$var wire 1 N> almost_newPc [6] $end
$var wire 1 O> almost_newPc [5] $end
$var wire 1 P> almost_newPc [4] $end
$var wire 1 Q> almost_newPc [3] $end
$var wire 1 R> almost_newPc [2] $end
$var wire 1 S> almost_newPc [1] $end
$var wire 1 T> almost_newPc [0] $end
$var wire 1 U> newPc [15] $end
$var wire 1 V> newPc [14] $end
$var wire 1 W> newPc [13] $end
$var wire 1 X> newPc [12] $end
$var wire 1 Y> newPc [11] $end
$var wire 1 Z> newPc [10] $end
$var wire 1 [> newPc [9] $end
$var wire 1 \> newPc [8] $end
$var wire 1 ]> newPc [7] $end
$var wire 1 ^> newPc [6] $end
$var wire 1 _> newPc [5] $end
$var wire 1 `> newPc [4] $end
$var wire 1 a> newPc [3] $end
$var wire 1 b> newPc [2] $end
$var wire 1 c> newPc [1] $end
$var wire 1 d> newPc [0] $end
$var wire 1 e> InA [15] $end
$var wire 1 f> InA [14] $end
$var wire 1 g> InA [13] $end
$var wire 1 h> InA [12] $end
$var wire 1 i> InA [11] $end
$var wire 1 j> InA [10] $end
$var wire 1 k> InA [9] $end
$var wire 1 l> InA [8] $end
$var wire 1 m> InA [7] $end
$var wire 1 n> InA [6] $end
$var wire 1 o> InA [5] $end
$var wire 1 p> InA [4] $end
$var wire 1 q> InA [3] $end
$var wire 1 r> InA [2] $end
$var wire 1 s> InA [1] $end
$var wire 1 t> InA [0] $end
$var wire 1 u> InB [15] $end
$var wire 1 v> InB [14] $end
$var wire 1 w> InB [13] $end
$var wire 1 x> InB [12] $end
$var wire 1 y> InB [11] $end
$var wire 1 z> InB [10] $end
$var wire 1 {> InB [9] $end
$var wire 1 |> InB [8] $end
$var wire 1 }> InB [7] $end
$var wire 1 ~> InB [6] $end
$var wire 1 !? InB [5] $end
$var wire 1 "? InB [4] $end
$var wire 1 #? InB [3] $end
$var wire 1 $? InB [2] $end
$var wire 1 %? InB [1] $end
$var wire 1 &? InB [0] $end
$var wire 1 '? immValShifted [15] $end
$var wire 1 (? immValShifted [14] $end
$var wire 1 )? immValShifted [13] $end
$var wire 1 *? immValShifted [12] $end
$var wire 1 +? immValShifted [11] $end
$var wire 1 ,? immValShifted [10] $end
$var wire 1 -? immValShifted [9] $end
$var wire 1 .? immValShifted [8] $end
$var wire 1 /? immValShifted [7] $end
$var wire 1 0? immValShifted [6] $end
$var wire 1 1? immValShifted [5] $end
$var wire 1 2? immValShifted [4] $end
$var wire 1 3? immValShifted [3] $end
$var wire 1 4? immValShifted [2] $end
$var wire 1 5? immValShifted [1] $end
$var wire 1 6? immValShifted [0] $end
$var wire 1 7? jumpValSigned [15] $end
$var wire 1 8? jumpValSigned [14] $end
$var wire 1 9? jumpValSigned [13] $end
$var wire 1 :? jumpValSigned [12] $end
$var wire 1 ;? jumpValSigned [11] $end
$var wire 1 <? jumpValSigned [10] $end
$var wire 1 =? jumpValSigned [9] $end
$var wire 1 >? jumpValSigned [8] $end
$var wire 1 ?? jumpValSigned [7] $end
$var wire 1 @? jumpValSigned [6] $end
$var wire 1 A? jumpValSigned [5] $end
$var wire 1 B? jumpValSigned [4] $end
$var wire 1 C? jumpValSigned [3] $end
$var wire 1 D? jumpValSigned [2] $end
$var wire 1 E? jumpValSigned [1] $end
$var wire 1 F? jumpValSigned [0] $end
$var wire 1 G? branchValSigned [15] $end
$var wire 1 H? branchValSigned [14] $end
$var wire 1 I? branchValSigned [13] $end
$var wire 1 J? branchValSigned [12] $end
$var wire 1 K? branchValSigned [11] $end
$var wire 1 L? branchValSigned [10] $end
$var wire 1 M? branchValSigned [9] $end
$var wire 1 N? branchValSigned [8] $end
$var wire 1 O? branchValSigned [7] $end
$var wire 1 P? branchValSigned [6] $end
$var wire 1 Q? branchValSigned [5] $end
$var wire 1 R? branchValSigned [4] $end
$var wire 1 S? branchValSigned [3] $end
$var wire 1 T? branchValSigned [2] $end
$var wire 1 U? branchValSigned [1] $end
$var wire 1 V? branchValSigned [0] $end
$var wire 1 W? pc_or_rs [15] $end
$var wire 1 X? pc_or_rs [14] $end
$var wire 1 Y? pc_or_rs [13] $end
$var wire 1 Z? pc_or_rs [12] $end
$var wire 1 [? pc_or_rs [11] $end
$var wire 1 \? pc_or_rs [10] $end
$var wire 1 ]? pc_or_rs [9] $end
$var wire 1 ^? pc_or_rs [8] $end
$var wire 1 _? pc_or_rs [7] $end
$var wire 1 `? pc_or_rs [6] $end
$var wire 1 a? pc_or_rs [5] $end
$var wire 1 b? pc_or_rs [4] $end
$var wire 1 c? pc_or_rs [3] $end
$var wire 1 d? pc_or_rs [2] $end
$var wire 1 e? pc_or_rs [1] $end
$var wire 1 f? pc_or_rs [0] $end
$var wire 1 g? aluOut [15] $end
$var wire 1 h? aluOut [14] $end
$var wire 1 i? aluOut [13] $end
$var wire 1 j? aluOut [12] $end
$var wire 1 k? aluOut [11] $end
$var wire 1 l? aluOut [10] $end
$var wire 1 m? aluOut [9] $end
$var wire 1 n? aluOut [8] $end
$var wire 1 o? aluOut [7] $end
$var wire 1 p? aluOut [6] $end
$var wire 1 q? aluOut [5] $end
$var wire 1 r? aluOut [4] $end
$var wire 1 s? aluOut [3] $end
$var wire 1 t? aluOut [2] $end
$var wire 1 u? aluOut [1] $end
$var wire 1 v? aluOut [0] $end
$var wire 1 w? opCode [2] $end
$var wire 1 x? opCode [1] $end
$var wire 1 y? opCode [0] $end
$var wire 1 z? sign $end
$var wire 1 {? setOutput $end
$var wire 1 |? cout $end
$var wire 1 }? doWeBranch $end
$var wire 1 $" next_pc [15] $end
$var wire 1 %" next_pc [14] $end
$var wire 1 &" next_pc [13] $end
$var wire 1 '" next_pc [12] $end
$var wire 1 (" next_pc [11] $end
$var wire 1 )" next_pc [10] $end
$var wire 1 *" next_pc [9] $end
$var wire 1 +" next_pc [8] $end
$var wire 1 ," next_pc [7] $end
$var wire 1 -" next_pc [6] $end
$var wire 1 ." next_pc [5] $end
$var wire 1 /" next_pc [4] $end
$var wire 1 0" next_pc [3] $end
$var wire 1 1" next_pc [2] $end
$var wire 1 2" next_pc [1] $end
$var wire 1 3" next_pc [0] $end
$var wire 1 t" Out [15] $end
$var wire 1 u" Out [14] $end
$var wire 1 v" Out [13] $end
$var wire 1 w" Out [12] $end
$var wire 1 x" Out [11] $end
$var wire 1 y" Out [10] $end
$var wire 1 z" Out [9] $end
$var wire 1 {" Out [8] $end
$var wire 1 |" Out [7] $end
$var wire 1 }" Out [6] $end
$var wire 1 ~" Out [5] $end
$var wire 1 !# Out [4] $end
$var wire 1 "# Out [3] $end
$var wire 1 ## Out [2] $end
$var wire 1 $# Out [1] $end
$var wire 1 %# Out [0] $end
$var wire 1 &# wrData [15] $end
$var wire 1 '# wrData [14] $end
$var wire 1 (# wrData [13] $end
$var wire 1 )# wrData [12] $end
$var wire 1 *# wrData [11] $end
$var wire 1 +# wrData [10] $end
$var wire 1 ,# wrData [9] $end
$var wire 1 -# wrData [8] $end
$var wire 1 .# wrData [7] $end
$var wire 1 /# wrData [6] $end
$var wire 1 0# wrData [5] $end
$var wire 1 1# wrData [4] $end
$var wire 1 2# wrData [3] $end
$var wire 1 3# wrData [2] $end
$var wire 1 4# wrData [1] $end
$var wire 1 5# wrData [0] $end
$var wire 1 ?* Zero $end
$var wire 1 @* Ofl $end
$var wire 1 Z) pc_modified $end
$var wire 1 ~? InAminusInB [15] $end
$var wire 1 !@ InAminusInB [14] $end
$var wire 1 "@ InAminusInB [13] $end
$var wire 1 #@ InAminusInB [12] $end
$var wire 1 $@ InAminusInB [11] $end
$var wire 1 %@ InAminusInB [10] $end
$var wire 1 &@ InAminusInB [9] $end
$var wire 1 '@ InAminusInB [8] $end
$var wire 1 (@ InAminusInB [7] $end
$var wire 1 )@ InAminusInB [6] $end
$var wire 1 *@ InAminusInB [5] $end
$var wire 1 +@ InAminusInB [4] $end
$var wire 1 ,@ InAminusInB [3] $end
$var wire 1 -@ InAminusInB [2] $end
$var wire 1 .@ InAminusInB [1] $end
$var wire 1 /@ InAminusInB [0] $end
$var wire 1 0@ InAminusInBsgned [15] $end
$var wire 1 1@ InAminusInBsgned [14] $end
$var wire 1 2@ InAminusInBsgned [13] $end
$var wire 1 3@ InAminusInBsgned [12] $end
$var wire 1 4@ InAminusInBsgned [11] $end
$var wire 1 5@ InAminusInBsgned [10] $end
$var wire 1 6@ InAminusInBsgned [9] $end
$var wire 1 7@ InAminusInBsgned [8] $end
$var wire 1 8@ InAminusInBsgned [7] $end
$var wire 1 9@ InAminusInBsgned [6] $end
$var wire 1 :@ InAminusInBsgned [5] $end
$var wire 1 ;@ InAminusInBsgned [4] $end
$var wire 1 <@ InAminusInBsgned [3] $end
$var wire 1 =@ InAminusInBsgned [2] $end
$var wire 1 >@ InAminusInBsgned [1] $end
$var wire 1 ?@ InAminusInBsgned [0] $end
$var wire 1 @@ InB_positive [15] $end
$var wire 1 A@ InB_positive [14] $end
$var wire 1 B@ InB_positive [13] $end
$var wire 1 C@ InB_positive [12] $end
$var wire 1 D@ InB_positive [11] $end
$var wire 1 E@ InB_positive [10] $end
$var wire 1 F@ InB_positive [9] $end
$var wire 1 G@ InB_positive [8] $end
$var wire 1 H@ InB_positive [7] $end
$var wire 1 I@ InB_positive [6] $end
$var wire 1 J@ InB_positive [5] $end
$var wire 1 K@ InB_positive [4] $end
$var wire 1 L@ InB_positive [3] $end
$var wire 1 M@ InB_positive [2] $end
$var wire 1 N@ InB_positive [1] $end
$var wire 1 O@ InB_positive [0] $end
$var wire 1 P@ InAlessInB $end

$scope module Twos_complementB $end
$var parameter 32 Q@ N $end
$var wire 1 R@ A [15] $end
$var wire 1 S@ A [14] $end
$var wire 1 T@ A [13] $end
$var wire 1 U@ A [12] $end
$var wire 1 V@ A [11] $end
$var wire 1 W@ A [10] $end
$var wire 1 X@ A [9] $end
$var wire 1 Y@ A [8] $end
$var wire 1 Z@ A [7] $end
$var wire 1 [@ A [6] $end
$var wire 1 \@ A [5] $end
$var wire 1 ]@ A [4] $end
$var wire 1 ^@ A [3] $end
$var wire 1 _@ A [2] $end
$var wire 1 `@ A [1] $end
$var wire 1 a@ A [0] $end
$var wire 1 b@ B [15] $end
$var wire 1 c@ B [14] $end
$var wire 1 d@ B [13] $end
$var wire 1 e@ B [12] $end
$var wire 1 f@ B [11] $end
$var wire 1 g@ B [10] $end
$var wire 1 h@ B [9] $end
$var wire 1 i@ B [8] $end
$var wire 1 j@ B [7] $end
$var wire 1 k@ B [6] $end
$var wire 1 l@ B [5] $end
$var wire 1 m@ B [4] $end
$var wire 1 n@ B [3] $end
$var wire 1 o@ B [2] $end
$var wire 1 p@ B [1] $end
$var wire 1 q@ B [0] $end
$var wire 1 r@ C_in $end
$var wire 1 @@ S [15] $end
$var wire 1 A@ S [14] $end
$var wire 1 B@ S [13] $end
$var wire 1 C@ S [12] $end
$var wire 1 D@ S [11] $end
$var wire 1 E@ S [10] $end
$var wire 1 F@ S [9] $end
$var wire 1 G@ S [8] $end
$var wire 1 H@ S [7] $end
$var wire 1 I@ S [6] $end
$var wire 1 J@ S [5] $end
$var wire 1 K@ S [4] $end
$var wire 1 L@ S [3] $end
$var wire 1 M@ S [2] $end
$var wire 1 N@ S [1] $end
$var wire 1 O@ S [0] $end
$var wire 1 s@ C_out $end
$var wire 1 t@ C0 $end
$var wire 1 u@ C1 $end
$var wire 1 v@ C2 $end
$var wire 1 w@ P0 $end
$var wire 1 x@ P0_bar $end
$var wire 1 y@ P1 $end
$var wire 1 z@ P1_bar $end
$var wire 1 {@ P2 $end
$var wire 1 |@ P2_bar $end
$var wire 1 }@ P3 $end
$var wire 1 ~@ P3_bar $end
$var wire 1 !A G0 $end
$var wire 1 "A G0_bar $end
$var wire 1 #A G1 $end
$var wire 1 $A G1_bar $end
$var wire 1 %A G2 $end
$var wire 1 &A G2_bar $end
$var wire 1 'A G3 $end
$var wire 1 (A G3_bar $end
$var wire 1 )A nand2_c0_0_out $end
$var wire 1 *A nand2_c1_0_out $end
$var wire 1 +A nand2_c2_0_out $end
$var wire 1 ,A nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 -A N $end
$var wire 1 ^@ A [3] $end
$var wire 1 _@ A [2] $end
$var wire 1 `@ A [1] $end
$var wire 1 a@ A [0] $end
$var wire 1 n@ B [3] $end
$var wire 1 o@ B [2] $end
$var wire 1 p@ B [1] $end
$var wire 1 q@ B [0] $end
$var wire 1 r@ C_in $end
$var wire 1 L@ S [3] $end
$var wire 1 M@ S [2] $end
$var wire 1 N@ S [1] $end
$var wire 1 O@ S [0] $end
$var wire 1 w@ P $end
$var wire 1 !A G $end
$var wire 1 .A C_out $end
$var wire 1 /A c0 $end
$var wire 1 0A c1 $end
$var wire 1 1A c2 $end
$var wire 1 2A p0 $end
$var wire 1 3A g0 $end
$var wire 1 4A p1 $end
$var wire 1 5A g1 $end
$var wire 1 6A p2 $end
$var wire 1 7A g2 $end
$var wire 1 8A p3 $end
$var wire 1 9A g3 $end
$var wire 1 :A g0_bar $end
$var wire 1 ;A g1_bar $end
$var wire 1 <A g2_bar $end
$var wire 1 =A g3_bar $end
$var wire 1 >A nand2_c0_0_out $end
$var wire 1 ?A nand2_c1_0_out $end
$var wire 1 @A nand2_c2_0_out $end
$var wire 1 AA nand2_c3_0_out $end
$var wire 1 BA nand2_p3_p2 $end
$var wire 1 CA nand2_p1_p0 $end
$var wire 1 DA nand2_p3g2_out $end
$var wire 1 EA nand2_p3p2g1_out $end
$var wire 1 FA nand3_G_0_out $end
$var wire 1 GA nand2_p1g0_out $end
$var wire 1 HA nor2_G_0_out $end
$var wire 1 IA G_bar $end

$scope module not1_c0_0 $end
$var wire 1 3A in1 $end
$var wire 1 :A out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 2A in1 $end
$var wire 1 r@ in2 $end
$var wire 1 >A out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 :A in1 $end
$var wire 1 >A in2 $end
$var wire 1 /A out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 5A in1 $end
$var wire 1 ;A out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 4A in1 $end
$var wire 1 /A in2 $end
$var wire 1 ?A out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ;A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 0A out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 7A in1 $end
$var wire 1 <A out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 6A in1 $end
$var wire 1 0A in2 $end
$var wire 1 @A out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 <A in1 $end
$var wire 1 @A in2 $end
$var wire 1 1A out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 9A in1 $end
$var wire 1 =A out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 8A in1 $end
$var wire 1 1A in2 $end
$var wire 1 AA out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 =A in1 $end
$var wire 1 AA in2 $end
$var wire 1 .A out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 8A in1 $end
$var wire 1 6A in2 $end
$var wire 1 BA out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 4A in1 $end
$var wire 1 2A in2 $end
$var wire 1 CA out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 BA in1 $end
$var wire 1 CA in2 $end
$var wire 1 w@ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 8A in1 $end
$var wire 1 7A in2 $end
$var wire 1 DA out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 8A in1 $end
$var wire 1 6A in2 $end
$var wire 1 5A in3 $end
$var wire 1 EA out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 =A in1 $end
$var wire 1 DA in2 $end
$var wire 1 EA in3 $end
$var wire 1 FA out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 4A in1 $end
$var wire 1 3A in2 $end
$var wire 1 GA out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 BA in1 $end
$var wire 1 GA in2 $end
$var wire 1 HA out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 FA in1 $end
$var wire 1 HA in2 $end
$var wire 1 IA out $end
$upscope $end

$scope module not1_G $end
$var wire 1 IA in1 $end
$var wire 1 !A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 a@ A $end
$var wire 1 q@ B $end
$var wire 1 r@ C_in $end
$var wire 1 2A p $end
$var wire 1 3A g $end
$var wire 1 O@ S $end
$var wire 1 JA C_out $end
$var wire 1 KA g_bar $end
$var wire 1 LA p_bar $end
$var wire 1 MA nand2_1_out $end
$var wire 1 NA nand2_2_out $end
$var wire 1 OA nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 a@ in1 $end
$var wire 1 q@ in2 $end
$var wire 1 KA out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 KA in1 $end
$var wire 1 3A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 a@ in1 $end
$var wire 1 q@ in2 $end
$var wire 1 LA out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 LA in1 $end
$var wire 1 2A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 a@ in1 $end
$var wire 1 q@ in2 $end
$var wire 1 MA out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 a@ in1 $end
$var wire 1 r@ in2 $end
$var wire 1 NA out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 q@ in1 $end
$var wire 1 r@ in2 $end
$var wire 1 OA out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 MA in1 $end
$var wire 1 NA in2 $end
$var wire 1 OA in3 $end
$var wire 1 JA out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 a@ in1 $end
$var wire 1 q@ in2 $end
$var wire 1 r@ in3 $end
$var wire 1 O@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 `@ A $end
$var wire 1 p@ B $end
$var wire 1 /A C_in $end
$var wire 1 4A p $end
$var wire 1 5A g $end
$var wire 1 N@ S $end
$var wire 1 PA C_out $end
$var wire 1 QA g_bar $end
$var wire 1 RA p_bar $end
$var wire 1 SA nand2_1_out $end
$var wire 1 TA nand2_2_out $end
$var wire 1 UA nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 `@ in1 $end
$var wire 1 p@ in2 $end
$var wire 1 QA out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 QA in1 $end
$var wire 1 5A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 `@ in1 $end
$var wire 1 p@ in2 $end
$var wire 1 RA out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 RA in1 $end
$var wire 1 4A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 `@ in1 $end
$var wire 1 p@ in2 $end
$var wire 1 SA out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 `@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 TA out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 p@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 UA out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 SA in1 $end
$var wire 1 TA in2 $end
$var wire 1 UA in3 $end
$var wire 1 PA out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 `@ in1 $end
$var wire 1 p@ in2 $end
$var wire 1 /A in3 $end
$var wire 1 N@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 _@ A $end
$var wire 1 o@ B $end
$var wire 1 0A C_in $end
$var wire 1 6A p $end
$var wire 1 7A g $end
$var wire 1 M@ S $end
$var wire 1 VA C_out $end
$var wire 1 WA g_bar $end
$var wire 1 XA p_bar $end
$var wire 1 YA nand2_1_out $end
$var wire 1 ZA nand2_2_out $end
$var wire 1 [A nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 _@ in1 $end
$var wire 1 o@ in2 $end
$var wire 1 WA out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WA in1 $end
$var wire 1 7A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 _@ in1 $end
$var wire 1 o@ in2 $end
$var wire 1 XA out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XA in1 $end
$var wire 1 6A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 _@ in1 $end
$var wire 1 o@ in2 $end
$var wire 1 YA out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 _@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 ZA out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 o@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 [A out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YA in1 $end
$var wire 1 ZA in2 $end
$var wire 1 [A in3 $end
$var wire 1 VA out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 _@ in1 $end
$var wire 1 o@ in2 $end
$var wire 1 0A in3 $end
$var wire 1 M@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ^@ A $end
$var wire 1 n@ B $end
$var wire 1 1A C_in $end
$var wire 1 8A p $end
$var wire 1 9A g $end
$var wire 1 L@ S $end
$var wire 1 \A C_out $end
$var wire 1 ]A g_bar $end
$var wire 1 ^A p_bar $end
$var wire 1 _A nand2_1_out $end
$var wire 1 `A nand2_2_out $end
$var wire 1 aA nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ^@ in1 $end
$var wire 1 n@ in2 $end
$var wire 1 ]A out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]A in1 $end
$var wire 1 9A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ^@ in1 $end
$var wire 1 n@ in2 $end
$var wire 1 ^A out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^A in1 $end
$var wire 1 8A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ^@ in1 $end
$var wire 1 n@ in2 $end
$var wire 1 _A out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ^@ in1 $end
$var wire 1 1A in2 $end
$var wire 1 `A out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 n@ in1 $end
$var wire 1 1A in2 $end
$var wire 1 aA out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _A in1 $end
$var wire 1 `A in2 $end
$var wire 1 aA in3 $end
$var wire 1 \A out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ^@ in1 $end
$var wire 1 n@ in2 $end
$var wire 1 1A in3 $end
$var wire 1 L@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 bA N $end
$var wire 1 Z@ A [3] $end
$var wire 1 [@ A [2] $end
$var wire 1 \@ A [1] $end
$var wire 1 ]@ A [0] $end
$var wire 1 j@ B [3] $end
$var wire 1 k@ B [2] $end
$var wire 1 l@ B [1] $end
$var wire 1 m@ B [0] $end
$var wire 1 t@ C_in $end
$var wire 1 H@ S [3] $end
$var wire 1 I@ S [2] $end
$var wire 1 J@ S [1] $end
$var wire 1 K@ S [0] $end
$var wire 1 y@ P $end
$var wire 1 #A G $end
$var wire 1 cA C_out $end
$var wire 1 dA c0 $end
$var wire 1 eA c1 $end
$var wire 1 fA c2 $end
$var wire 1 gA p0 $end
$var wire 1 hA g0 $end
$var wire 1 iA p1 $end
$var wire 1 jA g1 $end
$var wire 1 kA p2 $end
$var wire 1 lA g2 $end
$var wire 1 mA p3 $end
$var wire 1 nA g3 $end
$var wire 1 oA g0_bar $end
$var wire 1 pA g1_bar $end
$var wire 1 qA g2_bar $end
$var wire 1 rA g3_bar $end
$var wire 1 sA nand2_c0_0_out $end
$var wire 1 tA nand2_c1_0_out $end
$var wire 1 uA nand2_c2_0_out $end
$var wire 1 vA nand2_c3_0_out $end
$var wire 1 wA nand2_p3_p2 $end
$var wire 1 xA nand2_p1_p0 $end
$var wire 1 yA nand2_p3g2_out $end
$var wire 1 zA nand2_p3p2g1_out $end
$var wire 1 {A nand3_G_0_out $end
$var wire 1 |A nand2_p1g0_out $end
$var wire 1 }A nor2_G_0_out $end
$var wire 1 ~A G_bar $end

$scope module not1_c0_0 $end
$var wire 1 hA in1 $end
$var wire 1 oA out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 gA in1 $end
$var wire 1 t@ in2 $end
$var wire 1 sA out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 oA in1 $end
$var wire 1 sA in2 $end
$var wire 1 dA out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 jA in1 $end
$var wire 1 pA out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 iA in1 $end
$var wire 1 dA in2 $end
$var wire 1 tA out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 pA in1 $end
$var wire 1 tA in2 $end
$var wire 1 eA out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 lA in1 $end
$var wire 1 qA out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 kA in1 $end
$var wire 1 eA in2 $end
$var wire 1 uA out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 qA in1 $end
$var wire 1 uA in2 $end
$var wire 1 fA out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 nA in1 $end
$var wire 1 rA out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 mA in1 $end
$var wire 1 fA in2 $end
$var wire 1 vA out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 rA in1 $end
$var wire 1 vA in2 $end
$var wire 1 cA out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 mA in1 $end
$var wire 1 kA in2 $end
$var wire 1 wA out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 iA in1 $end
$var wire 1 gA in2 $end
$var wire 1 xA out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 wA in1 $end
$var wire 1 xA in2 $end
$var wire 1 y@ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 mA in1 $end
$var wire 1 lA in2 $end
$var wire 1 yA out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 mA in1 $end
$var wire 1 kA in2 $end
$var wire 1 jA in3 $end
$var wire 1 zA out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 rA in1 $end
$var wire 1 yA in2 $end
$var wire 1 zA in3 $end
$var wire 1 {A out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 iA in1 $end
$var wire 1 hA in2 $end
$var wire 1 |A out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 wA in1 $end
$var wire 1 |A in2 $end
$var wire 1 }A out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 {A in1 $end
$var wire 1 }A in2 $end
$var wire 1 ~A out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ~A in1 $end
$var wire 1 #A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ]@ A $end
$var wire 1 m@ B $end
$var wire 1 t@ C_in $end
$var wire 1 gA p $end
$var wire 1 hA g $end
$var wire 1 K@ S $end
$var wire 1 !B C_out $end
$var wire 1 "B g_bar $end
$var wire 1 #B p_bar $end
$var wire 1 $B nand2_1_out $end
$var wire 1 %B nand2_2_out $end
$var wire 1 &B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ]@ in1 $end
$var wire 1 m@ in2 $end
$var wire 1 "B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 "B in1 $end
$var wire 1 hA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ]@ in1 $end
$var wire 1 m@ in2 $end
$var wire 1 #B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 #B in1 $end
$var wire 1 gA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ]@ in1 $end
$var wire 1 m@ in2 $end
$var wire 1 $B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ]@ in1 $end
$var wire 1 t@ in2 $end
$var wire 1 %B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 m@ in1 $end
$var wire 1 t@ in2 $end
$var wire 1 &B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 $B in1 $end
$var wire 1 %B in2 $end
$var wire 1 &B in3 $end
$var wire 1 !B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ]@ in1 $end
$var wire 1 m@ in2 $end
$var wire 1 t@ in3 $end
$var wire 1 K@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 \@ A $end
$var wire 1 l@ B $end
$var wire 1 dA C_in $end
$var wire 1 iA p $end
$var wire 1 jA g $end
$var wire 1 J@ S $end
$var wire 1 'B C_out $end
$var wire 1 (B g_bar $end
$var wire 1 )B p_bar $end
$var wire 1 *B nand2_1_out $end
$var wire 1 +B nand2_2_out $end
$var wire 1 ,B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 \@ in1 $end
$var wire 1 l@ in2 $end
$var wire 1 (B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 (B in1 $end
$var wire 1 jA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 \@ in1 $end
$var wire 1 l@ in2 $end
$var wire 1 )B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 )B in1 $end
$var wire 1 iA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 \@ in1 $end
$var wire 1 l@ in2 $end
$var wire 1 *B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 \@ in1 $end
$var wire 1 dA in2 $end
$var wire 1 +B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 l@ in1 $end
$var wire 1 dA in2 $end
$var wire 1 ,B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 *B in1 $end
$var wire 1 +B in2 $end
$var wire 1 ,B in3 $end
$var wire 1 'B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 \@ in1 $end
$var wire 1 l@ in2 $end
$var wire 1 dA in3 $end
$var wire 1 J@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 [@ A $end
$var wire 1 k@ B $end
$var wire 1 eA C_in $end
$var wire 1 kA p $end
$var wire 1 lA g $end
$var wire 1 I@ S $end
$var wire 1 -B C_out $end
$var wire 1 .B g_bar $end
$var wire 1 /B p_bar $end
$var wire 1 0B nand2_1_out $end
$var wire 1 1B nand2_2_out $end
$var wire 1 2B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 [@ in1 $end
$var wire 1 k@ in2 $end
$var wire 1 .B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 .B in1 $end
$var wire 1 lA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 [@ in1 $end
$var wire 1 k@ in2 $end
$var wire 1 /B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 /B in1 $end
$var wire 1 kA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 [@ in1 $end
$var wire 1 k@ in2 $end
$var wire 1 0B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 [@ in1 $end
$var wire 1 eA in2 $end
$var wire 1 1B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 k@ in1 $end
$var wire 1 eA in2 $end
$var wire 1 2B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 0B in1 $end
$var wire 1 1B in2 $end
$var wire 1 2B in3 $end
$var wire 1 -B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 [@ in1 $end
$var wire 1 k@ in2 $end
$var wire 1 eA in3 $end
$var wire 1 I@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 Z@ A $end
$var wire 1 j@ B $end
$var wire 1 fA C_in $end
$var wire 1 mA p $end
$var wire 1 nA g $end
$var wire 1 H@ S $end
$var wire 1 3B C_out $end
$var wire 1 4B g_bar $end
$var wire 1 5B p_bar $end
$var wire 1 6B nand2_1_out $end
$var wire 1 7B nand2_2_out $end
$var wire 1 8B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 Z@ in1 $end
$var wire 1 j@ in2 $end
$var wire 1 4B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 4B in1 $end
$var wire 1 nA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 Z@ in1 $end
$var wire 1 j@ in2 $end
$var wire 1 5B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 5B in1 $end
$var wire 1 mA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 Z@ in1 $end
$var wire 1 j@ in2 $end
$var wire 1 6B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 Z@ in1 $end
$var wire 1 fA in2 $end
$var wire 1 7B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 j@ in1 $end
$var wire 1 fA in2 $end
$var wire 1 8B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 6B in1 $end
$var wire 1 7B in2 $end
$var wire 1 8B in3 $end
$var wire 1 3B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 Z@ in1 $end
$var wire 1 j@ in2 $end
$var wire 1 fA in3 $end
$var wire 1 H@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 9B N $end
$var wire 1 V@ A [3] $end
$var wire 1 W@ A [2] $end
$var wire 1 X@ A [1] $end
$var wire 1 Y@ A [0] $end
$var wire 1 f@ B [3] $end
$var wire 1 g@ B [2] $end
$var wire 1 h@ B [1] $end
$var wire 1 i@ B [0] $end
$var wire 1 u@ C_in $end
$var wire 1 D@ S [3] $end
$var wire 1 E@ S [2] $end
$var wire 1 F@ S [1] $end
$var wire 1 G@ S [0] $end
$var wire 1 {@ P $end
$var wire 1 %A G $end
$var wire 1 :B C_out $end
$var wire 1 ;B c0 $end
$var wire 1 <B c1 $end
$var wire 1 =B c2 $end
$var wire 1 >B p0 $end
$var wire 1 ?B g0 $end
$var wire 1 @B p1 $end
$var wire 1 AB g1 $end
$var wire 1 BB p2 $end
$var wire 1 CB g2 $end
$var wire 1 DB p3 $end
$var wire 1 EB g3 $end
$var wire 1 FB g0_bar $end
$var wire 1 GB g1_bar $end
$var wire 1 HB g2_bar $end
$var wire 1 IB g3_bar $end
$var wire 1 JB nand2_c0_0_out $end
$var wire 1 KB nand2_c1_0_out $end
$var wire 1 LB nand2_c2_0_out $end
$var wire 1 MB nand2_c3_0_out $end
$var wire 1 NB nand2_p3_p2 $end
$var wire 1 OB nand2_p1_p0 $end
$var wire 1 PB nand2_p3g2_out $end
$var wire 1 QB nand2_p3p2g1_out $end
$var wire 1 RB nand3_G_0_out $end
$var wire 1 SB nand2_p1g0_out $end
$var wire 1 TB nor2_G_0_out $end
$var wire 1 UB G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ?B in1 $end
$var wire 1 FB out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 >B in1 $end
$var wire 1 u@ in2 $end
$var wire 1 JB out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 FB in1 $end
$var wire 1 JB in2 $end
$var wire 1 ;B out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 AB in1 $end
$var wire 1 GB out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 @B in1 $end
$var wire 1 ;B in2 $end
$var wire 1 KB out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 GB in1 $end
$var wire 1 KB in2 $end
$var wire 1 <B out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 CB in1 $end
$var wire 1 HB out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 BB in1 $end
$var wire 1 <B in2 $end
$var wire 1 LB out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 HB in1 $end
$var wire 1 LB in2 $end
$var wire 1 =B out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 EB in1 $end
$var wire 1 IB out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 DB in1 $end
$var wire 1 =B in2 $end
$var wire 1 MB out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 IB in1 $end
$var wire 1 MB in2 $end
$var wire 1 :B out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 DB in1 $end
$var wire 1 BB in2 $end
$var wire 1 NB out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 @B in1 $end
$var wire 1 >B in2 $end
$var wire 1 OB out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 NB in1 $end
$var wire 1 OB in2 $end
$var wire 1 {@ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 DB in1 $end
$var wire 1 CB in2 $end
$var wire 1 PB out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 DB in1 $end
$var wire 1 BB in2 $end
$var wire 1 AB in3 $end
$var wire 1 QB out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 IB in1 $end
$var wire 1 PB in2 $end
$var wire 1 QB in3 $end
$var wire 1 RB out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 @B in1 $end
$var wire 1 ?B in2 $end
$var wire 1 SB out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 NB in1 $end
$var wire 1 SB in2 $end
$var wire 1 TB out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 RB in1 $end
$var wire 1 TB in2 $end
$var wire 1 UB out $end
$upscope $end

$scope module not1_G $end
$var wire 1 UB in1 $end
$var wire 1 %A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 Y@ A $end
$var wire 1 i@ B $end
$var wire 1 u@ C_in $end
$var wire 1 >B p $end
$var wire 1 ?B g $end
$var wire 1 G@ S $end
$var wire 1 VB C_out $end
$var wire 1 WB g_bar $end
$var wire 1 XB p_bar $end
$var wire 1 YB nand2_1_out $end
$var wire 1 ZB nand2_2_out $end
$var wire 1 [B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 Y@ in1 $end
$var wire 1 i@ in2 $end
$var wire 1 WB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WB in1 $end
$var wire 1 ?B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 Y@ in1 $end
$var wire 1 i@ in2 $end
$var wire 1 XB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XB in1 $end
$var wire 1 >B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 Y@ in1 $end
$var wire 1 i@ in2 $end
$var wire 1 YB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 Y@ in1 $end
$var wire 1 u@ in2 $end
$var wire 1 ZB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 i@ in1 $end
$var wire 1 u@ in2 $end
$var wire 1 [B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YB in1 $end
$var wire 1 ZB in2 $end
$var wire 1 [B in3 $end
$var wire 1 VB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 Y@ in1 $end
$var wire 1 i@ in2 $end
$var wire 1 u@ in3 $end
$var wire 1 G@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 X@ A $end
$var wire 1 h@ B $end
$var wire 1 ;B C_in $end
$var wire 1 @B p $end
$var wire 1 AB g $end
$var wire 1 F@ S $end
$var wire 1 \B C_out $end
$var wire 1 ]B g_bar $end
$var wire 1 ^B p_bar $end
$var wire 1 _B nand2_1_out $end
$var wire 1 `B nand2_2_out $end
$var wire 1 aB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 X@ in1 $end
$var wire 1 h@ in2 $end
$var wire 1 ]B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]B in1 $end
$var wire 1 AB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 X@ in1 $end
$var wire 1 h@ in2 $end
$var wire 1 ^B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^B in1 $end
$var wire 1 @B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 X@ in1 $end
$var wire 1 h@ in2 $end
$var wire 1 _B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 X@ in1 $end
$var wire 1 ;B in2 $end
$var wire 1 `B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 h@ in1 $end
$var wire 1 ;B in2 $end
$var wire 1 aB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _B in1 $end
$var wire 1 `B in2 $end
$var wire 1 aB in3 $end
$var wire 1 \B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 X@ in1 $end
$var wire 1 h@ in2 $end
$var wire 1 ;B in3 $end
$var wire 1 F@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 W@ A $end
$var wire 1 g@ B $end
$var wire 1 <B C_in $end
$var wire 1 BB p $end
$var wire 1 CB g $end
$var wire 1 E@ S $end
$var wire 1 bB C_out $end
$var wire 1 cB g_bar $end
$var wire 1 dB p_bar $end
$var wire 1 eB nand2_1_out $end
$var wire 1 fB nand2_2_out $end
$var wire 1 gB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 W@ in1 $end
$var wire 1 g@ in2 $end
$var wire 1 cB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 cB in1 $end
$var wire 1 CB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 W@ in1 $end
$var wire 1 g@ in2 $end
$var wire 1 dB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 dB in1 $end
$var wire 1 BB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 W@ in1 $end
$var wire 1 g@ in2 $end
$var wire 1 eB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 W@ in1 $end
$var wire 1 <B in2 $end
$var wire 1 fB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 g@ in1 $end
$var wire 1 <B in2 $end
$var wire 1 gB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 eB in1 $end
$var wire 1 fB in2 $end
$var wire 1 gB in3 $end
$var wire 1 bB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 W@ in1 $end
$var wire 1 g@ in2 $end
$var wire 1 <B in3 $end
$var wire 1 E@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 V@ A $end
$var wire 1 f@ B $end
$var wire 1 =B C_in $end
$var wire 1 DB p $end
$var wire 1 EB g $end
$var wire 1 D@ S $end
$var wire 1 hB C_out $end
$var wire 1 iB g_bar $end
$var wire 1 jB p_bar $end
$var wire 1 kB nand2_1_out $end
$var wire 1 lB nand2_2_out $end
$var wire 1 mB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 V@ in1 $end
$var wire 1 f@ in2 $end
$var wire 1 iB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 iB in1 $end
$var wire 1 EB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 V@ in1 $end
$var wire 1 f@ in2 $end
$var wire 1 jB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 jB in1 $end
$var wire 1 DB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 V@ in1 $end
$var wire 1 f@ in2 $end
$var wire 1 kB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 V@ in1 $end
$var wire 1 =B in2 $end
$var wire 1 lB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 f@ in1 $end
$var wire 1 =B in2 $end
$var wire 1 mB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 kB in1 $end
$var wire 1 lB in2 $end
$var wire 1 mB in3 $end
$var wire 1 hB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 V@ in1 $end
$var wire 1 f@ in2 $end
$var wire 1 =B in3 $end
$var wire 1 D@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 nB N $end
$var wire 1 R@ A [3] $end
$var wire 1 S@ A [2] $end
$var wire 1 T@ A [1] $end
$var wire 1 U@ A [0] $end
$var wire 1 b@ B [3] $end
$var wire 1 c@ B [2] $end
$var wire 1 d@ B [1] $end
$var wire 1 e@ B [0] $end
$var wire 1 v@ C_in $end
$var wire 1 @@ S [3] $end
$var wire 1 A@ S [2] $end
$var wire 1 B@ S [1] $end
$var wire 1 C@ S [0] $end
$var wire 1 }@ P $end
$var wire 1 'A G $end
$var wire 1 oB C_out $end
$var wire 1 pB c0 $end
$var wire 1 qB c1 $end
$var wire 1 rB c2 $end
$var wire 1 sB p0 $end
$var wire 1 tB g0 $end
$var wire 1 uB p1 $end
$var wire 1 vB g1 $end
$var wire 1 wB p2 $end
$var wire 1 xB g2 $end
$var wire 1 yB p3 $end
$var wire 1 zB g3 $end
$var wire 1 {B g0_bar $end
$var wire 1 |B g1_bar $end
$var wire 1 }B g2_bar $end
$var wire 1 ~B g3_bar $end
$var wire 1 !C nand2_c0_0_out $end
$var wire 1 "C nand2_c1_0_out $end
$var wire 1 #C nand2_c2_0_out $end
$var wire 1 $C nand2_c3_0_out $end
$var wire 1 %C nand2_p3_p2 $end
$var wire 1 &C nand2_p1_p0 $end
$var wire 1 'C nand2_p3g2_out $end
$var wire 1 (C nand2_p3p2g1_out $end
$var wire 1 )C nand3_G_0_out $end
$var wire 1 *C nand2_p1g0_out $end
$var wire 1 +C nor2_G_0_out $end
$var wire 1 ,C G_bar $end

$scope module not1_c0_0 $end
$var wire 1 tB in1 $end
$var wire 1 {B out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 sB in1 $end
$var wire 1 v@ in2 $end
$var wire 1 !C out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 {B in1 $end
$var wire 1 !C in2 $end
$var wire 1 pB out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 vB in1 $end
$var wire 1 |B out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 uB in1 $end
$var wire 1 pB in2 $end
$var wire 1 "C out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 |B in1 $end
$var wire 1 "C in2 $end
$var wire 1 qB out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 xB in1 $end
$var wire 1 }B out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 wB in1 $end
$var wire 1 qB in2 $end
$var wire 1 #C out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 }B in1 $end
$var wire 1 #C in2 $end
$var wire 1 rB out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 zB in1 $end
$var wire 1 ~B out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 yB in1 $end
$var wire 1 rB in2 $end
$var wire 1 $C out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ~B in1 $end
$var wire 1 $C in2 $end
$var wire 1 oB out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 yB in1 $end
$var wire 1 wB in2 $end
$var wire 1 %C out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 uB in1 $end
$var wire 1 sB in2 $end
$var wire 1 &C out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 %C in1 $end
$var wire 1 &C in2 $end
$var wire 1 }@ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 yB in1 $end
$var wire 1 xB in2 $end
$var wire 1 'C out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 yB in1 $end
$var wire 1 wB in2 $end
$var wire 1 vB in3 $end
$var wire 1 (C out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ~B in1 $end
$var wire 1 'C in2 $end
$var wire 1 (C in3 $end
$var wire 1 )C out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 uB in1 $end
$var wire 1 tB in2 $end
$var wire 1 *C out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 %C in1 $end
$var wire 1 *C in2 $end
$var wire 1 +C out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 )C in1 $end
$var wire 1 +C in2 $end
$var wire 1 ,C out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ,C in1 $end
$var wire 1 'A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 U@ A $end
$var wire 1 e@ B $end
$var wire 1 v@ C_in $end
$var wire 1 sB p $end
$var wire 1 tB g $end
$var wire 1 C@ S $end
$var wire 1 -C C_out $end
$var wire 1 .C g_bar $end
$var wire 1 /C p_bar $end
$var wire 1 0C nand2_1_out $end
$var wire 1 1C nand2_2_out $end
$var wire 1 2C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 U@ in1 $end
$var wire 1 e@ in2 $end
$var wire 1 .C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 .C in1 $end
$var wire 1 tB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 U@ in1 $end
$var wire 1 e@ in2 $end
$var wire 1 /C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 /C in1 $end
$var wire 1 sB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 U@ in1 $end
$var wire 1 e@ in2 $end
$var wire 1 0C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 U@ in1 $end
$var wire 1 v@ in2 $end
$var wire 1 1C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 e@ in1 $end
$var wire 1 v@ in2 $end
$var wire 1 2C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 0C in1 $end
$var wire 1 1C in2 $end
$var wire 1 2C in3 $end
$var wire 1 -C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 U@ in1 $end
$var wire 1 e@ in2 $end
$var wire 1 v@ in3 $end
$var wire 1 C@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 T@ A $end
$var wire 1 d@ B $end
$var wire 1 pB C_in $end
$var wire 1 uB p $end
$var wire 1 vB g $end
$var wire 1 B@ S $end
$var wire 1 3C C_out $end
$var wire 1 4C g_bar $end
$var wire 1 5C p_bar $end
$var wire 1 6C nand2_1_out $end
$var wire 1 7C nand2_2_out $end
$var wire 1 8C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 T@ in1 $end
$var wire 1 d@ in2 $end
$var wire 1 4C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 4C in1 $end
$var wire 1 vB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 T@ in1 $end
$var wire 1 d@ in2 $end
$var wire 1 5C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 5C in1 $end
$var wire 1 uB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 T@ in1 $end
$var wire 1 d@ in2 $end
$var wire 1 6C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 T@ in1 $end
$var wire 1 pB in2 $end
$var wire 1 7C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 d@ in1 $end
$var wire 1 pB in2 $end
$var wire 1 8C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 6C in1 $end
$var wire 1 7C in2 $end
$var wire 1 8C in3 $end
$var wire 1 3C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 T@ in1 $end
$var wire 1 d@ in2 $end
$var wire 1 pB in3 $end
$var wire 1 B@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 S@ A $end
$var wire 1 c@ B $end
$var wire 1 qB C_in $end
$var wire 1 wB p $end
$var wire 1 xB g $end
$var wire 1 A@ S $end
$var wire 1 9C C_out $end
$var wire 1 :C g_bar $end
$var wire 1 ;C p_bar $end
$var wire 1 <C nand2_1_out $end
$var wire 1 =C nand2_2_out $end
$var wire 1 >C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 S@ in1 $end
$var wire 1 c@ in2 $end
$var wire 1 :C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 :C in1 $end
$var wire 1 xB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 S@ in1 $end
$var wire 1 c@ in2 $end
$var wire 1 ;C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ;C in1 $end
$var wire 1 wB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 S@ in1 $end
$var wire 1 c@ in2 $end
$var wire 1 <C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 S@ in1 $end
$var wire 1 qB in2 $end
$var wire 1 =C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 c@ in1 $end
$var wire 1 qB in2 $end
$var wire 1 >C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 <C in1 $end
$var wire 1 =C in2 $end
$var wire 1 >C in3 $end
$var wire 1 9C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 S@ in1 $end
$var wire 1 c@ in2 $end
$var wire 1 qB in3 $end
$var wire 1 A@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 R@ A $end
$var wire 1 b@ B $end
$var wire 1 rB C_in $end
$var wire 1 yB p $end
$var wire 1 zB g $end
$var wire 1 @@ S $end
$var wire 1 ?C C_out $end
$var wire 1 @C g_bar $end
$var wire 1 AC p_bar $end
$var wire 1 BC nand2_1_out $end
$var wire 1 CC nand2_2_out $end
$var wire 1 DC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 R@ in1 $end
$var wire 1 b@ in2 $end
$var wire 1 @C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 @C in1 $end
$var wire 1 zB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 R@ in1 $end
$var wire 1 b@ in2 $end
$var wire 1 AC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 AC in1 $end
$var wire 1 yB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 R@ in1 $end
$var wire 1 b@ in2 $end
$var wire 1 BC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 R@ in1 $end
$var wire 1 rB in2 $end
$var wire 1 CC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 b@ in1 $end
$var wire 1 rB in2 $end
$var wire 1 DC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 BC in1 $end
$var wire 1 CC in2 $end
$var wire 1 DC in3 $end
$var wire 1 ?C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 R@ in1 $end
$var wire 1 b@ in2 $end
$var wire 1 rB in3 $end
$var wire 1 @@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 !A in1 $end
$var wire 1 "A out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 w@ in1 $end
$var wire 1 r@ in2 $end
$var wire 1 )A out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 "A in1 $end
$var wire 1 )A in2 $end
$var wire 1 t@ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 #A in1 $end
$var wire 1 $A out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 y@ in1 $end
$var wire 1 t@ in2 $end
$var wire 1 *A out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 $A in1 $end
$var wire 1 *A in2 $end
$var wire 1 u@ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 %A in1 $end
$var wire 1 &A out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 {@ in1 $end
$var wire 1 u@ in2 $end
$var wire 1 +A out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 &A in1 $end
$var wire 1 +A in2 $end
$var wire 1 v@ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 'A in1 $end
$var wire 1 (A out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 }@ in1 $end
$var wire 1 v@ in2 $end
$var wire 1 ,A out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 (A in1 $end
$var wire 1 ,A in2 $end
$var wire 1 s@ out $end
$upscope $end
$upscope $end

$scope module InA_minus_InB_Signed $end
$var parameter 32 EC N $end
$var wire 1 e> A [15] $end
$var wire 1 f> A [14] $end
$var wire 1 g> A [13] $end
$var wire 1 h> A [12] $end
$var wire 1 i> A [11] $end
$var wire 1 j> A [10] $end
$var wire 1 k> A [9] $end
$var wire 1 l> A [8] $end
$var wire 1 m> A [7] $end
$var wire 1 n> A [6] $end
$var wire 1 o> A [5] $end
$var wire 1 p> A [4] $end
$var wire 1 q> A [3] $end
$var wire 1 r> A [2] $end
$var wire 1 s> A [1] $end
$var wire 1 t> A [0] $end
$var wire 1 @@ B [15] $end
$var wire 1 A@ B [14] $end
$var wire 1 B@ B [13] $end
$var wire 1 C@ B [12] $end
$var wire 1 D@ B [11] $end
$var wire 1 E@ B [10] $end
$var wire 1 F@ B [9] $end
$var wire 1 G@ B [8] $end
$var wire 1 H@ B [7] $end
$var wire 1 I@ B [6] $end
$var wire 1 J@ B [5] $end
$var wire 1 K@ B [4] $end
$var wire 1 L@ B [3] $end
$var wire 1 M@ B [2] $end
$var wire 1 N@ B [1] $end
$var wire 1 O@ B [0] $end
$var wire 1 FC C_in $end
$var wire 1 0@ S [15] $end
$var wire 1 1@ S [14] $end
$var wire 1 2@ S [13] $end
$var wire 1 3@ S [12] $end
$var wire 1 4@ S [11] $end
$var wire 1 5@ S [10] $end
$var wire 1 6@ S [9] $end
$var wire 1 7@ S [8] $end
$var wire 1 8@ S [7] $end
$var wire 1 9@ S [6] $end
$var wire 1 :@ S [5] $end
$var wire 1 ;@ S [4] $end
$var wire 1 <@ S [3] $end
$var wire 1 =@ S [2] $end
$var wire 1 >@ S [1] $end
$var wire 1 ?@ S [0] $end
$var wire 1 GC C_out $end
$var wire 1 HC C0 $end
$var wire 1 IC C1 $end
$var wire 1 JC C2 $end
$var wire 1 KC P0 $end
$var wire 1 LC P0_bar $end
$var wire 1 MC P1 $end
$var wire 1 NC P1_bar $end
$var wire 1 OC P2 $end
$var wire 1 PC P2_bar $end
$var wire 1 QC P3 $end
$var wire 1 RC P3_bar $end
$var wire 1 SC G0 $end
$var wire 1 TC G0_bar $end
$var wire 1 UC G1 $end
$var wire 1 VC G1_bar $end
$var wire 1 WC G2 $end
$var wire 1 XC G2_bar $end
$var wire 1 YC G3 $end
$var wire 1 ZC G3_bar $end
$var wire 1 [C nand2_c0_0_out $end
$var wire 1 \C nand2_c1_0_out $end
$var wire 1 ]C nand2_c2_0_out $end
$var wire 1 ^C nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 _C N $end
$var wire 1 q> A [3] $end
$var wire 1 r> A [2] $end
$var wire 1 s> A [1] $end
$var wire 1 t> A [0] $end
$var wire 1 L@ B [3] $end
$var wire 1 M@ B [2] $end
$var wire 1 N@ B [1] $end
$var wire 1 O@ B [0] $end
$var wire 1 FC C_in $end
$var wire 1 <@ S [3] $end
$var wire 1 =@ S [2] $end
$var wire 1 >@ S [1] $end
$var wire 1 ?@ S [0] $end
$var wire 1 KC P $end
$var wire 1 SC G $end
$var wire 1 `C C_out $end
$var wire 1 aC c0 $end
$var wire 1 bC c1 $end
$var wire 1 cC c2 $end
$var wire 1 dC p0 $end
$var wire 1 eC g0 $end
$var wire 1 fC p1 $end
$var wire 1 gC g1 $end
$var wire 1 hC p2 $end
$var wire 1 iC g2 $end
$var wire 1 jC p3 $end
$var wire 1 kC g3 $end
$var wire 1 lC g0_bar $end
$var wire 1 mC g1_bar $end
$var wire 1 nC g2_bar $end
$var wire 1 oC g3_bar $end
$var wire 1 pC nand2_c0_0_out $end
$var wire 1 qC nand2_c1_0_out $end
$var wire 1 rC nand2_c2_0_out $end
$var wire 1 sC nand2_c3_0_out $end
$var wire 1 tC nand2_p3_p2 $end
$var wire 1 uC nand2_p1_p0 $end
$var wire 1 vC nand2_p3g2_out $end
$var wire 1 wC nand2_p3p2g1_out $end
$var wire 1 xC nand3_G_0_out $end
$var wire 1 yC nand2_p1g0_out $end
$var wire 1 zC nor2_G_0_out $end
$var wire 1 {C G_bar $end

$scope module not1_c0_0 $end
$var wire 1 eC in1 $end
$var wire 1 lC out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 dC in1 $end
$var wire 1 FC in2 $end
$var wire 1 pC out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 lC in1 $end
$var wire 1 pC in2 $end
$var wire 1 aC out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 gC in1 $end
$var wire 1 mC out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 fC in1 $end
$var wire 1 aC in2 $end
$var wire 1 qC out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 mC in1 $end
$var wire 1 qC in2 $end
$var wire 1 bC out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 iC in1 $end
$var wire 1 nC out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 hC in1 $end
$var wire 1 bC in2 $end
$var wire 1 rC out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 nC in1 $end
$var wire 1 rC in2 $end
$var wire 1 cC out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 kC in1 $end
$var wire 1 oC out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 jC in1 $end
$var wire 1 cC in2 $end
$var wire 1 sC out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 oC in1 $end
$var wire 1 sC in2 $end
$var wire 1 `C out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 jC in1 $end
$var wire 1 hC in2 $end
$var wire 1 tC out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 fC in1 $end
$var wire 1 dC in2 $end
$var wire 1 uC out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 tC in1 $end
$var wire 1 uC in2 $end
$var wire 1 KC out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 jC in1 $end
$var wire 1 iC in2 $end
$var wire 1 vC out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 jC in1 $end
$var wire 1 hC in2 $end
$var wire 1 gC in3 $end
$var wire 1 wC out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 oC in1 $end
$var wire 1 vC in2 $end
$var wire 1 wC in3 $end
$var wire 1 xC out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 fC in1 $end
$var wire 1 eC in2 $end
$var wire 1 yC out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 tC in1 $end
$var wire 1 yC in2 $end
$var wire 1 zC out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 xC in1 $end
$var wire 1 zC in2 $end
$var wire 1 {C out $end
$upscope $end

$scope module not1_G $end
$var wire 1 {C in1 $end
$var wire 1 SC out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 t> A $end
$var wire 1 O@ B $end
$var wire 1 FC C_in $end
$var wire 1 dC p $end
$var wire 1 eC g $end
$var wire 1 ?@ S $end
$var wire 1 |C C_out $end
$var wire 1 }C g_bar $end
$var wire 1 ~C p_bar $end
$var wire 1 !D nand2_1_out $end
$var wire 1 "D nand2_2_out $end
$var wire 1 #D nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 }C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 }C in1 $end
$var wire 1 eC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 ~C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ~C in1 $end
$var wire 1 dC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 !D out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 t> in1 $end
$var wire 1 FC in2 $end
$var wire 1 "D out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 O@ in1 $end
$var wire 1 FC in2 $end
$var wire 1 #D out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 !D in1 $end
$var wire 1 "D in2 $end
$var wire 1 #D in3 $end
$var wire 1 |C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 FC in3 $end
$var wire 1 ?@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 s> A $end
$var wire 1 N@ B $end
$var wire 1 aC C_in $end
$var wire 1 fC p $end
$var wire 1 gC g $end
$var wire 1 >@ S $end
$var wire 1 $D C_out $end
$var wire 1 %D g_bar $end
$var wire 1 &D p_bar $end
$var wire 1 'D nand2_1_out $end
$var wire 1 (D nand2_2_out $end
$var wire 1 )D nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 %D out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 %D in1 $end
$var wire 1 gC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 &D out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 &D in1 $end
$var wire 1 fC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 'D out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 s> in1 $end
$var wire 1 aC in2 $end
$var wire 1 (D out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 N@ in1 $end
$var wire 1 aC in2 $end
$var wire 1 )D out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 'D in1 $end
$var wire 1 (D in2 $end
$var wire 1 )D in3 $end
$var wire 1 $D out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 aC in3 $end
$var wire 1 >@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 r> A $end
$var wire 1 M@ B $end
$var wire 1 bC C_in $end
$var wire 1 hC p $end
$var wire 1 iC g $end
$var wire 1 =@ S $end
$var wire 1 *D C_out $end
$var wire 1 +D g_bar $end
$var wire 1 ,D p_bar $end
$var wire 1 -D nand2_1_out $end
$var wire 1 .D nand2_2_out $end
$var wire 1 /D nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 +D out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 +D in1 $end
$var wire 1 iC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 ,D out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ,D in1 $end
$var wire 1 hC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 -D out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 r> in1 $end
$var wire 1 bC in2 $end
$var wire 1 .D out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 M@ in1 $end
$var wire 1 bC in2 $end
$var wire 1 /D out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 -D in1 $end
$var wire 1 .D in2 $end
$var wire 1 /D in3 $end
$var wire 1 *D out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 bC in3 $end
$var wire 1 =@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 q> A $end
$var wire 1 L@ B $end
$var wire 1 cC C_in $end
$var wire 1 jC p $end
$var wire 1 kC g $end
$var wire 1 <@ S $end
$var wire 1 0D C_out $end
$var wire 1 1D g_bar $end
$var wire 1 2D p_bar $end
$var wire 1 3D nand2_1_out $end
$var wire 1 4D nand2_2_out $end
$var wire 1 5D nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 1D out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 1D in1 $end
$var wire 1 kC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 2D out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 2D in1 $end
$var wire 1 jC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 3D out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 q> in1 $end
$var wire 1 cC in2 $end
$var wire 1 4D out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 L@ in1 $end
$var wire 1 cC in2 $end
$var wire 1 5D out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 3D in1 $end
$var wire 1 4D in2 $end
$var wire 1 5D in3 $end
$var wire 1 0D out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 cC in3 $end
$var wire 1 <@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 6D N $end
$var wire 1 m> A [3] $end
$var wire 1 n> A [2] $end
$var wire 1 o> A [1] $end
$var wire 1 p> A [0] $end
$var wire 1 H@ B [3] $end
$var wire 1 I@ B [2] $end
$var wire 1 J@ B [1] $end
$var wire 1 K@ B [0] $end
$var wire 1 HC C_in $end
$var wire 1 8@ S [3] $end
$var wire 1 9@ S [2] $end
$var wire 1 :@ S [1] $end
$var wire 1 ;@ S [0] $end
$var wire 1 MC P $end
$var wire 1 UC G $end
$var wire 1 7D C_out $end
$var wire 1 8D c0 $end
$var wire 1 9D c1 $end
$var wire 1 :D c2 $end
$var wire 1 ;D p0 $end
$var wire 1 <D g0 $end
$var wire 1 =D p1 $end
$var wire 1 >D g1 $end
$var wire 1 ?D p2 $end
$var wire 1 @D g2 $end
$var wire 1 AD p3 $end
$var wire 1 BD g3 $end
$var wire 1 CD g0_bar $end
$var wire 1 DD g1_bar $end
$var wire 1 ED g2_bar $end
$var wire 1 FD g3_bar $end
$var wire 1 GD nand2_c0_0_out $end
$var wire 1 HD nand2_c1_0_out $end
$var wire 1 ID nand2_c2_0_out $end
$var wire 1 JD nand2_c3_0_out $end
$var wire 1 KD nand2_p3_p2 $end
$var wire 1 LD nand2_p1_p0 $end
$var wire 1 MD nand2_p3g2_out $end
$var wire 1 ND nand2_p3p2g1_out $end
$var wire 1 OD nand3_G_0_out $end
$var wire 1 PD nand2_p1g0_out $end
$var wire 1 QD nor2_G_0_out $end
$var wire 1 RD G_bar $end

$scope module not1_c0_0 $end
$var wire 1 <D in1 $end
$var wire 1 CD out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ;D in1 $end
$var wire 1 HC in2 $end
$var wire 1 GD out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 CD in1 $end
$var wire 1 GD in2 $end
$var wire 1 8D out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 >D in1 $end
$var wire 1 DD out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 =D in1 $end
$var wire 1 8D in2 $end
$var wire 1 HD out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 DD in1 $end
$var wire 1 HD in2 $end
$var wire 1 9D out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 @D in1 $end
$var wire 1 ED out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 ?D in1 $end
$var wire 1 9D in2 $end
$var wire 1 ID out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ED in1 $end
$var wire 1 ID in2 $end
$var wire 1 :D out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 BD in1 $end
$var wire 1 FD out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 AD in1 $end
$var wire 1 :D in2 $end
$var wire 1 JD out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 FD in1 $end
$var wire 1 JD in2 $end
$var wire 1 7D out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 AD in1 $end
$var wire 1 ?D in2 $end
$var wire 1 KD out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 =D in1 $end
$var wire 1 ;D in2 $end
$var wire 1 LD out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 KD in1 $end
$var wire 1 LD in2 $end
$var wire 1 MC out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 AD in1 $end
$var wire 1 @D in2 $end
$var wire 1 MD out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 AD in1 $end
$var wire 1 ?D in2 $end
$var wire 1 >D in3 $end
$var wire 1 ND out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 FD in1 $end
$var wire 1 MD in2 $end
$var wire 1 ND in3 $end
$var wire 1 OD out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 =D in1 $end
$var wire 1 <D in2 $end
$var wire 1 PD out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 KD in1 $end
$var wire 1 PD in2 $end
$var wire 1 QD out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 OD in1 $end
$var wire 1 QD in2 $end
$var wire 1 RD out $end
$upscope $end

$scope module not1_G $end
$var wire 1 RD in1 $end
$var wire 1 UC out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 p> A $end
$var wire 1 K@ B $end
$var wire 1 HC C_in $end
$var wire 1 ;D p $end
$var wire 1 <D g $end
$var wire 1 ;@ S $end
$var wire 1 SD C_out $end
$var wire 1 TD g_bar $end
$var wire 1 UD p_bar $end
$var wire 1 VD nand2_1_out $end
$var wire 1 WD nand2_2_out $end
$var wire 1 XD nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 TD out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 TD in1 $end
$var wire 1 <D out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 UD out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 UD in1 $end
$var wire 1 ;D out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 VD out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 p> in1 $end
$var wire 1 HC in2 $end
$var wire 1 WD out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 K@ in1 $end
$var wire 1 HC in2 $end
$var wire 1 XD out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 VD in1 $end
$var wire 1 WD in2 $end
$var wire 1 XD in3 $end
$var wire 1 SD out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 HC in3 $end
$var wire 1 ;@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 o> A $end
$var wire 1 J@ B $end
$var wire 1 8D C_in $end
$var wire 1 =D p $end
$var wire 1 >D g $end
$var wire 1 :@ S $end
$var wire 1 YD C_out $end
$var wire 1 ZD g_bar $end
$var wire 1 [D p_bar $end
$var wire 1 \D nand2_1_out $end
$var wire 1 ]D nand2_2_out $end
$var wire 1 ^D nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 ZD out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ZD in1 $end
$var wire 1 >D out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 [D out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 [D in1 $end
$var wire 1 =D out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 \D out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 o> in1 $end
$var wire 1 8D in2 $end
$var wire 1 ]D out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 J@ in1 $end
$var wire 1 8D in2 $end
$var wire 1 ^D out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 \D in1 $end
$var wire 1 ]D in2 $end
$var wire 1 ^D in3 $end
$var wire 1 YD out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 8D in3 $end
$var wire 1 :@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 n> A $end
$var wire 1 I@ B $end
$var wire 1 9D C_in $end
$var wire 1 ?D p $end
$var wire 1 @D g $end
$var wire 1 9@ S $end
$var wire 1 _D C_out $end
$var wire 1 `D g_bar $end
$var wire 1 aD p_bar $end
$var wire 1 bD nand2_1_out $end
$var wire 1 cD nand2_2_out $end
$var wire 1 dD nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 `D out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 `D in1 $end
$var wire 1 @D out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 aD out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 aD in1 $end
$var wire 1 ?D out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 bD out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 n> in1 $end
$var wire 1 9D in2 $end
$var wire 1 cD out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 I@ in1 $end
$var wire 1 9D in2 $end
$var wire 1 dD out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 bD in1 $end
$var wire 1 cD in2 $end
$var wire 1 dD in3 $end
$var wire 1 _D out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 9D in3 $end
$var wire 1 9@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 m> A $end
$var wire 1 H@ B $end
$var wire 1 :D C_in $end
$var wire 1 AD p $end
$var wire 1 BD g $end
$var wire 1 8@ S $end
$var wire 1 eD C_out $end
$var wire 1 fD g_bar $end
$var wire 1 gD p_bar $end
$var wire 1 hD nand2_1_out $end
$var wire 1 iD nand2_2_out $end
$var wire 1 jD nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 fD out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 fD in1 $end
$var wire 1 BD out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 gD out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 gD in1 $end
$var wire 1 AD out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 hD out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 m> in1 $end
$var wire 1 :D in2 $end
$var wire 1 iD out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 H@ in1 $end
$var wire 1 :D in2 $end
$var wire 1 jD out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 hD in1 $end
$var wire 1 iD in2 $end
$var wire 1 jD in3 $end
$var wire 1 eD out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 :D in3 $end
$var wire 1 8@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 kD N $end
$var wire 1 i> A [3] $end
$var wire 1 j> A [2] $end
$var wire 1 k> A [1] $end
$var wire 1 l> A [0] $end
$var wire 1 D@ B [3] $end
$var wire 1 E@ B [2] $end
$var wire 1 F@ B [1] $end
$var wire 1 G@ B [0] $end
$var wire 1 IC C_in $end
$var wire 1 4@ S [3] $end
$var wire 1 5@ S [2] $end
$var wire 1 6@ S [1] $end
$var wire 1 7@ S [0] $end
$var wire 1 OC P $end
$var wire 1 WC G $end
$var wire 1 lD C_out $end
$var wire 1 mD c0 $end
$var wire 1 nD c1 $end
$var wire 1 oD c2 $end
$var wire 1 pD p0 $end
$var wire 1 qD g0 $end
$var wire 1 rD p1 $end
$var wire 1 sD g1 $end
$var wire 1 tD p2 $end
$var wire 1 uD g2 $end
$var wire 1 vD p3 $end
$var wire 1 wD g3 $end
$var wire 1 xD g0_bar $end
$var wire 1 yD g1_bar $end
$var wire 1 zD g2_bar $end
$var wire 1 {D g3_bar $end
$var wire 1 |D nand2_c0_0_out $end
$var wire 1 }D nand2_c1_0_out $end
$var wire 1 ~D nand2_c2_0_out $end
$var wire 1 !E nand2_c3_0_out $end
$var wire 1 "E nand2_p3_p2 $end
$var wire 1 #E nand2_p1_p0 $end
$var wire 1 $E nand2_p3g2_out $end
$var wire 1 %E nand2_p3p2g1_out $end
$var wire 1 &E nand3_G_0_out $end
$var wire 1 'E nand2_p1g0_out $end
$var wire 1 (E nor2_G_0_out $end
$var wire 1 )E G_bar $end

$scope module not1_c0_0 $end
$var wire 1 qD in1 $end
$var wire 1 xD out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 pD in1 $end
$var wire 1 IC in2 $end
$var wire 1 |D out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 xD in1 $end
$var wire 1 |D in2 $end
$var wire 1 mD out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 sD in1 $end
$var wire 1 yD out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 rD in1 $end
$var wire 1 mD in2 $end
$var wire 1 }D out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 yD in1 $end
$var wire 1 }D in2 $end
$var wire 1 nD out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 uD in1 $end
$var wire 1 zD out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 tD in1 $end
$var wire 1 nD in2 $end
$var wire 1 ~D out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 zD in1 $end
$var wire 1 ~D in2 $end
$var wire 1 oD out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 wD in1 $end
$var wire 1 {D out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 vD in1 $end
$var wire 1 oD in2 $end
$var wire 1 !E out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 {D in1 $end
$var wire 1 !E in2 $end
$var wire 1 lD out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 vD in1 $end
$var wire 1 tD in2 $end
$var wire 1 "E out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 rD in1 $end
$var wire 1 pD in2 $end
$var wire 1 #E out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 "E in1 $end
$var wire 1 #E in2 $end
$var wire 1 OC out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 vD in1 $end
$var wire 1 uD in2 $end
$var wire 1 $E out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 vD in1 $end
$var wire 1 tD in2 $end
$var wire 1 sD in3 $end
$var wire 1 %E out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 {D in1 $end
$var wire 1 $E in2 $end
$var wire 1 %E in3 $end
$var wire 1 &E out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 rD in1 $end
$var wire 1 qD in2 $end
$var wire 1 'E out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 "E in1 $end
$var wire 1 'E in2 $end
$var wire 1 (E out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 &E in1 $end
$var wire 1 (E in2 $end
$var wire 1 )E out $end
$upscope $end

$scope module not1_G $end
$var wire 1 )E in1 $end
$var wire 1 WC out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 l> A $end
$var wire 1 G@ B $end
$var wire 1 IC C_in $end
$var wire 1 pD p $end
$var wire 1 qD g $end
$var wire 1 7@ S $end
$var wire 1 *E C_out $end
$var wire 1 +E g_bar $end
$var wire 1 ,E p_bar $end
$var wire 1 -E nand2_1_out $end
$var wire 1 .E nand2_2_out $end
$var wire 1 /E nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 +E out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 +E in1 $end
$var wire 1 qD out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 ,E out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ,E in1 $end
$var wire 1 pD out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 -E out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 l> in1 $end
$var wire 1 IC in2 $end
$var wire 1 .E out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 G@ in1 $end
$var wire 1 IC in2 $end
$var wire 1 /E out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 -E in1 $end
$var wire 1 .E in2 $end
$var wire 1 /E in3 $end
$var wire 1 *E out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 IC in3 $end
$var wire 1 7@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 k> A $end
$var wire 1 F@ B $end
$var wire 1 mD C_in $end
$var wire 1 rD p $end
$var wire 1 sD g $end
$var wire 1 6@ S $end
$var wire 1 0E C_out $end
$var wire 1 1E g_bar $end
$var wire 1 2E p_bar $end
$var wire 1 3E nand2_1_out $end
$var wire 1 4E nand2_2_out $end
$var wire 1 5E nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 1E out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 1E in1 $end
$var wire 1 sD out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 2E out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 2E in1 $end
$var wire 1 rD out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 3E out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 k> in1 $end
$var wire 1 mD in2 $end
$var wire 1 4E out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 F@ in1 $end
$var wire 1 mD in2 $end
$var wire 1 5E out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 3E in1 $end
$var wire 1 4E in2 $end
$var wire 1 5E in3 $end
$var wire 1 0E out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 mD in3 $end
$var wire 1 6@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 j> A $end
$var wire 1 E@ B $end
$var wire 1 nD C_in $end
$var wire 1 tD p $end
$var wire 1 uD g $end
$var wire 1 5@ S $end
$var wire 1 6E C_out $end
$var wire 1 7E g_bar $end
$var wire 1 8E p_bar $end
$var wire 1 9E nand2_1_out $end
$var wire 1 :E nand2_2_out $end
$var wire 1 ;E nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 7E out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 7E in1 $end
$var wire 1 uD out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 8E out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 8E in1 $end
$var wire 1 tD out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 9E out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 j> in1 $end
$var wire 1 nD in2 $end
$var wire 1 :E out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 E@ in1 $end
$var wire 1 nD in2 $end
$var wire 1 ;E out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 9E in1 $end
$var wire 1 :E in2 $end
$var wire 1 ;E in3 $end
$var wire 1 6E out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 nD in3 $end
$var wire 1 5@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 i> A $end
$var wire 1 D@ B $end
$var wire 1 oD C_in $end
$var wire 1 vD p $end
$var wire 1 wD g $end
$var wire 1 4@ S $end
$var wire 1 <E C_out $end
$var wire 1 =E g_bar $end
$var wire 1 >E p_bar $end
$var wire 1 ?E nand2_1_out $end
$var wire 1 @E nand2_2_out $end
$var wire 1 AE nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 =E out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 =E in1 $end
$var wire 1 wD out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 >E out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 >E in1 $end
$var wire 1 vD out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 ?E out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 i> in1 $end
$var wire 1 oD in2 $end
$var wire 1 @E out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 D@ in1 $end
$var wire 1 oD in2 $end
$var wire 1 AE out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ?E in1 $end
$var wire 1 @E in2 $end
$var wire 1 AE in3 $end
$var wire 1 <E out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 oD in3 $end
$var wire 1 4@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 BE N $end
$var wire 1 e> A [3] $end
$var wire 1 f> A [2] $end
$var wire 1 g> A [1] $end
$var wire 1 h> A [0] $end
$var wire 1 @@ B [3] $end
$var wire 1 A@ B [2] $end
$var wire 1 B@ B [1] $end
$var wire 1 C@ B [0] $end
$var wire 1 JC C_in $end
$var wire 1 0@ S [3] $end
$var wire 1 1@ S [2] $end
$var wire 1 2@ S [1] $end
$var wire 1 3@ S [0] $end
$var wire 1 QC P $end
$var wire 1 YC G $end
$var wire 1 CE C_out $end
$var wire 1 DE c0 $end
$var wire 1 EE c1 $end
$var wire 1 FE c2 $end
$var wire 1 GE p0 $end
$var wire 1 HE g0 $end
$var wire 1 IE p1 $end
$var wire 1 JE g1 $end
$var wire 1 KE p2 $end
$var wire 1 LE g2 $end
$var wire 1 ME p3 $end
$var wire 1 NE g3 $end
$var wire 1 OE g0_bar $end
$var wire 1 PE g1_bar $end
$var wire 1 QE g2_bar $end
$var wire 1 RE g3_bar $end
$var wire 1 SE nand2_c0_0_out $end
$var wire 1 TE nand2_c1_0_out $end
$var wire 1 UE nand2_c2_0_out $end
$var wire 1 VE nand2_c3_0_out $end
$var wire 1 WE nand2_p3_p2 $end
$var wire 1 XE nand2_p1_p0 $end
$var wire 1 YE nand2_p3g2_out $end
$var wire 1 ZE nand2_p3p2g1_out $end
$var wire 1 [E nand3_G_0_out $end
$var wire 1 \E nand2_p1g0_out $end
$var wire 1 ]E nor2_G_0_out $end
$var wire 1 ^E G_bar $end

$scope module not1_c0_0 $end
$var wire 1 HE in1 $end
$var wire 1 OE out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 GE in1 $end
$var wire 1 JC in2 $end
$var wire 1 SE out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 OE in1 $end
$var wire 1 SE in2 $end
$var wire 1 DE out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 JE in1 $end
$var wire 1 PE out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 IE in1 $end
$var wire 1 DE in2 $end
$var wire 1 TE out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 PE in1 $end
$var wire 1 TE in2 $end
$var wire 1 EE out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 LE in1 $end
$var wire 1 QE out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 KE in1 $end
$var wire 1 EE in2 $end
$var wire 1 UE out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 QE in1 $end
$var wire 1 UE in2 $end
$var wire 1 FE out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 NE in1 $end
$var wire 1 RE out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ME in1 $end
$var wire 1 FE in2 $end
$var wire 1 VE out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 RE in1 $end
$var wire 1 VE in2 $end
$var wire 1 CE out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ME in1 $end
$var wire 1 KE in2 $end
$var wire 1 WE out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 IE in1 $end
$var wire 1 GE in2 $end
$var wire 1 XE out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 WE in1 $end
$var wire 1 XE in2 $end
$var wire 1 QC out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ME in1 $end
$var wire 1 LE in2 $end
$var wire 1 YE out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ME in1 $end
$var wire 1 KE in2 $end
$var wire 1 JE in3 $end
$var wire 1 ZE out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 RE in1 $end
$var wire 1 YE in2 $end
$var wire 1 ZE in3 $end
$var wire 1 [E out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 IE in1 $end
$var wire 1 HE in2 $end
$var wire 1 \E out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 WE in1 $end
$var wire 1 \E in2 $end
$var wire 1 ]E out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 [E in1 $end
$var wire 1 ]E in2 $end
$var wire 1 ^E out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ^E in1 $end
$var wire 1 YC out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 h> A $end
$var wire 1 C@ B $end
$var wire 1 JC C_in $end
$var wire 1 GE p $end
$var wire 1 HE g $end
$var wire 1 3@ S $end
$var wire 1 _E C_out $end
$var wire 1 `E g_bar $end
$var wire 1 aE p_bar $end
$var wire 1 bE nand2_1_out $end
$var wire 1 cE nand2_2_out $end
$var wire 1 dE nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 `E out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 `E in1 $end
$var wire 1 HE out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 aE out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 aE in1 $end
$var wire 1 GE out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 bE out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 h> in1 $end
$var wire 1 JC in2 $end
$var wire 1 cE out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 C@ in1 $end
$var wire 1 JC in2 $end
$var wire 1 dE out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 bE in1 $end
$var wire 1 cE in2 $end
$var wire 1 dE in3 $end
$var wire 1 _E out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 JC in3 $end
$var wire 1 3@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 g> A $end
$var wire 1 B@ B $end
$var wire 1 DE C_in $end
$var wire 1 IE p $end
$var wire 1 JE g $end
$var wire 1 2@ S $end
$var wire 1 eE C_out $end
$var wire 1 fE g_bar $end
$var wire 1 gE p_bar $end
$var wire 1 hE nand2_1_out $end
$var wire 1 iE nand2_2_out $end
$var wire 1 jE nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 fE out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 fE in1 $end
$var wire 1 JE out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 gE out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 gE in1 $end
$var wire 1 IE out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 hE out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 g> in1 $end
$var wire 1 DE in2 $end
$var wire 1 iE out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 B@ in1 $end
$var wire 1 DE in2 $end
$var wire 1 jE out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 hE in1 $end
$var wire 1 iE in2 $end
$var wire 1 jE in3 $end
$var wire 1 eE out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 DE in3 $end
$var wire 1 2@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 f> A $end
$var wire 1 A@ B $end
$var wire 1 EE C_in $end
$var wire 1 KE p $end
$var wire 1 LE g $end
$var wire 1 1@ S $end
$var wire 1 kE C_out $end
$var wire 1 lE g_bar $end
$var wire 1 mE p_bar $end
$var wire 1 nE nand2_1_out $end
$var wire 1 oE nand2_2_out $end
$var wire 1 pE nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 lE out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 lE in1 $end
$var wire 1 LE out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 mE out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 mE in1 $end
$var wire 1 KE out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 nE out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 f> in1 $end
$var wire 1 EE in2 $end
$var wire 1 oE out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 A@ in1 $end
$var wire 1 EE in2 $end
$var wire 1 pE out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 nE in1 $end
$var wire 1 oE in2 $end
$var wire 1 pE in3 $end
$var wire 1 kE out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 EE in3 $end
$var wire 1 1@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 e> A $end
$var wire 1 @@ B $end
$var wire 1 FE C_in $end
$var wire 1 ME p $end
$var wire 1 NE g $end
$var wire 1 0@ S $end
$var wire 1 qE C_out $end
$var wire 1 rE g_bar $end
$var wire 1 sE p_bar $end
$var wire 1 tE nand2_1_out $end
$var wire 1 uE nand2_2_out $end
$var wire 1 vE nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 rE out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 rE in1 $end
$var wire 1 NE out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 sE out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 sE in1 $end
$var wire 1 ME out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 tE out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 e> in1 $end
$var wire 1 FE in2 $end
$var wire 1 uE out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 @@ in1 $end
$var wire 1 FE in2 $end
$var wire 1 vE out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 tE in1 $end
$var wire 1 uE in2 $end
$var wire 1 vE in3 $end
$var wire 1 qE out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 FE in3 $end
$var wire 1 0@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 SC in1 $end
$var wire 1 TC out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 KC in1 $end
$var wire 1 FC in2 $end
$var wire 1 [C out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 TC in1 $end
$var wire 1 [C in2 $end
$var wire 1 HC out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 UC in1 $end
$var wire 1 VC out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 MC in1 $end
$var wire 1 HC in2 $end
$var wire 1 \C out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 VC in1 $end
$var wire 1 \C in2 $end
$var wire 1 IC out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 WC in1 $end
$var wire 1 XC out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 OC in1 $end
$var wire 1 IC in2 $end
$var wire 1 ]C out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 XC in1 $end
$var wire 1 ]C in2 $end
$var wire 1 JC out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 YC in1 $end
$var wire 1 ZC out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 QC in1 $end
$var wire 1 JC in2 $end
$var wire 1 ^C out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ZC in1 $end
$var wire 1 ^C in2 $end
$var wire 1 GC out $end
$upscope $end
$upscope $end

$scope module InA_minus_InB $end
$var parameter 32 wE N $end
$var wire 1 e> A [15] $end
$var wire 1 f> A [14] $end
$var wire 1 g> A [13] $end
$var wire 1 h> A [12] $end
$var wire 1 i> A [11] $end
$var wire 1 j> A [10] $end
$var wire 1 k> A [9] $end
$var wire 1 l> A [8] $end
$var wire 1 m> A [7] $end
$var wire 1 n> A [6] $end
$var wire 1 o> A [5] $end
$var wire 1 p> A [4] $end
$var wire 1 q> A [3] $end
$var wire 1 r> A [2] $end
$var wire 1 s> A [1] $end
$var wire 1 t> A [0] $end
$var wire 1 @@ B [15] $end
$var wire 1 A@ B [14] $end
$var wire 1 B@ B [13] $end
$var wire 1 C@ B [12] $end
$var wire 1 D@ B [11] $end
$var wire 1 E@ B [10] $end
$var wire 1 F@ B [9] $end
$var wire 1 G@ B [8] $end
$var wire 1 H@ B [7] $end
$var wire 1 I@ B [6] $end
$var wire 1 J@ B [5] $end
$var wire 1 K@ B [4] $end
$var wire 1 L@ B [3] $end
$var wire 1 M@ B [2] $end
$var wire 1 N@ B [1] $end
$var wire 1 O@ B [0] $end
$var wire 1 xE C_in $end
$var wire 1 ~? S [15] $end
$var wire 1 !@ S [14] $end
$var wire 1 "@ S [13] $end
$var wire 1 #@ S [12] $end
$var wire 1 $@ S [11] $end
$var wire 1 %@ S [10] $end
$var wire 1 &@ S [9] $end
$var wire 1 '@ S [8] $end
$var wire 1 (@ S [7] $end
$var wire 1 )@ S [6] $end
$var wire 1 *@ S [5] $end
$var wire 1 +@ S [4] $end
$var wire 1 ,@ S [3] $end
$var wire 1 -@ S [2] $end
$var wire 1 .@ S [1] $end
$var wire 1 /@ S [0] $end
$var wire 1 yE C_out $end
$var wire 1 zE C0 $end
$var wire 1 {E C1 $end
$var wire 1 |E C2 $end
$var wire 1 }E P0 $end
$var wire 1 ~E P0_bar $end
$var wire 1 !F P1 $end
$var wire 1 "F P1_bar $end
$var wire 1 #F P2 $end
$var wire 1 $F P2_bar $end
$var wire 1 %F P3 $end
$var wire 1 &F P3_bar $end
$var wire 1 'F G0 $end
$var wire 1 (F G0_bar $end
$var wire 1 )F G1 $end
$var wire 1 *F G1_bar $end
$var wire 1 +F G2 $end
$var wire 1 ,F G2_bar $end
$var wire 1 -F G3 $end
$var wire 1 .F G3_bar $end
$var wire 1 /F nand2_c0_0_out $end
$var wire 1 0F nand2_c1_0_out $end
$var wire 1 1F nand2_c2_0_out $end
$var wire 1 2F nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 3F N $end
$var wire 1 q> A [3] $end
$var wire 1 r> A [2] $end
$var wire 1 s> A [1] $end
$var wire 1 t> A [0] $end
$var wire 1 L@ B [3] $end
$var wire 1 M@ B [2] $end
$var wire 1 N@ B [1] $end
$var wire 1 O@ B [0] $end
$var wire 1 xE C_in $end
$var wire 1 ,@ S [3] $end
$var wire 1 -@ S [2] $end
$var wire 1 .@ S [1] $end
$var wire 1 /@ S [0] $end
$var wire 1 }E P $end
$var wire 1 'F G $end
$var wire 1 4F C_out $end
$var wire 1 5F c0 $end
$var wire 1 6F c1 $end
$var wire 1 7F c2 $end
$var wire 1 8F p0 $end
$var wire 1 9F g0 $end
$var wire 1 :F p1 $end
$var wire 1 ;F g1 $end
$var wire 1 <F p2 $end
$var wire 1 =F g2 $end
$var wire 1 >F p3 $end
$var wire 1 ?F g3 $end
$var wire 1 @F g0_bar $end
$var wire 1 AF g1_bar $end
$var wire 1 BF g2_bar $end
$var wire 1 CF g3_bar $end
$var wire 1 DF nand2_c0_0_out $end
$var wire 1 EF nand2_c1_0_out $end
$var wire 1 FF nand2_c2_0_out $end
$var wire 1 GF nand2_c3_0_out $end
$var wire 1 HF nand2_p3_p2 $end
$var wire 1 IF nand2_p1_p0 $end
$var wire 1 JF nand2_p3g2_out $end
$var wire 1 KF nand2_p3p2g1_out $end
$var wire 1 LF nand3_G_0_out $end
$var wire 1 MF nand2_p1g0_out $end
$var wire 1 NF nor2_G_0_out $end
$var wire 1 OF G_bar $end

$scope module not1_c0_0 $end
$var wire 1 9F in1 $end
$var wire 1 @F out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 8F in1 $end
$var wire 1 xE in2 $end
$var wire 1 DF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 @F in1 $end
$var wire 1 DF in2 $end
$var wire 1 5F out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 ;F in1 $end
$var wire 1 AF out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 :F in1 $end
$var wire 1 5F in2 $end
$var wire 1 EF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 AF in1 $end
$var wire 1 EF in2 $end
$var wire 1 6F out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 =F in1 $end
$var wire 1 BF out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 <F in1 $end
$var wire 1 6F in2 $end
$var wire 1 FF out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 BF in1 $end
$var wire 1 FF in2 $end
$var wire 1 7F out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ?F in1 $end
$var wire 1 CF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 >F in1 $end
$var wire 1 7F in2 $end
$var wire 1 GF out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 CF in1 $end
$var wire 1 GF in2 $end
$var wire 1 4F out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 >F in1 $end
$var wire 1 <F in2 $end
$var wire 1 HF out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 :F in1 $end
$var wire 1 8F in2 $end
$var wire 1 IF out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 HF in1 $end
$var wire 1 IF in2 $end
$var wire 1 }E out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 >F in1 $end
$var wire 1 =F in2 $end
$var wire 1 JF out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 >F in1 $end
$var wire 1 <F in2 $end
$var wire 1 ;F in3 $end
$var wire 1 KF out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 CF in1 $end
$var wire 1 JF in2 $end
$var wire 1 KF in3 $end
$var wire 1 LF out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 :F in1 $end
$var wire 1 9F in2 $end
$var wire 1 MF out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 HF in1 $end
$var wire 1 MF in2 $end
$var wire 1 NF out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 LF in1 $end
$var wire 1 NF in2 $end
$var wire 1 OF out $end
$upscope $end

$scope module not1_G $end
$var wire 1 OF in1 $end
$var wire 1 'F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 t> A $end
$var wire 1 O@ B $end
$var wire 1 xE C_in $end
$var wire 1 8F p $end
$var wire 1 9F g $end
$var wire 1 /@ S $end
$var wire 1 PF C_out $end
$var wire 1 QF g_bar $end
$var wire 1 RF p_bar $end
$var wire 1 SF nand2_1_out $end
$var wire 1 TF nand2_2_out $end
$var wire 1 UF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 QF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 QF in1 $end
$var wire 1 9F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 RF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 RF in1 $end
$var wire 1 8F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 SF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 t> in1 $end
$var wire 1 xE in2 $end
$var wire 1 TF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 O@ in1 $end
$var wire 1 xE in2 $end
$var wire 1 UF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 SF in1 $end
$var wire 1 TF in2 $end
$var wire 1 UF in3 $end
$var wire 1 PF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 t> in1 $end
$var wire 1 O@ in2 $end
$var wire 1 xE in3 $end
$var wire 1 /@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 s> A $end
$var wire 1 N@ B $end
$var wire 1 5F C_in $end
$var wire 1 :F p $end
$var wire 1 ;F g $end
$var wire 1 .@ S $end
$var wire 1 VF C_out $end
$var wire 1 WF g_bar $end
$var wire 1 XF p_bar $end
$var wire 1 YF nand2_1_out $end
$var wire 1 ZF nand2_2_out $end
$var wire 1 [F nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 WF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WF in1 $end
$var wire 1 ;F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 XF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XF in1 $end
$var wire 1 :F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 YF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 s> in1 $end
$var wire 1 5F in2 $end
$var wire 1 ZF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 N@ in1 $end
$var wire 1 5F in2 $end
$var wire 1 [F out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YF in1 $end
$var wire 1 ZF in2 $end
$var wire 1 [F in3 $end
$var wire 1 VF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 s> in1 $end
$var wire 1 N@ in2 $end
$var wire 1 5F in3 $end
$var wire 1 .@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 r> A $end
$var wire 1 M@ B $end
$var wire 1 6F C_in $end
$var wire 1 <F p $end
$var wire 1 =F g $end
$var wire 1 -@ S $end
$var wire 1 \F C_out $end
$var wire 1 ]F g_bar $end
$var wire 1 ^F p_bar $end
$var wire 1 _F nand2_1_out $end
$var wire 1 `F nand2_2_out $end
$var wire 1 aF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 ]F out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]F in1 $end
$var wire 1 =F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 ^F out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^F in1 $end
$var wire 1 <F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 _F out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 r> in1 $end
$var wire 1 6F in2 $end
$var wire 1 `F out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 M@ in1 $end
$var wire 1 6F in2 $end
$var wire 1 aF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _F in1 $end
$var wire 1 `F in2 $end
$var wire 1 aF in3 $end
$var wire 1 \F out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 r> in1 $end
$var wire 1 M@ in2 $end
$var wire 1 6F in3 $end
$var wire 1 -@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 q> A $end
$var wire 1 L@ B $end
$var wire 1 7F C_in $end
$var wire 1 >F p $end
$var wire 1 ?F g $end
$var wire 1 ,@ S $end
$var wire 1 bF C_out $end
$var wire 1 cF g_bar $end
$var wire 1 dF p_bar $end
$var wire 1 eF nand2_1_out $end
$var wire 1 fF nand2_2_out $end
$var wire 1 gF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 cF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 cF in1 $end
$var wire 1 ?F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 dF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 dF in1 $end
$var wire 1 >F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 eF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 q> in1 $end
$var wire 1 7F in2 $end
$var wire 1 fF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 L@ in1 $end
$var wire 1 7F in2 $end
$var wire 1 gF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 eF in1 $end
$var wire 1 fF in2 $end
$var wire 1 gF in3 $end
$var wire 1 bF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 q> in1 $end
$var wire 1 L@ in2 $end
$var wire 1 7F in3 $end
$var wire 1 ,@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 hF N $end
$var wire 1 m> A [3] $end
$var wire 1 n> A [2] $end
$var wire 1 o> A [1] $end
$var wire 1 p> A [0] $end
$var wire 1 H@ B [3] $end
$var wire 1 I@ B [2] $end
$var wire 1 J@ B [1] $end
$var wire 1 K@ B [0] $end
$var wire 1 zE C_in $end
$var wire 1 (@ S [3] $end
$var wire 1 )@ S [2] $end
$var wire 1 *@ S [1] $end
$var wire 1 +@ S [0] $end
$var wire 1 !F P $end
$var wire 1 )F G $end
$var wire 1 iF C_out $end
$var wire 1 jF c0 $end
$var wire 1 kF c1 $end
$var wire 1 lF c2 $end
$var wire 1 mF p0 $end
$var wire 1 nF g0 $end
$var wire 1 oF p1 $end
$var wire 1 pF g1 $end
$var wire 1 qF p2 $end
$var wire 1 rF g2 $end
$var wire 1 sF p3 $end
$var wire 1 tF g3 $end
$var wire 1 uF g0_bar $end
$var wire 1 vF g1_bar $end
$var wire 1 wF g2_bar $end
$var wire 1 xF g3_bar $end
$var wire 1 yF nand2_c0_0_out $end
$var wire 1 zF nand2_c1_0_out $end
$var wire 1 {F nand2_c2_0_out $end
$var wire 1 |F nand2_c3_0_out $end
$var wire 1 }F nand2_p3_p2 $end
$var wire 1 ~F nand2_p1_p0 $end
$var wire 1 !G nand2_p3g2_out $end
$var wire 1 "G nand2_p3p2g1_out $end
$var wire 1 #G nand3_G_0_out $end
$var wire 1 $G nand2_p1g0_out $end
$var wire 1 %G nor2_G_0_out $end
$var wire 1 &G G_bar $end

$scope module not1_c0_0 $end
$var wire 1 nF in1 $end
$var wire 1 uF out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 mF in1 $end
$var wire 1 zE in2 $end
$var wire 1 yF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 uF in1 $end
$var wire 1 yF in2 $end
$var wire 1 jF out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 pF in1 $end
$var wire 1 vF out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 oF in1 $end
$var wire 1 jF in2 $end
$var wire 1 zF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 vF in1 $end
$var wire 1 zF in2 $end
$var wire 1 kF out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 rF in1 $end
$var wire 1 wF out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 qF in1 $end
$var wire 1 kF in2 $end
$var wire 1 {F out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 wF in1 $end
$var wire 1 {F in2 $end
$var wire 1 lF out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 tF in1 $end
$var wire 1 xF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 sF in1 $end
$var wire 1 lF in2 $end
$var wire 1 |F out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 xF in1 $end
$var wire 1 |F in2 $end
$var wire 1 iF out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 sF in1 $end
$var wire 1 qF in2 $end
$var wire 1 }F out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 oF in1 $end
$var wire 1 mF in2 $end
$var wire 1 ~F out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 }F in1 $end
$var wire 1 ~F in2 $end
$var wire 1 !F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 sF in1 $end
$var wire 1 rF in2 $end
$var wire 1 !G out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 sF in1 $end
$var wire 1 qF in2 $end
$var wire 1 pF in3 $end
$var wire 1 "G out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 xF in1 $end
$var wire 1 !G in2 $end
$var wire 1 "G in3 $end
$var wire 1 #G out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 oF in1 $end
$var wire 1 nF in2 $end
$var wire 1 $G out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 }F in1 $end
$var wire 1 $G in2 $end
$var wire 1 %G out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 #G in1 $end
$var wire 1 %G in2 $end
$var wire 1 &G out $end
$upscope $end

$scope module not1_G $end
$var wire 1 &G in1 $end
$var wire 1 )F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 p> A $end
$var wire 1 K@ B $end
$var wire 1 zE C_in $end
$var wire 1 mF p $end
$var wire 1 nF g $end
$var wire 1 +@ S $end
$var wire 1 'G C_out $end
$var wire 1 (G g_bar $end
$var wire 1 )G p_bar $end
$var wire 1 *G nand2_1_out $end
$var wire 1 +G nand2_2_out $end
$var wire 1 ,G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 (G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 (G in1 $end
$var wire 1 nF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 )G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 )G in1 $end
$var wire 1 mF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 *G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 p> in1 $end
$var wire 1 zE in2 $end
$var wire 1 +G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 K@ in1 $end
$var wire 1 zE in2 $end
$var wire 1 ,G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 *G in1 $end
$var wire 1 +G in2 $end
$var wire 1 ,G in3 $end
$var wire 1 'G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 p> in1 $end
$var wire 1 K@ in2 $end
$var wire 1 zE in3 $end
$var wire 1 +@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 o> A $end
$var wire 1 J@ B $end
$var wire 1 jF C_in $end
$var wire 1 oF p $end
$var wire 1 pF g $end
$var wire 1 *@ S $end
$var wire 1 -G C_out $end
$var wire 1 .G g_bar $end
$var wire 1 /G p_bar $end
$var wire 1 0G nand2_1_out $end
$var wire 1 1G nand2_2_out $end
$var wire 1 2G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 .G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 .G in1 $end
$var wire 1 pF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 /G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 /G in1 $end
$var wire 1 oF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 0G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 o> in1 $end
$var wire 1 jF in2 $end
$var wire 1 1G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 J@ in1 $end
$var wire 1 jF in2 $end
$var wire 1 2G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 0G in1 $end
$var wire 1 1G in2 $end
$var wire 1 2G in3 $end
$var wire 1 -G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 o> in1 $end
$var wire 1 J@ in2 $end
$var wire 1 jF in3 $end
$var wire 1 *@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 n> A $end
$var wire 1 I@ B $end
$var wire 1 kF C_in $end
$var wire 1 qF p $end
$var wire 1 rF g $end
$var wire 1 )@ S $end
$var wire 1 3G C_out $end
$var wire 1 4G g_bar $end
$var wire 1 5G p_bar $end
$var wire 1 6G nand2_1_out $end
$var wire 1 7G nand2_2_out $end
$var wire 1 8G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 4G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 4G in1 $end
$var wire 1 rF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 5G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 5G in1 $end
$var wire 1 qF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 6G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 n> in1 $end
$var wire 1 kF in2 $end
$var wire 1 7G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 I@ in1 $end
$var wire 1 kF in2 $end
$var wire 1 8G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 6G in1 $end
$var wire 1 7G in2 $end
$var wire 1 8G in3 $end
$var wire 1 3G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 n> in1 $end
$var wire 1 I@ in2 $end
$var wire 1 kF in3 $end
$var wire 1 )@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 m> A $end
$var wire 1 H@ B $end
$var wire 1 lF C_in $end
$var wire 1 sF p $end
$var wire 1 tF g $end
$var wire 1 (@ S $end
$var wire 1 9G C_out $end
$var wire 1 :G g_bar $end
$var wire 1 ;G p_bar $end
$var wire 1 <G nand2_1_out $end
$var wire 1 =G nand2_2_out $end
$var wire 1 >G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 :G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 :G in1 $end
$var wire 1 tF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 ;G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ;G in1 $end
$var wire 1 sF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 <G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 m> in1 $end
$var wire 1 lF in2 $end
$var wire 1 =G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 H@ in1 $end
$var wire 1 lF in2 $end
$var wire 1 >G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 <G in1 $end
$var wire 1 =G in2 $end
$var wire 1 >G in3 $end
$var wire 1 9G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 m> in1 $end
$var wire 1 H@ in2 $end
$var wire 1 lF in3 $end
$var wire 1 (@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 ?G N $end
$var wire 1 i> A [3] $end
$var wire 1 j> A [2] $end
$var wire 1 k> A [1] $end
$var wire 1 l> A [0] $end
$var wire 1 D@ B [3] $end
$var wire 1 E@ B [2] $end
$var wire 1 F@ B [1] $end
$var wire 1 G@ B [0] $end
$var wire 1 {E C_in $end
$var wire 1 $@ S [3] $end
$var wire 1 %@ S [2] $end
$var wire 1 &@ S [1] $end
$var wire 1 '@ S [0] $end
$var wire 1 #F P $end
$var wire 1 +F G $end
$var wire 1 @G C_out $end
$var wire 1 AG c0 $end
$var wire 1 BG c1 $end
$var wire 1 CG c2 $end
$var wire 1 DG p0 $end
$var wire 1 EG g0 $end
$var wire 1 FG p1 $end
$var wire 1 GG g1 $end
$var wire 1 HG p2 $end
$var wire 1 IG g2 $end
$var wire 1 JG p3 $end
$var wire 1 KG g3 $end
$var wire 1 LG g0_bar $end
$var wire 1 MG g1_bar $end
$var wire 1 NG g2_bar $end
$var wire 1 OG g3_bar $end
$var wire 1 PG nand2_c0_0_out $end
$var wire 1 QG nand2_c1_0_out $end
$var wire 1 RG nand2_c2_0_out $end
$var wire 1 SG nand2_c3_0_out $end
$var wire 1 TG nand2_p3_p2 $end
$var wire 1 UG nand2_p1_p0 $end
$var wire 1 VG nand2_p3g2_out $end
$var wire 1 WG nand2_p3p2g1_out $end
$var wire 1 XG nand3_G_0_out $end
$var wire 1 YG nand2_p1g0_out $end
$var wire 1 ZG nor2_G_0_out $end
$var wire 1 [G G_bar $end

$scope module not1_c0_0 $end
$var wire 1 EG in1 $end
$var wire 1 LG out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 DG in1 $end
$var wire 1 {E in2 $end
$var wire 1 PG out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 LG in1 $end
$var wire 1 PG in2 $end
$var wire 1 AG out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 GG in1 $end
$var wire 1 MG out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 FG in1 $end
$var wire 1 AG in2 $end
$var wire 1 QG out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 MG in1 $end
$var wire 1 QG in2 $end
$var wire 1 BG out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 IG in1 $end
$var wire 1 NG out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 HG in1 $end
$var wire 1 BG in2 $end
$var wire 1 RG out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 NG in1 $end
$var wire 1 RG in2 $end
$var wire 1 CG out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 KG in1 $end
$var wire 1 OG out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 JG in1 $end
$var wire 1 CG in2 $end
$var wire 1 SG out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 OG in1 $end
$var wire 1 SG in2 $end
$var wire 1 @G out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 JG in1 $end
$var wire 1 HG in2 $end
$var wire 1 TG out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 FG in1 $end
$var wire 1 DG in2 $end
$var wire 1 UG out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 TG in1 $end
$var wire 1 UG in2 $end
$var wire 1 #F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 JG in1 $end
$var wire 1 IG in2 $end
$var wire 1 VG out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 JG in1 $end
$var wire 1 HG in2 $end
$var wire 1 GG in3 $end
$var wire 1 WG out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 OG in1 $end
$var wire 1 VG in2 $end
$var wire 1 WG in3 $end
$var wire 1 XG out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 FG in1 $end
$var wire 1 EG in2 $end
$var wire 1 YG out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 TG in1 $end
$var wire 1 YG in2 $end
$var wire 1 ZG out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 XG in1 $end
$var wire 1 ZG in2 $end
$var wire 1 [G out $end
$upscope $end

$scope module not1_G $end
$var wire 1 [G in1 $end
$var wire 1 +F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 l> A $end
$var wire 1 G@ B $end
$var wire 1 {E C_in $end
$var wire 1 DG p $end
$var wire 1 EG g $end
$var wire 1 '@ S $end
$var wire 1 \G C_out $end
$var wire 1 ]G g_bar $end
$var wire 1 ^G p_bar $end
$var wire 1 _G nand2_1_out $end
$var wire 1 `G nand2_2_out $end
$var wire 1 aG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 ]G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]G in1 $end
$var wire 1 EG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 ^G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^G in1 $end
$var wire 1 DG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 _G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 l> in1 $end
$var wire 1 {E in2 $end
$var wire 1 `G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 G@ in1 $end
$var wire 1 {E in2 $end
$var wire 1 aG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _G in1 $end
$var wire 1 `G in2 $end
$var wire 1 aG in3 $end
$var wire 1 \G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 l> in1 $end
$var wire 1 G@ in2 $end
$var wire 1 {E in3 $end
$var wire 1 '@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 k> A $end
$var wire 1 F@ B $end
$var wire 1 AG C_in $end
$var wire 1 FG p $end
$var wire 1 GG g $end
$var wire 1 &@ S $end
$var wire 1 bG C_out $end
$var wire 1 cG g_bar $end
$var wire 1 dG p_bar $end
$var wire 1 eG nand2_1_out $end
$var wire 1 fG nand2_2_out $end
$var wire 1 gG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 cG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 cG in1 $end
$var wire 1 GG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 dG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 dG in1 $end
$var wire 1 FG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 eG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 k> in1 $end
$var wire 1 AG in2 $end
$var wire 1 fG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 F@ in1 $end
$var wire 1 AG in2 $end
$var wire 1 gG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 eG in1 $end
$var wire 1 fG in2 $end
$var wire 1 gG in3 $end
$var wire 1 bG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 k> in1 $end
$var wire 1 F@ in2 $end
$var wire 1 AG in3 $end
$var wire 1 &@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 j> A $end
$var wire 1 E@ B $end
$var wire 1 BG C_in $end
$var wire 1 HG p $end
$var wire 1 IG g $end
$var wire 1 %@ S $end
$var wire 1 hG C_out $end
$var wire 1 iG g_bar $end
$var wire 1 jG p_bar $end
$var wire 1 kG nand2_1_out $end
$var wire 1 lG nand2_2_out $end
$var wire 1 mG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 iG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 iG in1 $end
$var wire 1 IG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 jG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 jG in1 $end
$var wire 1 HG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 kG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 j> in1 $end
$var wire 1 BG in2 $end
$var wire 1 lG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 E@ in1 $end
$var wire 1 BG in2 $end
$var wire 1 mG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 kG in1 $end
$var wire 1 lG in2 $end
$var wire 1 mG in3 $end
$var wire 1 hG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 j> in1 $end
$var wire 1 E@ in2 $end
$var wire 1 BG in3 $end
$var wire 1 %@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 i> A $end
$var wire 1 D@ B $end
$var wire 1 CG C_in $end
$var wire 1 JG p $end
$var wire 1 KG g $end
$var wire 1 $@ S $end
$var wire 1 nG C_out $end
$var wire 1 oG g_bar $end
$var wire 1 pG p_bar $end
$var wire 1 qG nand2_1_out $end
$var wire 1 rG nand2_2_out $end
$var wire 1 sG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 oG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 oG in1 $end
$var wire 1 KG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 pG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 pG in1 $end
$var wire 1 JG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 qG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 i> in1 $end
$var wire 1 CG in2 $end
$var wire 1 rG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 D@ in1 $end
$var wire 1 CG in2 $end
$var wire 1 sG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 qG in1 $end
$var wire 1 rG in2 $end
$var wire 1 sG in3 $end
$var wire 1 nG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 i> in1 $end
$var wire 1 D@ in2 $end
$var wire 1 CG in3 $end
$var wire 1 $@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 tG N $end
$var wire 1 e> A [3] $end
$var wire 1 f> A [2] $end
$var wire 1 g> A [1] $end
$var wire 1 h> A [0] $end
$var wire 1 @@ B [3] $end
$var wire 1 A@ B [2] $end
$var wire 1 B@ B [1] $end
$var wire 1 C@ B [0] $end
$var wire 1 |E C_in $end
$var wire 1 ~? S [3] $end
$var wire 1 !@ S [2] $end
$var wire 1 "@ S [1] $end
$var wire 1 #@ S [0] $end
$var wire 1 %F P $end
$var wire 1 -F G $end
$var wire 1 uG C_out $end
$var wire 1 vG c0 $end
$var wire 1 wG c1 $end
$var wire 1 xG c2 $end
$var wire 1 yG p0 $end
$var wire 1 zG g0 $end
$var wire 1 {G p1 $end
$var wire 1 |G g1 $end
$var wire 1 }G p2 $end
$var wire 1 ~G g2 $end
$var wire 1 !H p3 $end
$var wire 1 "H g3 $end
$var wire 1 #H g0_bar $end
$var wire 1 $H g1_bar $end
$var wire 1 %H g2_bar $end
$var wire 1 &H g3_bar $end
$var wire 1 'H nand2_c0_0_out $end
$var wire 1 (H nand2_c1_0_out $end
$var wire 1 )H nand2_c2_0_out $end
$var wire 1 *H nand2_c3_0_out $end
$var wire 1 +H nand2_p3_p2 $end
$var wire 1 ,H nand2_p1_p0 $end
$var wire 1 -H nand2_p3g2_out $end
$var wire 1 .H nand2_p3p2g1_out $end
$var wire 1 /H nand3_G_0_out $end
$var wire 1 0H nand2_p1g0_out $end
$var wire 1 1H nor2_G_0_out $end
$var wire 1 2H G_bar $end

$scope module not1_c0_0 $end
$var wire 1 zG in1 $end
$var wire 1 #H out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 yG in1 $end
$var wire 1 |E in2 $end
$var wire 1 'H out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 #H in1 $end
$var wire 1 'H in2 $end
$var wire 1 vG out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 |G in1 $end
$var wire 1 $H out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 {G in1 $end
$var wire 1 vG in2 $end
$var wire 1 (H out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 $H in1 $end
$var wire 1 (H in2 $end
$var wire 1 wG out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ~G in1 $end
$var wire 1 %H out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 }G in1 $end
$var wire 1 wG in2 $end
$var wire 1 )H out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 %H in1 $end
$var wire 1 )H in2 $end
$var wire 1 xG out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 "H in1 $end
$var wire 1 &H out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 !H in1 $end
$var wire 1 xG in2 $end
$var wire 1 *H out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 &H in1 $end
$var wire 1 *H in2 $end
$var wire 1 uG out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 !H in1 $end
$var wire 1 }G in2 $end
$var wire 1 +H out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 {G in1 $end
$var wire 1 yG in2 $end
$var wire 1 ,H out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 +H in1 $end
$var wire 1 ,H in2 $end
$var wire 1 %F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 !H in1 $end
$var wire 1 ~G in2 $end
$var wire 1 -H out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 !H in1 $end
$var wire 1 }G in2 $end
$var wire 1 |G in3 $end
$var wire 1 .H out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 &H in1 $end
$var wire 1 -H in2 $end
$var wire 1 .H in3 $end
$var wire 1 /H out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 {G in1 $end
$var wire 1 zG in2 $end
$var wire 1 0H out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 +H in1 $end
$var wire 1 0H in2 $end
$var wire 1 1H out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 /H in1 $end
$var wire 1 1H in2 $end
$var wire 1 2H out $end
$upscope $end

$scope module not1_G $end
$var wire 1 2H in1 $end
$var wire 1 -F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 h> A $end
$var wire 1 C@ B $end
$var wire 1 |E C_in $end
$var wire 1 yG p $end
$var wire 1 zG g $end
$var wire 1 #@ S $end
$var wire 1 3H C_out $end
$var wire 1 4H g_bar $end
$var wire 1 5H p_bar $end
$var wire 1 6H nand2_1_out $end
$var wire 1 7H nand2_2_out $end
$var wire 1 8H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 4H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 4H in1 $end
$var wire 1 zG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 5H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 5H in1 $end
$var wire 1 yG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 6H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 h> in1 $end
$var wire 1 |E in2 $end
$var wire 1 7H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 C@ in1 $end
$var wire 1 |E in2 $end
$var wire 1 8H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 6H in1 $end
$var wire 1 7H in2 $end
$var wire 1 8H in3 $end
$var wire 1 3H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 h> in1 $end
$var wire 1 C@ in2 $end
$var wire 1 |E in3 $end
$var wire 1 #@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 g> A $end
$var wire 1 B@ B $end
$var wire 1 vG C_in $end
$var wire 1 {G p $end
$var wire 1 |G g $end
$var wire 1 "@ S $end
$var wire 1 9H C_out $end
$var wire 1 :H g_bar $end
$var wire 1 ;H p_bar $end
$var wire 1 <H nand2_1_out $end
$var wire 1 =H nand2_2_out $end
$var wire 1 >H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 :H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 :H in1 $end
$var wire 1 |G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 ;H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ;H in1 $end
$var wire 1 {G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 <H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 g> in1 $end
$var wire 1 vG in2 $end
$var wire 1 =H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 B@ in1 $end
$var wire 1 vG in2 $end
$var wire 1 >H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 <H in1 $end
$var wire 1 =H in2 $end
$var wire 1 >H in3 $end
$var wire 1 9H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 g> in1 $end
$var wire 1 B@ in2 $end
$var wire 1 vG in3 $end
$var wire 1 "@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 f> A $end
$var wire 1 A@ B $end
$var wire 1 wG C_in $end
$var wire 1 }G p $end
$var wire 1 ~G g $end
$var wire 1 !@ S $end
$var wire 1 ?H C_out $end
$var wire 1 @H g_bar $end
$var wire 1 AH p_bar $end
$var wire 1 BH nand2_1_out $end
$var wire 1 CH nand2_2_out $end
$var wire 1 DH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 @H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 @H in1 $end
$var wire 1 ~G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 AH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 AH in1 $end
$var wire 1 }G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 BH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 f> in1 $end
$var wire 1 wG in2 $end
$var wire 1 CH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 A@ in1 $end
$var wire 1 wG in2 $end
$var wire 1 DH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 BH in1 $end
$var wire 1 CH in2 $end
$var wire 1 DH in3 $end
$var wire 1 ?H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 f> in1 $end
$var wire 1 A@ in2 $end
$var wire 1 wG in3 $end
$var wire 1 !@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 e> A $end
$var wire 1 @@ B $end
$var wire 1 xG C_in $end
$var wire 1 !H p $end
$var wire 1 "H g $end
$var wire 1 ~? S $end
$var wire 1 EH C_out $end
$var wire 1 FH g_bar $end
$var wire 1 GH p_bar $end
$var wire 1 HH nand2_1_out $end
$var wire 1 IH nand2_2_out $end
$var wire 1 JH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 FH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 FH in1 $end
$var wire 1 "H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 GH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 GH in1 $end
$var wire 1 !H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 HH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 e> in1 $end
$var wire 1 xG in2 $end
$var wire 1 IH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 @@ in1 $end
$var wire 1 xG in2 $end
$var wire 1 JH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 HH in1 $end
$var wire 1 IH in2 $end
$var wire 1 JH in3 $end
$var wire 1 EH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 e> in1 $end
$var wire 1 @@ in2 $end
$var wire 1 xG in3 $end
$var wire 1 ~? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 'F in1 $end
$var wire 1 (F out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 }E in1 $end
$var wire 1 xE in2 $end
$var wire 1 /F out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 (F in1 $end
$var wire 1 /F in2 $end
$var wire 1 zE out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 )F in1 $end
$var wire 1 *F out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 !F in1 $end
$var wire 1 zE in2 $end
$var wire 1 0F out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 *F in1 $end
$var wire 1 0F in2 $end
$var wire 1 {E out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 +F in1 $end
$var wire 1 ,F out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 #F in1 $end
$var wire 1 {E in2 $end
$var wire 1 1F out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ,F in1 $end
$var wire 1 1F in2 $end
$var wire 1 |E out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 -F in1 $end
$var wire 1 .F out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 %F in1 $end
$var wire 1 |E in2 $end
$var wire 1 2F out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 .F in1 $end
$var wire 1 2F in2 $end
$var wire 1 yE out $end
$upscope $end
$upscope $end

$scope module executeALU $end
$var parameter 32 KH N $end
$var parameter 32 LH O $end
$var wire 1 e> InA [15] $end
$var wire 1 f> InA [14] $end
$var wire 1 g> InA [13] $end
$var wire 1 h> InA [12] $end
$var wire 1 i> InA [11] $end
$var wire 1 j> InA [10] $end
$var wire 1 k> InA [9] $end
$var wire 1 l> InA [8] $end
$var wire 1 m> InA [7] $end
$var wire 1 n> InA [6] $end
$var wire 1 o> InA [5] $end
$var wire 1 p> InA [4] $end
$var wire 1 q> InA [3] $end
$var wire 1 r> InA [2] $end
$var wire 1 s> InA [1] $end
$var wire 1 t> InA [0] $end
$var wire 1 u> InB [15] $end
$var wire 1 v> InB [14] $end
$var wire 1 w> InB [13] $end
$var wire 1 x> InB [12] $end
$var wire 1 y> InB [11] $end
$var wire 1 z> InB [10] $end
$var wire 1 {> InB [9] $end
$var wire 1 |> InB [8] $end
$var wire 1 }> InB [7] $end
$var wire 1 ~> InB [6] $end
$var wire 1 !? InB [5] $end
$var wire 1 "? InB [4] $end
$var wire 1 #? InB [3] $end
$var wire 1 $? InB [2] $end
$var wire 1 %? InB [1] $end
$var wire 1 &? InB [0] $end
$var wire 1 MH Cin $end
$var wire 1 w? Op [2] $end
$var wire 1 x? Op [1] $end
$var wire 1 y? Op [0] $end
$var wire 1 b% invA $end
$var wire 1 c% invB $end
$var wire 1 z? sign $end
$var wire 1 h% slbi $end
$var wire 1 g? Out [15] $end
$var wire 1 h? Out [14] $end
$var wire 1 i? Out [13] $end
$var wire 1 j? Out [12] $end
$var wire 1 k? Out [11] $end
$var wire 1 l? Out [10] $end
$var wire 1 m? Out [9] $end
$var wire 1 n? Out [8] $end
$var wire 1 o? Out [7] $end
$var wire 1 p? Out [6] $end
$var wire 1 q? Out [5] $end
$var wire 1 r? Out [4] $end
$var wire 1 s? Out [3] $end
$var wire 1 t? Out [2] $end
$var wire 1 u? Out [1] $end
$var wire 1 v? Out [0] $end
$var wire 1 @* Ofl $end
$var wire 1 ?* Zero $end
$var wire 1 |? cout $end
$var wire 1 NH rotate [15] $end
$var wire 1 OH rotate [14] $end
$var wire 1 PH rotate [13] $end
$var wire 1 QH rotate [12] $end
$var wire 1 RH rotate [11] $end
$var wire 1 SH rotate [10] $end
$var wire 1 TH rotate [9] $end
$var wire 1 UH rotate [8] $end
$var wire 1 VH rotate [7] $end
$var wire 1 WH rotate [6] $end
$var wire 1 XH rotate [5] $end
$var wire 1 YH rotate [4] $end
$var wire 1 ZH rotate [3] $end
$var wire 1 [H rotate [2] $end
$var wire 1 \H rotate [1] $end
$var wire 1 ]H rotate [0] $end
$var wire 1 ^H tmp [31] $end
$var wire 1 _H tmp [30] $end
$var wire 1 `H tmp [29] $end
$var wire 1 aH tmp [28] $end
$var wire 1 bH tmp [27] $end
$var wire 1 cH tmp [26] $end
$var wire 1 dH tmp [25] $end
$var wire 1 eH tmp [24] $end
$var wire 1 fH tmp [23] $end
$var wire 1 gH tmp [22] $end
$var wire 1 hH tmp [21] $end
$var wire 1 iH tmp [20] $end
$var wire 1 jH tmp [19] $end
$var wire 1 kH tmp [18] $end
$var wire 1 lH tmp [17] $end
$var wire 1 mH tmp [16] $end
$var wire 1 nH tmp [15] $end
$var wire 1 oH tmp [14] $end
$var wire 1 pH tmp [13] $end
$var wire 1 qH tmp [12] $end
$var wire 1 rH tmp [11] $end
$var wire 1 sH tmp [10] $end
$var wire 1 tH tmp [9] $end
$var wire 1 uH tmp [8] $end
$var wire 1 vH tmp [7] $end
$var wire 1 wH tmp [6] $end
$var wire 1 xH tmp [5] $end
$var wire 1 yH tmp [4] $end
$var wire 1 zH tmp [3] $end
$var wire 1 {H tmp [2] $end
$var wire 1 |H tmp [1] $end
$var wire 1 }H tmp [0] $end
$var wire 1 ~H tmp2 [31] $end
$var wire 1 !I tmp2 [30] $end
$var wire 1 "I tmp2 [29] $end
$var wire 1 #I tmp2 [28] $end
$var wire 1 $I tmp2 [27] $end
$var wire 1 %I tmp2 [26] $end
$var wire 1 &I tmp2 [25] $end
$var wire 1 'I tmp2 [24] $end
$var wire 1 (I tmp2 [23] $end
$var wire 1 )I tmp2 [22] $end
$var wire 1 *I tmp2 [21] $end
$var wire 1 +I tmp2 [20] $end
$var wire 1 ,I tmp2 [19] $end
$var wire 1 -I tmp2 [18] $end
$var wire 1 .I tmp2 [17] $end
$var wire 1 /I tmp2 [16] $end
$var wire 1 0I tmp2 [15] $end
$var wire 1 1I tmp2 [14] $end
$var wire 1 2I tmp2 [13] $end
$var wire 1 3I tmp2 [12] $end
$var wire 1 4I tmp2 [11] $end
$var wire 1 5I tmp2 [10] $end
$var wire 1 6I tmp2 [9] $end
$var wire 1 7I tmp2 [8] $end
$var wire 1 8I tmp2 [7] $end
$var wire 1 9I tmp2 [6] $end
$var wire 1 :I tmp2 [5] $end
$var wire 1 ;I tmp2 [4] $end
$var wire 1 <I tmp2 [3] $end
$var wire 1 =I tmp2 [2] $end
$var wire 1 >I tmp2 [1] $end
$var wire 1 ?I tmp2 [0] $end
$var wire 1 @I tmp3 [31] $end
$var wire 1 AI tmp3 [30] $end
$var wire 1 BI tmp3 [29] $end
$var wire 1 CI tmp3 [28] $end
$var wire 1 DI tmp3 [27] $end
$var wire 1 EI tmp3 [26] $end
$var wire 1 FI tmp3 [25] $end
$var wire 1 GI tmp3 [24] $end
$var wire 1 HI tmp3 [23] $end
$var wire 1 II tmp3 [22] $end
$var wire 1 JI tmp3 [21] $end
$var wire 1 KI tmp3 [20] $end
$var wire 1 LI tmp3 [19] $end
$var wire 1 MI tmp3 [18] $end
$var wire 1 NI tmp3 [17] $end
$var wire 1 OI tmp3 [16] $end
$var wire 1 PI tmp3 [15] $end
$var wire 1 QI tmp3 [14] $end
$var wire 1 RI tmp3 [13] $end
$var wire 1 SI tmp3 [12] $end
$var wire 1 TI tmp3 [11] $end
$var wire 1 UI tmp3 [10] $end
$var wire 1 VI tmp3 [9] $end
$var wire 1 WI tmp3 [8] $end
$var wire 1 XI tmp3 [7] $end
$var wire 1 YI tmp3 [6] $end
$var wire 1 ZI tmp3 [5] $end
$var wire 1 [I tmp3 [4] $end
$var wire 1 \I tmp3 [3] $end
$var wire 1 ]I tmp3 [2] $end
$var wire 1 ^I tmp3 [1] $end
$var wire 1 _I tmp3 [0] $end
$var wire 1 `I shifter_out [15] $end
$var wire 1 aI shifter_out [14] $end
$var wire 1 bI shifter_out [13] $end
$var wire 1 cI shifter_out [12] $end
$var wire 1 dI shifter_out [11] $end
$var wire 1 eI shifter_out [10] $end
$var wire 1 fI shifter_out [9] $end
$var wire 1 gI shifter_out [8] $end
$var wire 1 hI shifter_out [7] $end
$var wire 1 iI shifter_out [6] $end
$var wire 1 jI shifter_out [5] $end
$var wire 1 kI shifter_out [4] $end
$var wire 1 lI shifter_out [3] $end
$var wire 1 mI shifter_out [2] $end
$var wire 1 nI shifter_out [1] $end
$var wire 1 oI shifter_out [0] $end
$var wire 1 pI ror_check [15] $end
$var wire 1 qI ror_check [14] $end
$var wire 1 rI ror_check [13] $end
$var wire 1 sI ror_check [12] $end
$var wire 1 tI ror_check [11] $end
$var wire 1 uI ror_check [10] $end
$var wire 1 vI ror_check [9] $end
$var wire 1 wI ror_check [8] $end
$var wire 1 xI ror_check [7] $end
$var wire 1 yI ror_check [6] $end
$var wire 1 zI ror_check [5] $end
$var wire 1 {I ror_check [4] $end
$var wire 1 |I ror_check [3] $end
$var wire 1 }I ror_check [2] $end
$var wire 1 ~I ror_check [1] $end
$var wire 1 !J ror_check [0] $end
$var wire 1 "J AND_RESULT [15] $end
$var wire 1 #J AND_RESULT [14] $end
$var wire 1 $J AND_RESULT [13] $end
$var wire 1 %J AND_RESULT [12] $end
$var wire 1 &J AND_RESULT [11] $end
$var wire 1 'J AND_RESULT [10] $end
$var wire 1 (J AND_RESULT [9] $end
$var wire 1 )J AND_RESULT [8] $end
$var wire 1 *J AND_RESULT [7] $end
$var wire 1 +J AND_RESULT [6] $end
$var wire 1 ,J AND_RESULT [5] $end
$var wire 1 -J AND_RESULT [4] $end
$var wire 1 .J AND_RESULT [3] $end
$var wire 1 /J AND_RESULT [2] $end
$var wire 1 0J AND_RESULT [1] $end
$var wire 1 1J AND_RESULT [0] $end
$var wire 1 2J OR_RESULT [15] $end
$var wire 1 3J OR_RESULT [14] $end
$var wire 1 4J OR_RESULT [13] $end
$var wire 1 5J OR_RESULT [12] $end
$var wire 1 6J OR_RESULT [11] $end
$var wire 1 7J OR_RESULT [10] $end
$var wire 1 8J OR_RESULT [9] $end
$var wire 1 9J OR_RESULT [8] $end
$var wire 1 :J OR_RESULT [7] $end
$var wire 1 ;J OR_RESULT [6] $end
$var wire 1 <J OR_RESULT [5] $end
$var wire 1 =J OR_RESULT [4] $end
$var wire 1 >J OR_RESULT [3] $end
$var wire 1 ?J OR_RESULT [2] $end
$var wire 1 @J OR_RESULT [1] $end
$var wire 1 AJ OR_RESULT [0] $end
$var wire 1 BJ XOR_RESULT [15] $end
$var wire 1 CJ XOR_RESULT [14] $end
$var wire 1 DJ XOR_RESULT [13] $end
$var wire 1 EJ XOR_RESULT [12] $end
$var wire 1 FJ XOR_RESULT [11] $end
$var wire 1 GJ XOR_RESULT [10] $end
$var wire 1 HJ XOR_RESULT [9] $end
$var wire 1 IJ XOR_RESULT [8] $end
$var wire 1 JJ XOR_RESULT [7] $end
$var wire 1 KJ XOR_RESULT [6] $end
$var wire 1 LJ XOR_RESULT [5] $end
$var wire 1 MJ XOR_RESULT [4] $end
$var wire 1 NJ XOR_RESULT [3] $end
$var wire 1 OJ XOR_RESULT [2] $end
$var wire 1 PJ XOR_RESULT [1] $end
$var wire 1 QJ XOR_RESULT [0] $end
$var wire 1 RJ ADD_RESULT [15] $end
$var wire 1 SJ ADD_RESULT [14] $end
$var wire 1 TJ ADD_RESULT [13] $end
$var wire 1 UJ ADD_RESULT [12] $end
$var wire 1 VJ ADD_RESULT [11] $end
$var wire 1 WJ ADD_RESULT [10] $end
$var wire 1 XJ ADD_RESULT [9] $end
$var wire 1 YJ ADD_RESULT [8] $end
$var wire 1 ZJ ADD_RESULT [7] $end
$var wire 1 [J ADD_RESULT [6] $end
$var wire 1 \J ADD_RESULT [5] $end
$var wire 1 ]J ADD_RESULT [4] $end
$var wire 1 ^J ADD_RESULT [3] $end
$var wire 1 _J ADD_RESULT [2] $end
$var wire 1 `J ADD_RESULT [1] $end
$var wire 1 aJ ADD_RESULT [0] $end
$var wire 1 bJ LOGIC_RESULT [15] $end
$var wire 1 cJ LOGIC_RESULT [14] $end
$var wire 1 dJ LOGIC_RESULT [13] $end
$var wire 1 eJ LOGIC_RESULT [12] $end
$var wire 1 fJ LOGIC_RESULT [11] $end
$var wire 1 gJ LOGIC_RESULT [10] $end
$var wire 1 hJ LOGIC_RESULT [9] $end
$var wire 1 iJ LOGIC_RESULT [8] $end
$var wire 1 jJ LOGIC_RESULT [7] $end
$var wire 1 kJ LOGIC_RESULT [6] $end
$var wire 1 lJ LOGIC_RESULT [5] $end
$var wire 1 mJ LOGIC_RESULT [4] $end
$var wire 1 nJ LOGIC_RESULT [3] $end
$var wire 1 oJ LOGIC_RESULT [2] $end
$var wire 1 pJ LOGIC_RESULT [1] $end
$var wire 1 qJ LOGIC_RESULT [0] $end
$var wire 1 rJ SUB_RESULT [15] $end
$var wire 1 sJ SUB_RESULT [14] $end
$var wire 1 tJ SUB_RESULT [13] $end
$var wire 1 uJ SUB_RESULT [12] $end
$var wire 1 vJ SUB_RESULT [11] $end
$var wire 1 wJ SUB_RESULT [10] $end
$var wire 1 xJ SUB_RESULT [9] $end
$var wire 1 yJ SUB_RESULT [8] $end
$var wire 1 zJ SUB_RESULT [7] $end
$var wire 1 {J SUB_RESULT [6] $end
$var wire 1 |J SUB_RESULT [5] $end
$var wire 1 }J SUB_RESULT [4] $end
$var wire 1 ~J SUB_RESULT [3] $end
$var wire 1 !K SUB_RESULT [2] $end
$var wire 1 "K SUB_RESULT [1] $end
$var wire 1 #K SUB_RESULT [0] $end
$var wire 1 $K A [15] $end
$var wire 1 %K A [14] $end
$var wire 1 &K A [13] $end
$var wire 1 'K A [12] $end
$var wire 1 (K A [11] $end
$var wire 1 )K A [10] $end
$var wire 1 *K A [9] $end
$var wire 1 +K A [8] $end
$var wire 1 ,K A [7] $end
$var wire 1 -K A [6] $end
$var wire 1 .K A [5] $end
$var wire 1 /K A [4] $end
$var wire 1 0K A [3] $end
$var wire 1 1K A [2] $end
$var wire 1 2K A [1] $end
$var wire 1 3K A [0] $end
$var wire 1 4K B [15] $end
$var wire 1 5K B [14] $end
$var wire 1 6K B [13] $end
$var wire 1 7K B [12] $end
$var wire 1 8K B [11] $end
$var wire 1 9K B [10] $end
$var wire 1 :K B [9] $end
$var wire 1 ;K B [8] $end
$var wire 1 <K B [7] $end
$var wire 1 =K B [6] $end
$var wire 1 >K B [5] $end
$var wire 1 ?K B [4] $end
$var wire 1 @K B [3] $end
$var wire 1 AK B [2] $end
$var wire 1 BK B [1] $end
$var wire 1 CK B [0] $end
$var wire 1 DK Overflow $end
$var wire 1 EK leftShiftAmount [4] $end
$var wire 1 FK leftShiftAmount [3] $end
$var wire 1 GK leftShiftAmount [2] $end
$var wire 1 HK leftShiftAmount [1] $end
$var wire 1 IK leftShiftAmount [0] $end

$scope module shift $end
$var parameter 32 JK N $end
$var parameter 32 KK C $end
$var parameter 32 LK O $end
$var wire 1 $K In [15] $end
$var wire 1 %K In [14] $end
$var wire 1 &K In [13] $end
$var wire 1 'K In [12] $end
$var wire 1 (K In [11] $end
$var wire 1 )K In [10] $end
$var wire 1 *K In [9] $end
$var wire 1 +K In [8] $end
$var wire 1 ,K In [7] $end
$var wire 1 -K In [6] $end
$var wire 1 .K In [5] $end
$var wire 1 /K In [4] $end
$var wire 1 0K In [3] $end
$var wire 1 1K In [2] $end
$var wire 1 2K In [1] $end
$var wire 1 3K In [0] $end
$var wire 1 @K Cnt [3] $end
$var wire 1 AK Cnt [2] $end
$var wire 1 BK Cnt [1] $end
$var wire 1 CK Cnt [0] $end
$var wire 1 x? Op [1] $end
$var wire 1 y? Op [0] $end
$var wire 1 `I Out [15] $end
$var wire 1 aI Out [14] $end
$var wire 1 bI Out [13] $end
$var wire 1 cI Out [12] $end
$var wire 1 dI Out [11] $end
$var wire 1 eI Out [10] $end
$var wire 1 fI Out [9] $end
$var wire 1 gI Out [8] $end
$var wire 1 hI Out [7] $end
$var wire 1 iI Out [6] $end
$var wire 1 jI Out [5] $end
$var wire 1 kI Out [4] $end
$var wire 1 lI Out [3] $end
$var wire 1 mI Out [2] $end
$var wire 1 nI Out [1] $end
$var wire 1 oI Out [0] $end
$var wire 1 MK out_stage1 [15] $end
$var wire 1 NK out_stage1 [14] $end
$var wire 1 OK out_stage1 [13] $end
$var wire 1 PK out_stage1 [12] $end
$var wire 1 QK out_stage1 [11] $end
$var wire 1 RK out_stage1 [10] $end
$var wire 1 SK out_stage1 [9] $end
$var wire 1 TK out_stage1 [8] $end
$var wire 1 UK out_stage1 [7] $end
$var wire 1 VK out_stage1 [6] $end
$var wire 1 WK out_stage1 [5] $end
$var wire 1 XK out_stage1 [4] $end
$var wire 1 YK out_stage1 [3] $end
$var wire 1 ZK out_stage1 [2] $end
$var wire 1 [K out_stage1 [1] $end
$var wire 1 \K out_stage1 [0] $end
$var wire 1 ]K out_stage2 [15] $end
$var wire 1 ^K out_stage2 [14] $end
$var wire 1 _K out_stage2 [13] $end
$var wire 1 `K out_stage2 [12] $end
$var wire 1 aK out_stage2 [11] $end
$var wire 1 bK out_stage2 [10] $end
$var wire 1 cK out_stage2 [9] $end
$var wire 1 dK out_stage2 [8] $end
$var wire 1 eK out_stage2 [7] $end
$var wire 1 fK out_stage2 [6] $end
$var wire 1 gK out_stage2 [5] $end
$var wire 1 hK out_stage2 [4] $end
$var wire 1 iK out_stage2 [3] $end
$var wire 1 jK out_stage2 [2] $end
$var wire 1 kK out_stage2 [1] $end
$var wire 1 lK out_stage2 [0] $end
$var wire 1 mK out_stage3 [15] $end
$var wire 1 nK out_stage3 [14] $end
$var wire 1 oK out_stage3 [13] $end
$var wire 1 pK out_stage3 [12] $end
$var wire 1 qK out_stage3 [11] $end
$var wire 1 rK out_stage3 [10] $end
$var wire 1 sK out_stage3 [9] $end
$var wire 1 tK out_stage3 [8] $end
$var wire 1 uK out_stage3 [7] $end
$var wire 1 vK out_stage3 [6] $end
$var wire 1 wK out_stage3 [5] $end
$var wire 1 xK out_stage3 [4] $end
$var wire 1 yK out_stage3 [3] $end
$var wire 1 zK out_stage3 [2] $end
$var wire 1 {K out_stage3 [1] $end
$var wire 1 |K out_stage3 [0] $end
$upscope $end

$scope module adder $end
$var parameter 32 }K N $end
$var wire 1 $K A [15] $end
$var wire 1 %K A [14] $end
$var wire 1 &K A [13] $end
$var wire 1 'K A [12] $end
$var wire 1 (K A [11] $end
$var wire 1 )K A [10] $end
$var wire 1 *K A [9] $end
$var wire 1 +K A [8] $end
$var wire 1 ,K A [7] $end
$var wire 1 -K A [6] $end
$var wire 1 .K A [5] $end
$var wire 1 /K A [4] $end
$var wire 1 0K A [3] $end
$var wire 1 1K A [2] $end
$var wire 1 2K A [1] $end
$var wire 1 3K A [0] $end
$var wire 1 4K B [15] $end
$var wire 1 5K B [14] $end
$var wire 1 6K B [13] $end
$var wire 1 7K B [12] $end
$var wire 1 8K B [11] $end
$var wire 1 9K B [10] $end
$var wire 1 :K B [9] $end
$var wire 1 ;K B [8] $end
$var wire 1 <K B [7] $end
$var wire 1 =K B [6] $end
$var wire 1 >K B [5] $end
$var wire 1 ?K B [4] $end
$var wire 1 @K B [3] $end
$var wire 1 AK B [2] $end
$var wire 1 BK B [1] $end
$var wire 1 CK B [0] $end
$var wire 1 MH C_in $end
$var wire 1 RJ S [15] $end
$var wire 1 SJ S [14] $end
$var wire 1 TJ S [13] $end
$var wire 1 UJ S [12] $end
$var wire 1 VJ S [11] $end
$var wire 1 WJ S [10] $end
$var wire 1 XJ S [9] $end
$var wire 1 YJ S [8] $end
$var wire 1 ZJ S [7] $end
$var wire 1 [J S [6] $end
$var wire 1 \J S [5] $end
$var wire 1 ]J S [4] $end
$var wire 1 ^J S [3] $end
$var wire 1 _J S [2] $end
$var wire 1 `J S [1] $end
$var wire 1 aJ S [0] $end
$var wire 1 DK C_out $end
$var wire 1 ~K C0 $end
$var wire 1 !L C1 $end
$var wire 1 "L C2 $end
$var wire 1 #L P0 $end
$var wire 1 $L P0_bar $end
$var wire 1 %L P1 $end
$var wire 1 &L P1_bar $end
$var wire 1 'L P2 $end
$var wire 1 (L P2_bar $end
$var wire 1 )L P3 $end
$var wire 1 *L P3_bar $end
$var wire 1 +L G0 $end
$var wire 1 ,L G0_bar $end
$var wire 1 -L G1 $end
$var wire 1 .L G1_bar $end
$var wire 1 /L G2 $end
$var wire 1 0L G2_bar $end
$var wire 1 1L G3 $end
$var wire 1 2L G3_bar $end
$var wire 1 3L nand2_c0_0_out $end
$var wire 1 4L nand2_c1_0_out $end
$var wire 1 5L nand2_c2_0_out $end
$var wire 1 6L nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 7L N $end
$var wire 1 0K A [3] $end
$var wire 1 1K A [2] $end
$var wire 1 2K A [1] $end
$var wire 1 3K A [0] $end
$var wire 1 @K B [3] $end
$var wire 1 AK B [2] $end
$var wire 1 BK B [1] $end
$var wire 1 CK B [0] $end
$var wire 1 MH C_in $end
$var wire 1 ^J S [3] $end
$var wire 1 _J S [2] $end
$var wire 1 `J S [1] $end
$var wire 1 aJ S [0] $end
$var wire 1 #L P $end
$var wire 1 +L G $end
$var wire 1 8L C_out $end
$var wire 1 9L c0 $end
$var wire 1 :L c1 $end
$var wire 1 ;L c2 $end
$var wire 1 <L p0 $end
$var wire 1 =L g0 $end
$var wire 1 >L p1 $end
$var wire 1 ?L g1 $end
$var wire 1 @L p2 $end
$var wire 1 AL g2 $end
$var wire 1 BL p3 $end
$var wire 1 CL g3 $end
$var wire 1 DL g0_bar $end
$var wire 1 EL g1_bar $end
$var wire 1 FL g2_bar $end
$var wire 1 GL g3_bar $end
$var wire 1 HL nand2_c0_0_out $end
$var wire 1 IL nand2_c1_0_out $end
$var wire 1 JL nand2_c2_0_out $end
$var wire 1 KL nand2_c3_0_out $end
$var wire 1 LL nand2_p3_p2 $end
$var wire 1 ML nand2_p1_p0 $end
$var wire 1 NL nand2_p3g2_out $end
$var wire 1 OL nand2_p3p2g1_out $end
$var wire 1 PL nand3_G_0_out $end
$var wire 1 QL nand2_p1g0_out $end
$var wire 1 RL nor2_G_0_out $end
$var wire 1 SL G_bar $end

$scope module not1_c0_0 $end
$var wire 1 =L in1 $end
$var wire 1 DL out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 <L in1 $end
$var wire 1 MH in2 $end
$var wire 1 HL out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 DL in1 $end
$var wire 1 HL in2 $end
$var wire 1 9L out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 ?L in1 $end
$var wire 1 EL out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 >L in1 $end
$var wire 1 9L in2 $end
$var wire 1 IL out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 EL in1 $end
$var wire 1 IL in2 $end
$var wire 1 :L out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 AL in1 $end
$var wire 1 FL out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 @L in1 $end
$var wire 1 :L in2 $end
$var wire 1 JL out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 FL in1 $end
$var wire 1 JL in2 $end
$var wire 1 ;L out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 CL in1 $end
$var wire 1 GL out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 BL in1 $end
$var wire 1 ;L in2 $end
$var wire 1 KL out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 GL in1 $end
$var wire 1 KL in2 $end
$var wire 1 8L out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 BL in1 $end
$var wire 1 @L in2 $end
$var wire 1 LL out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 >L in1 $end
$var wire 1 <L in2 $end
$var wire 1 ML out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 LL in1 $end
$var wire 1 ML in2 $end
$var wire 1 #L out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 BL in1 $end
$var wire 1 AL in2 $end
$var wire 1 NL out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 BL in1 $end
$var wire 1 @L in2 $end
$var wire 1 ?L in3 $end
$var wire 1 OL out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 GL in1 $end
$var wire 1 NL in2 $end
$var wire 1 OL in3 $end
$var wire 1 PL out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 >L in1 $end
$var wire 1 =L in2 $end
$var wire 1 QL out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 LL in1 $end
$var wire 1 QL in2 $end
$var wire 1 RL out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 PL in1 $end
$var wire 1 RL in2 $end
$var wire 1 SL out $end
$upscope $end

$scope module not1_G $end
$var wire 1 SL in1 $end
$var wire 1 +L out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 3K A $end
$var wire 1 CK B $end
$var wire 1 MH C_in $end
$var wire 1 <L p $end
$var wire 1 =L g $end
$var wire 1 aJ S $end
$var wire 1 TL C_out $end
$var wire 1 UL g_bar $end
$var wire 1 VL p_bar $end
$var wire 1 WL nand2_1_out $end
$var wire 1 XL nand2_2_out $end
$var wire 1 YL nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 3K in1 $end
$var wire 1 CK in2 $end
$var wire 1 UL out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 UL in1 $end
$var wire 1 =L out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 3K in1 $end
$var wire 1 CK in2 $end
$var wire 1 VL out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 VL in1 $end
$var wire 1 <L out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 3K in1 $end
$var wire 1 CK in2 $end
$var wire 1 WL out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 3K in1 $end
$var wire 1 MH in2 $end
$var wire 1 XL out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 CK in1 $end
$var wire 1 MH in2 $end
$var wire 1 YL out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 WL in1 $end
$var wire 1 XL in2 $end
$var wire 1 YL in3 $end
$var wire 1 TL out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 3K in1 $end
$var wire 1 CK in2 $end
$var wire 1 MH in3 $end
$var wire 1 aJ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 2K A $end
$var wire 1 BK B $end
$var wire 1 9L C_in $end
$var wire 1 >L p $end
$var wire 1 ?L g $end
$var wire 1 `J S $end
$var wire 1 ZL C_out $end
$var wire 1 [L g_bar $end
$var wire 1 \L p_bar $end
$var wire 1 ]L nand2_1_out $end
$var wire 1 ^L nand2_2_out $end
$var wire 1 _L nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 2K in1 $end
$var wire 1 BK in2 $end
$var wire 1 [L out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 [L in1 $end
$var wire 1 ?L out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 2K in1 $end
$var wire 1 BK in2 $end
$var wire 1 \L out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 \L in1 $end
$var wire 1 >L out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 2K in1 $end
$var wire 1 BK in2 $end
$var wire 1 ]L out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 2K in1 $end
$var wire 1 9L in2 $end
$var wire 1 ^L out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 BK in1 $end
$var wire 1 9L in2 $end
$var wire 1 _L out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ]L in1 $end
$var wire 1 ^L in2 $end
$var wire 1 _L in3 $end
$var wire 1 ZL out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 2K in1 $end
$var wire 1 BK in2 $end
$var wire 1 9L in3 $end
$var wire 1 `J out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 1K A $end
$var wire 1 AK B $end
$var wire 1 :L C_in $end
$var wire 1 @L p $end
$var wire 1 AL g $end
$var wire 1 _J S $end
$var wire 1 `L C_out $end
$var wire 1 aL g_bar $end
$var wire 1 bL p_bar $end
$var wire 1 cL nand2_1_out $end
$var wire 1 dL nand2_2_out $end
$var wire 1 eL nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 1K in1 $end
$var wire 1 AK in2 $end
$var wire 1 aL out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 aL in1 $end
$var wire 1 AL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 1K in1 $end
$var wire 1 AK in2 $end
$var wire 1 bL out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 bL in1 $end
$var wire 1 @L out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 1K in1 $end
$var wire 1 AK in2 $end
$var wire 1 cL out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 1K in1 $end
$var wire 1 :L in2 $end
$var wire 1 dL out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 AK in1 $end
$var wire 1 :L in2 $end
$var wire 1 eL out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 cL in1 $end
$var wire 1 dL in2 $end
$var wire 1 eL in3 $end
$var wire 1 `L out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 1K in1 $end
$var wire 1 AK in2 $end
$var wire 1 :L in3 $end
$var wire 1 _J out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 0K A $end
$var wire 1 @K B $end
$var wire 1 ;L C_in $end
$var wire 1 BL p $end
$var wire 1 CL g $end
$var wire 1 ^J S $end
$var wire 1 fL C_out $end
$var wire 1 gL g_bar $end
$var wire 1 hL p_bar $end
$var wire 1 iL nand2_1_out $end
$var wire 1 jL nand2_2_out $end
$var wire 1 kL nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 0K in1 $end
$var wire 1 @K in2 $end
$var wire 1 gL out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 gL in1 $end
$var wire 1 CL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 0K in1 $end
$var wire 1 @K in2 $end
$var wire 1 hL out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 hL in1 $end
$var wire 1 BL out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 0K in1 $end
$var wire 1 @K in2 $end
$var wire 1 iL out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 0K in1 $end
$var wire 1 ;L in2 $end
$var wire 1 jL out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 @K in1 $end
$var wire 1 ;L in2 $end
$var wire 1 kL out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 iL in1 $end
$var wire 1 jL in2 $end
$var wire 1 kL in3 $end
$var wire 1 fL out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 0K in1 $end
$var wire 1 @K in2 $end
$var wire 1 ;L in3 $end
$var wire 1 ^J out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 lL N $end
$var wire 1 ,K A [3] $end
$var wire 1 -K A [2] $end
$var wire 1 .K A [1] $end
$var wire 1 /K A [0] $end
$var wire 1 <K B [3] $end
$var wire 1 =K B [2] $end
$var wire 1 >K B [1] $end
$var wire 1 ?K B [0] $end
$var wire 1 ~K C_in $end
$var wire 1 ZJ S [3] $end
$var wire 1 [J S [2] $end
$var wire 1 \J S [1] $end
$var wire 1 ]J S [0] $end
$var wire 1 %L P $end
$var wire 1 -L G $end
$var wire 1 mL C_out $end
$var wire 1 nL c0 $end
$var wire 1 oL c1 $end
$var wire 1 pL c2 $end
$var wire 1 qL p0 $end
$var wire 1 rL g0 $end
$var wire 1 sL p1 $end
$var wire 1 tL g1 $end
$var wire 1 uL p2 $end
$var wire 1 vL g2 $end
$var wire 1 wL p3 $end
$var wire 1 xL g3 $end
$var wire 1 yL g0_bar $end
$var wire 1 zL g1_bar $end
$var wire 1 {L g2_bar $end
$var wire 1 |L g3_bar $end
$var wire 1 }L nand2_c0_0_out $end
$var wire 1 ~L nand2_c1_0_out $end
$var wire 1 !M nand2_c2_0_out $end
$var wire 1 "M nand2_c3_0_out $end
$var wire 1 #M nand2_p3_p2 $end
$var wire 1 $M nand2_p1_p0 $end
$var wire 1 %M nand2_p3g2_out $end
$var wire 1 &M nand2_p3p2g1_out $end
$var wire 1 'M nand3_G_0_out $end
$var wire 1 (M nand2_p1g0_out $end
$var wire 1 )M nor2_G_0_out $end
$var wire 1 *M G_bar $end

$scope module not1_c0_0 $end
$var wire 1 rL in1 $end
$var wire 1 yL out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 qL in1 $end
$var wire 1 ~K in2 $end
$var wire 1 }L out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 yL in1 $end
$var wire 1 }L in2 $end
$var wire 1 nL out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 tL in1 $end
$var wire 1 zL out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 sL in1 $end
$var wire 1 nL in2 $end
$var wire 1 ~L out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 zL in1 $end
$var wire 1 ~L in2 $end
$var wire 1 oL out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 vL in1 $end
$var wire 1 {L out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 uL in1 $end
$var wire 1 oL in2 $end
$var wire 1 !M out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 {L in1 $end
$var wire 1 !M in2 $end
$var wire 1 pL out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 xL in1 $end
$var wire 1 |L out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 wL in1 $end
$var wire 1 pL in2 $end
$var wire 1 "M out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 |L in1 $end
$var wire 1 "M in2 $end
$var wire 1 mL out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 wL in1 $end
$var wire 1 uL in2 $end
$var wire 1 #M out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 sL in1 $end
$var wire 1 qL in2 $end
$var wire 1 $M out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 #M in1 $end
$var wire 1 $M in2 $end
$var wire 1 %L out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 wL in1 $end
$var wire 1 vL in2 $end
$var wire 1 %M out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 wL in1 $end
$var wire 1 uL in2 $end
$var wire 1 tL in3 $end
$var wire 1 &M out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 |L in1 $end
$var wire 1 %M in2 $end
$var wire 1 &M in3 $end
$var wire 1 'M out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 sL in1 $end
$var wire 1 rL in2 $end
$var wire 1 (M out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 #M in1 $end
$var wire 1 (M in2 $end
$var wire 1 )M out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 'M in1 $end
$var wire 1 )M in2 $end
$var wire 1 *M out $end
$upscope $end

$scope module not1_G $end
$var wire 1 *M in1 $end
$var wire 1 -L out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 /K A $end
$var wire 1 ?K B $end
$var wire 1 ~K C_in $end
$var wire 1 qL p $end
$var wire 1 rL g $end
$var wire 1 ]J S $end
$var wire 1 +M C_out $end
$var wire 1 ,M g_bar $end
$var wire 1 -M p_bar $end
$var wire 1 .M nand2_1_out $end
$var wire 1 /M nand2_2_out $end
$var wire 1 0M nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /K in1 $end
$var wire 1 ?K in2 $end
$var wire 1 ,M out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ,M in1 $end
$var wire 1 rL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /K in1 $end
$var wire 1 ?K in2 $end
$var wire 1 -M out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 -M in1 $end
$var wire 1 qL out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /K in1 $end
$var wire 1 ?K in2 $end
$var wire 1 .M out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /K in1 $end
$var wire 1 ~K in2 $end
$var wire 1 /M out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ?K in1 $end
$var wire 1 ~K in2 $end
$var wire 1 0M out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 .M in1 $end
$var wire 1 /M in2 $end
$var wire 1 0M in3 $end
$var wire 1 +M out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /K in1 $end
$var wire 1 ?K in2 $end
$var wire 1 ~K in3 $end
$var wire 1 ]J out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 .K A $end
$var wire 1 >K B $end
$var wire 1 nL C_in $end
$var wire 1 sL p $end
$var wire 1 tL g $end
$var wire 1 \J S $end
$var wire 1 1M C_out $end
$var wire 1 2M g_bar $end
$var wire 1 3M p_bar $end
$var wire 1 4M nand2_1_out $end
$var wire 1 5M nand2_2_out $end
$var wire 1 6M nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 .K in1 $end
$var wire 1 >K in2 $end
$var wire 1 2M out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 2M in1 $end
$var wire 1 tL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 .K in1 $end
$var wire 1 >K in2 $end
$var wire 1 3M out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 3M in1 $end
$var wire 1 sL out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 .K in1 $end
$var wire 1 >K in2 $end
$var wire 1 4M out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 .K in1 $end
$var wire 1 nL in2 $end
$var wire 1 5M out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 >K in1 $end
$var wire 1 nL in2 $end
$var wire 1 6M out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 4M in1 $end
$var wire 1 5M in2 $end
$var wire 1 6M in3 $end
$var wire 1 1M out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 .K in1 $end
$var wire 1 >K in2 $end
$var wire 1 nL in3 $end
$var wire 1 \J out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 -K A $end
$var wire 1 =K B $end
$var wire 1 oL C_in $end
$var wire 1 uL p $end
$var wire 1 vL g $end
$var wire 1 [J S $end
$var wire 1 7M C_out $end
$var wire 1 8M g_bar $end
$var wire 1 9M p_bar $end
$var wire 1 :M nand2_1_out $end
$var wire 1 ;M nand2_2_out $end
$var wire 1 <M nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 -K in1 $end
$var wire 1 =K in2 $end
$var wire 1 8M out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8M in1 $end
$var wire 1 vL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 -K in1 $end
$var wire 1 =K in2 $end
$var wire 1 9M out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9M in1 $end
$var wire 1 uL out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 -K in1 $end
$var wire 1 =K in2 $end
$var wire 1 :M out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 -K in1 $end
$var wire 1 oL in2 $end
$var wire 1 ;M out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 =K in1 $end
$var wire 1 oL in2 $end
$var wire 1 <M out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :M in1 $end
$var wire 1 ;M in2 $end
$var wire 1 <M in3 $end
$var wire 1 7M out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 -K in1 $end
$var wire 1 =K in2 $end
$var wire 1 oL in3 $end
$var wire 1 [J out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ,K A $end
$var wire 1 <K B $end
$var wire 1 pL C_in $end
$var wire 1 wL p $end
$var wire 1 xL g $end
$var wire 1 ZJ S $end
$var wire 1 =M C_out $end
$var wire 1 >M g_bar $end
$var wire 1 ?M p_bar $end
$var wire 1 @M nand2_1_out $end
$var wire 1 AM nand2_2_out $end
$var wire 1 BM nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ,K in1 $end
$var wire 1 <K in2 $end
$var wire 1 >M out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >M in1 $end
$var wire 1 xL out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ,K in1 $end
$var wire 1 <K in2 $end
$var wire 1 ?M out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?M in1 $end
$var wire 1 wL out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ,K in1 $end
$var wire 1 <K in2 $end
$var wire 1 @M out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ,K in1 $end
$var wire 1 pL in2 $end
$var wire 1 AM out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 <K in1 $end
$var wire 1 pL in2 $end
$var wire 1 BM out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @M in1 $end
$var wire 1 AM in2 $end
$var wire 1 BM in3 $end
$var wire 1 =M out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ,K in1 $end
$var wire 1 <K in2 $end
$var wire 1 pL in3 $end
$var wire 1 ZJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 CM N $end
$var wire 1 (K A [3] $end
$var wire 1 )K A [2] $end
$var wire 1 *K A [1] $end
$var wire 1 +K A [0] $end
$var wire 1 8K B [3] $end
$var wire 1 9K B [2] $end
$var wire 1 :K B [1] $end
$var wire 1 ;K B [0] $end
$var wire 1 !L C_in $end
$var wire 1 VJ S [3] $end
$var wire 1 WJ S [2] $end
$var wire 1 XJ S [1] $end
$var wire 1 YJ S [0] $end
$var wire 1 'L P $end
$var wire 1 /L G $end
$var wire 1 DM C_out $end
$var wire 1 EM c0 $end
$var wire 1 FM c1 $end
$var wire 1 GM c2 $end
$var wire 1 HM p0 $end
$var wire 1 IM g0 $end
$var wire 1 JM p1 $end
$var wire 1 KM g1 $end
$var wire 1 LM p2 $end
$var wire 1 MM g2 $end
$var wire 1 NM p3 $end
$var wire 1 OM g3 $end
$var wire 1 PM g0_bar $end
$var wire 1 QM g1_bar $end
$var wire 1 RM g2_bar $end
$var wire 1 SM g3_bar $end
$var wire 1 TM nand2_c0_0_out $end
$var wire 1 UM nand2_c1_0_out $end
$var wire 1 VM nand2_c2_0_out $end
$var wire 1 WM nand2_c3_0_out $end
$var wire 1 XM nand2_p3_p2 $end
$var wire 1 YM nand2_p1_p0 $end
$var wire 1 ZM nand2_p3g2_out $end
$var wire 1 [M nand2_p3p2g1_out $end
$var wire 1 \M nand3_G_0_out $end
$var wire 1 ]M nand2_p1g0_out $end
$var wire 1 ^M nor2_G_0_out $end
$var wire 1 _M G_bar $end

$scope module not1_c0_0 $end
$var wire 1 IM in1 $end
$var wire 1 PM out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 HM in1 $end
$var wire 1 !L in2 $end
$var wire 1 TM out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 PM in1 $end
$var wire 1 TM in2 $end
$var wire 1 EM out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 KM in1 $end
$var wire 1 QM out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 JM in1 $end
$var wire 1 EM in2 $end
$var wire 1 UM out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 QM in1 $end
$var wire 1 UM in2 $end
$var wire 1 FM out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 MM in1 $end
$var wire 1 RM out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 LM in1 $end
$var wire 1 FM in2 $end
$var wire 1 VM out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 RM in1 $end
$var wire 1 VM in2 $end
$var wire 1 GM out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 OM in1 $end
$var wire 1 SM out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 NM in1 $end
$var wire 1 GM in2 $end
$var wire 1 WM out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 SM in1 $end
$var wire 1 WM in2 $end
$var wire 1 DM out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 NM in1 $end
$var wire 1 LM in2 $end
$var wire 1 XM out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 JM in1 $end
$var wire 1 HM in2 $end
$var wire 1 YM out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 XM in1 $end
$var wire 1 YM in2 $end
$var wire 1 'L out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 NM in1 $end
$var wire 1 MM in2 $end
$var wire 1 ZM out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 NM in1 $end
$var wire 1 LM in2 $end
$var wire 1 KM in3 $end
$var wire 1 [M out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 SM in1 $end
$var wire 1 ZM in2 $end
$var wire 1 [M in3 $end
$var wire 1 \M out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 JM in1 $end
$var wire 1 IM in2 $end
$var wire 1 ]M out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 XM in1 $end
$var wire 1 ]M in2 $end
$var wire 1 ^M out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 \M in1 $end
$var wire 1 ^M in2 $end
$var wire 1 _M out $end
$upscope $end

$scope module not1_G $end
$var wire 1 _M in1 $end
$var wire 1 /L out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 +K A $end
$var wire 1 ;K B $end
$var wire 1 !L C_in $end
$var wire 1 HM p $end
$var wire 1 IM g $end
$var wire 1 YJ S $end
$var wire 1 `M C_out $end
$var wire 1 aM g_bar $end
$var wire 1 bM p_bar $end
$var wire 1 cM nand2_1_out $end
$var wire 1 dM nand2_2_out $end
$var wire 1 eM nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 +K in1 $end
$var wire 1 ;K in2 $end
$var wire 1 aM out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 aM in1 $end
$var wire 1 IM out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 +K in1 $end
$var wire 1 ;K in2 $end
$var wire 1 bM out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 bM in1 $end
$var wire 1 HM out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 +K in1 $end
$var wire 1 ;K in2 $end
$var wire 1 cM out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 +K in1 $end
$var wire 1 !L in2 $end
$var wire 1 dM out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ;K in1 $end
$var wire 1 !L in2 $end
$var wire 1 eM out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 cM in1 $end
$var wire 1 dM in2 $end
$var wire 1 eM in3 $end
$var wire 1 `M out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 +K in1 $end
$var wire 1 ;K in2 $end
$var wire 1 !L in3 $end
$var wire 1 YJ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 *K A $end
$var wire 1 :K B $end
$var wire 1 EM C_in $end
$var wire 1 JM p $end
$var wire 1 KM g $end
$var wire 1 XJ S $end
$var wire 1 fM C_out $end
$var wire 1 gM g_bar $end
$var wire 1 hM p_bar $end
$var wire 1 iM nand2_1_out $end
$var wire 1 jM nand2_2_out $end
$var wire 1 kM nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 *K in1 $end
$var wire 1 :K in2 $end
$var wire 1 gM out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 gM in1 $end
$var wire 1 KM out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 *K in1 $end
$var wire 1 :K in2 $end
$var wire 1 hM out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 hM in1 $end
$var wire 1 JM out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 *K in1 $end
$var wire 1 :K in2 $end
$var wire 1 iM out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 *K in1 $end
$var wire 1 EM in2 $end
$var wire 1 jM out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 :K in1 $end
$var wire 1 EM in2 $end
$var wire 1 kM out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 iM in1 $end
$var wire 1 jM in2 $end
$var wire 1 kM in3 $end
$var wire 1 fM out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 *K in1 $end
$var wire 1 :K in2 $end
$var wire 1 EM in3 $end
$var wire 1 XJ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 )K A $end
$var wire 1 9K B $end
$var wire 1 FM C_in $end
$var wire 1 LM p $end
$var wire 1 MM g $end
$var wire 1 WJ S $end
$var wire 1 lM C_out $end
$var wire 1 mM g_bar $end
$var wire 1 nM p_bar $end
$var wire 1 oM nand2_1_out $end
$var wire 1 pM nand2_2_out $end
$var wire 1 qM nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 )K in1 $end
$var wire 1 9K in2 $end
$var wire 1 mM out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 mM in1 $end
$var wire 1 MM out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 )K in1 $end
$var wire 1 9K in2 $end
$var wire 1 nM out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 nM in1 $end
$var wire 1 LM out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 )K in1 $end
$var wire 1 9K in2 $end
$var wire 1 oM out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 )K in1 $end
$var wire 1 FM in2 $end
$var wire 1 pM out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 9K in1 $end
$var wire 1 FM in2 $end
$var wire 1 qM out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 oM in1 $end
$var wire 1 pM in2 $end
$var wire 1 qM in3 $end
$var wire 1 lM out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 )K in1 $end
$var wire 1 9K in2 $end
$var wire 1 FM in3 $end
$var wire 1 WJ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 (K A $end
$var wire 1 8K B $end
$var wire 1 GM C_in $end
$var wire 1 NM p $end
$var wire 1 OM g $end
$var wire 1 VJ S $end
$var wire 1 rM C_out $end
$var wire 1 sM g_bar $end
$var wire 1 tM p_bar $end
$var wire 1 uM nand2_1_out $end
$var wire 1 vM nand2_2_out $end
$var wire 1 wM nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 (K in1 $end
$var wire 1 8K in2 $end
$var wire 1 sM out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 sM in1 $end
$var wire 1 OM out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 (K in1 $end
$var wire 1 8K in2 $end
$var wire 1 tM out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 tM in1 $end
$var wire 1 NM out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 (K in1 $end
$var wire 1 8K in2 $end
$var wire 1 uM out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 (K in1 $end
$var wire 1 GM in2 $end
$var wire 1 vM out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 8K in1 $end
$var wire 1 GM in2 $end
$var wire 1 wM out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 uM in1 $end
$var wire 1 vM in2 $end
$var wire 1 wM in3 $end
$var wire 1 rM out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 (K in1 $end
$var wire 1 8K in2 $end
$var wire 1 GM in3 $end
$var wire 1 VJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 xM N $end
$var wire 1 $K A [3] $end
$var wire 1 %K A [2] $end
$var wire 1 &K A [1] $end
$var wire 1 'K A [0] $end
$var wire 1 4K B [3] $end
$var wire 1 5K B [2] $end
$var wire 1 6K B [1] $end
$var wire 1 7K B [0] $end
$var wire 1 "L C_in $end
$var wire 1 RJ S [3] $end
$var wire 1 SJ S [2] $end
$var wire 1 TJ S [1] $end
$var wire 1 UJ S [0] $end
$var wire 1 )L P $end
$var wire 1 1L G $end
$var wire 1 yM C_out $end
$var wire 1 zM c0 $end
$var wire 1 {M c1 $end
$var wire 1 |M c2 $end
$var wire 1 }M p0 $end
$var wire 1 ~M g0 $end
$var wire 1 !N p1 $end
$var wire 1 "N g1 $end
$var wire 1 #N p2 $end
$var wire 1 $N g2 $end
$var wire 1 %N p3 $end
$var wire 1 &N g3 $end
$var wire 1 'N g0_bar $end
$var wire 1 (N g1_bar $end
$var wire 1 )N g2_bar $end
$var wire 1 *N g3_bar $end
$var wire 1 +N nand2_c0_0_out $end
$var wire 1 ,N nand2_c1_0_out $end
$var wire 1 -N nand2_c2_0_out $end
$var wire 1 .N nand2_c3_0_out $end
$var wire 1 /N nand2_p3_p2 $end
$var wire 1 0N nand2_p1_p0 $end
$var wire 1 1N nand2_p3g2_out $end
$var wire 1 2N nand2_p3p2g1_out $end
$var wire 1 3N nand3_G_0_out $end
$var wire 1 4N nand2_p1g0_out $end
$var wire 1 5N nor2_G_0_out $end
$var wire 1 6N G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ~M in1 $end
$var wire 1 'N out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 }M in1 $end
$var wire 1 "L in2 $end
$var wire 1 +N out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 'N in1 $end
$var wire 1 +N in2 $end
$var wire 1 zM out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 "N in1 $end
$var wire 1 (N out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 !N in1 $end
$var wire 1 zM in2 $end
$var wire 1 ,N out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 (N in1 $end
$var wire 1 ,N in2 $end
$var wire 1 {M out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 $N in1 $end
$var wire 1 )N out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 #N in1 $end
$var wire 1 {M in2 $end
$var wire 1 -N out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 )N in1 $end
$var wire 1 -N in2 $end
$var wire 1 |M out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 &N in1 $end
$var wire 1 *N out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 %N in1 $end
$var wire 1 |M in2 $end
$var wire 1 .N out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 *N in1 $end
$var wire 1 .N in2 $end
$var wire 1 yM out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 %N in1 $end
$var wire 1 #N in2 $end
$var wire 1 /N out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 !N in1 $end
$var wire 1 }M in2 $end
$var wire 1 0N out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 /N in1 $end
$var wire 1 0N in2 $end
$var wire 1 )L out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 %N in1 $end
$var wire 1 $N in2 $end
$var wire 1 1N out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 %N in1 $end
$var wire 1 #N in2 $end
$var wire 1 "N in3 $end
$var wire 1 2N out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 *N in1 $end
$var wire 1 1N in2 $end
$var wire 1 2N in3 $end
$var wire 1 3N out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 !N in1 $end
$var wire 1 ~M in2 $end
$var wire 1 4N out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 /N in1 $end
$var wire 1 4N in2 $end
$var wire 1 5N out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 3N in1 $end
$var wire 1 5N in2 $end
$var wire 1 6N out $end
$upscope $end

$scope module not1_G $end
$var wire 1 6N in1 $end
$var wire 1 1L out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 'K A $end
$var wire 1 7K B $end
$var wire 1 "L C_in $end
$var wire 1 }M p $end
$var wire 1 ~M g $end
$var wire 1 UJ S $end
$var wire 1 7N C_out $end
$var wire 1 8N g_bar $end
$var wire 1 9N p_bar $end
$var wire 1 :N nand2_1_out $end
$var wire 1 ;N nand2_2_out $end
$var wire 1 <N nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 'K in1 $end
$var wire 1 7K in2 $end
$var wire 1 8N out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8N in1 $end
$var wire 1 ~M out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 'K in1 $end
$var wire 1 7K in2 $end
$var wire 1 9N out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9N in1 $end
$var wire 1 }M out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 'K in1 $end
$var wire 1 7K in2 $end
$var wire 1 :N out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 'K in1 $end
$var wire 1 "L in2 $end
$var wire 1 ;N out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 7K in1 $end
$var wire 1 "L in2 $end
$var wire 1 <N out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :N in1 $end
$var wire 1 ;N in2 $end
$var wire 1 <N in3 $end
$var wire 1 7N out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 'K in1 $end
$var wire 1 7K in2 $end
$var wire 1 "L in3 $end
$var wire 1 UJ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 &K A $end
$var wire 1 6K B $end
$var wire 1 zM C_in $end
$var wire 1 !N p $end
$var wire 1 "N g $end
$var wire 1 TJ S $end
$var wire 1 =N C_out $end
$var wire 1 >N g_bar $end
$var wire 1 ?N p_bar $end
$var wire 1 @N nand2_1_out $end
$var wire 1 AN nand2_2_out $end
$var wire 1 BN nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 &K in1 $end
$var wire 1 6K in2 $end
$var wire 1 >N out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >N in1 $end
$var wire 1 "N out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 &K in1 $end
$var wire 1 6K in2 $end
$var wire 1 ?N out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?N in1 $end
$var wire 1 !N out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 &K in1 $end
$var wire 1 6K in2 $end
$var wire 1 @N out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 &K in1 $end
$var wire 1 zM in2 $end
$var wire 1 AN out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 6K in1 $end
$var wire 1 zM in2 $end
$var wire 1 BN out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @N in1 $end
$var wire 1 AN in2 $end
$var wire 1 BN in3 $end
$var wire 1 =N out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 &K in1 $end
$var wire 1 6K in2 $end
$var wire 1 zM in3 $end
$var wire 1 TJ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 %K A $end
$var wire 1 5K B $end
$var wire 1 {M C_in $end
$var wire 1 #N p $end
$var wire 1 $N g $end
$var wire 1 SJ S $end
$var wire 1 CN C_out $end
$var wire 1 DN g_bar $end
$var wire 1 EN p_bar $end
$var wire 1 FN nand2_1_out $end
$var wire 1 GN nand2_2_out $end
$var wire 1 HN nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 %K in1 $end
$var wire 1 5K in2 $end
$var wire 1 DN out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 DN in1 $end
$var wire 1 $N out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 %K in1 $end
$var wire 1 5K in2 $end
$var wire 1 EN out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 EN in1 $end
$var wire 1 #N out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 %K in1 $end
$var wire 1 5K in2 $end
$var wire 1 FN out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 %K in1 $end
$var wire 1 {M in2 $end
$var wire 1 GN out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 5K in1 $end
$var wire 1 {M in2 $end
$var wire 1 HN out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 FN in1 $end
$var wire 1 GN in2 $end
$var wire 1 HN in3 $end
$var wire 1 CN out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 %K in1 $end
$var wire 1 5K in2 $end
$var wire 1 {M in3 $end
$var wire 1 SJ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 $K A $end
$var wire 1 4K B $end
$var wire 1 |M C_in $end
$var wire 1 %N p $end
$var wire 1 &N g $end
$var wire 1 RJ S $end
$var wire 1 IN C_out $end
$var wire 1 JN g_bar $end
$var wire 1 KN p_bar $end
$var wire 1 LN nand2_1_out $end
$var wire 1 MN nand2_2_out $end
$var wire 1 NN nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 $K in1 $end
$var wire 1 4K in2 $end
$var wire 1 JN out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 JN in1 $end
$var wire 1 &N out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 $K in1 $end
$var wire 1 4K in2 $end
$var wire 1 KN out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 KN in1 $end
$var wire 1 %N out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 $K in1 $end
$var wire 1 4K in2 $end
$var wire 1 LN out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 $K in1 $end
$var wire 1 |M in2 $end
$var wire 1 MN out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 4K in1 $end
$var wire 1 |M in2 $end
$var wire 1 NN out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 LN in1 $end
$var wire 1 MN in2 $end
$var wire 1 NN in3 $end
$var wire 1 IN out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 $K in1 $end
$var wire 1 4K in2 $end
$var wire 1 |M in3 $end
$var wire 1 RJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 +L in1 $end
$var wire 1 ,L out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 #L in1 $end
$var wire 1 MH in2 $end
$var wire 1 3L out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ,L in1 $end
$var wire 1 3L in2 $end
$var wire 1 ~K out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 -L in1 $end
$var wire 1 .L out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 %L in1 $end
$var wire 1 ~K in2 $end
$var wire 1 4L out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 .L in1 $end
$var wire 1 4L in2 $end
$var wire 1 !L out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 /L in1 $end
$var wire 1 0L out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 'L in1 $end
$var wire 1 !L in2 $end
$var wire 1 5L out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 0L in1 $end
$var wire 1 5L in2 $end
$var wire 1 "L out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 1L in1 $end
$var wire 1 2L out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 )L in1 $end
$var wire 1 "L in2 $end
$var wire 1 6L out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 2L in1 $end
$var wire 1 6L in2 $end
$var wire 1 DK out $end
$upscope $end
$upscope $end

$scope module BminusA $end
$var parameter 32 ON N $end
$var wire 1 4K A [15] $end
$var wire 1 5K A [14] $end
$var wire 1 6K A [13] $end
$var wire 1 7K A [12] $end
$var wire 1 8K A [11] $end
$var wire 1 9K A [10] $end
$var wire 1 :K A [9] $end
$var wire 1 ;K A [8] $end
$var wire 1 <K A [7] $end
$var wire 1 =K A [6] $end
$var wire 1 >K A [5] $end
$var wire 1 ?K A [4] $end
$var wire 1 @K A [3] $end
$var wire 1 AK A [2] $end
$var wire 1 BK A [1] $end
$var wire 1 CK A [0] $end
$var wire 1 PN B [15] $end
$var wire 1 QN B [14] $end
$var wire 1 RN B [13] $end
$var wire 1 SN B [12] $end
$var wire 1 TN B [11] $end
$var wire 1 UN B [10] $end
$var wire 1 VN B [9] $end
$var wire 1 WN B [8] $end
$var wire 1 XN B [7] $end
$var wire 1 YN B [6] $end
$var wire 1 ZN B [5] $end
$var wire 1 [N B [4] $end
$var wire 1 \N B [3] $end
$var wire 1 ]N B [2] $end
$var wire 1 ^N B [1] $end
$var wire 1 _N B [0] $end
$var wire 1 `N C_in $end
$var wire 1 rJ S [15] $end
$var wire 1 sJ S [14] $end
$var wire 1 tJ S [13] $end
$var wire 1 uJ S [12] $end
$var wire 1 vJ S [11] $end
$var wire 1 wJ S [10] $end
$var wire 1 xJ S [9] $end
$var wire 1 yJ S [8] $end
$var wire 1 zJ S [7] $end
$var wire 1 {J S [6] $end
$var wire 1 |J S [5] $end
$var wire 1 }J S [4] $end
$var wire 1 ~J S [3] $end
$var wire 1 !K S [2] $end
$var wire 1 "K S [1] $end
$var wire 1 #K S [0] $end
$var wire 1 aN C_out $end
$var wire 1 bN C0 $end
$var wire 1 cN C1 $end
$var wire 1 dN C2 $end
$var wire 1 eN P0 $end
$var wire 1 fN P0_bar $end
$var wire 1 gN P1 $end
$var wire 1 hN P1_bar $end
$var wire 1 iN P2 $end
$var wire 1 jN P2_bar $end
$var wire 1 kN P3 $end
$var wire 1 lN P3_bar $end
$var wire 1 mN G0 $end
$var wire 1 nN G0_bar $end
$var wire 1 oN G1 $end
$var wire 1 pN G1_bar $end
$var wire 1 qN G2 $end
$var wire 1 rN G2_bar $end
$var wire 1 sN G3 $end
$var wire 1 tN G3_bar $end
$var wire 1 uN nand2_c0_0_out $end
$var wire 1 vN nand2_c1_0_out $end
$var wire 1 wN nand2_c2_0_out $end
$var wire 1 xN nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 yN N $end
$var wire 1 @K A [3] $end
$var wire 1 AK A [2] $end
$var wire 1 BK A [1] $end
$var wire 1 CK A [0] $end
$var wire 1 \N B [3] $end
$var wire 1 ]N B [2] $end
$var wire 1 ^N B [1] $end
$var wire 1 _N B [0] $end
$var wire 1 `N C_in $end
$var wire 1 ~J S [3] $end
$var wire 1 !K S [2] $end
$var wire 1 "K S [1] $end
$var wire 1 #K S [0] $end
$var wire 1 eN P $end
$var wire 1 mN G $end
$var wire 1 zN C_out $end
$var wire 1 {N c0 $end
$var wire 1 |N c1 $end
$var wire 1 }N c2 $end
$var wire 1 ~N p0 $end
$var wire 1 !O g0 $end
$var wire 1 "O p1 $end
$var wire 1 #O g1 $end
$var wire 1 $O p2 $end
$var wire 1 %O g2 $end
$var wire 1 &O p3 $end
$var wire 1 'O g3 $end
$var wire 1 (O g0_bar $end
$var wire 1 )O g1_bar $end
$var wire 1 *O g2_bar $end
$var wire 1 +O g3_bar $end
$var wire 1 ,O nand2_c0_0_out $end
$var wire 1 -O nand2_c1_0_out $end
$var wire 1 .O nand2_c2_0_out $end
$var wire 1 /O nand2_c3_0_out $end
$var wire 1 0O nand2_p3_p2 $end
$var wire 1 1O nand2_p1_p0 $end
$var wire 1 2O nand2_p3g2_out $end
$var wire 1 3O nand2_p3p2g1_out $end
$var wire 1 4O nand3_G_0_out $end
$var wire 1 5O nand2_p1g0_out $end
$var wire 1 6O nor2_G_0_out $end
$var wire 1 7O G_bar $end

$scope module not1_c0_0 $end
$var wire 1 !O in1 $end
$var wire 1 (O out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ~N in1 $end
$var wire 1 `N in2 $end
$var wire 1 ,O out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 (O in1 $end
$var wire 1 ,O in2 $end
$var wire 1 {N out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 #O in1 $end
$var wire 1 )O out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 "O in1 $end
$var wire 1 {N in2 $end
$var wire 1 -O out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 )O in1 $end
$var wire 1 -O in2 $end
$var wire 1 |N out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 %O in1 $end
$var wire 1 *O out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 $O in1 $end
$var wire 1 |N in2 $end
$var wire 1 .O out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 *O in1 $end
$var wire 1 .O in2 $end
$var wire 1 }N out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 'O in1 $end
$var wire 1 +O out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 &O in1 $end
$var wire 1 }N in2 $end
$var wire 1 /O out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 +O in1 $end
$var wire 1 /O in2 $end
$var wire 1 zN out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 &O in1 $end
$var wire 1 $O in2 $end
$var wire 1 0O out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 "O in1 $end
$var wire 1 ~N in2 $end
$var wire 1 1O out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 0O in1 $end
$var wire 1 1O in2 $end
$var wire 1 eN out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 &O in1 $end
$var wire 1 %O in2 $end
$var wire 1 2O out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 &O in1 $end
$var wire 1 $O in2 $end
$var wire 1 #O in3 $end
$var wire 1 3O out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 +O in1 $end
$var wire 1 2O in2 $end
$var wire 1 3O in3 $end
$var wire 1 4O out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 "O in1 $end
$var wire 1 !O in2 $end
$var wire 1 5O out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 0O in1 $end
$var wire 1 5O in2 $end
$var wire 1 6O out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 4O in1 $end
$var wire 1 6O in2 $end
$var wire 1 7O out $end
$upscope $end

$scope module not1_G $end
$var wire 1 7O in1 $end
$var wire 1 mN out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 CK A $end
$var wire 1 _N B $end
$var wire 1 `N C_in $end
$var wire 1 ~N p $end
$var wire 1 !O g $end
$var wire 1 #K S $end
$var wire 1 8O C_out $end
$var wire 1 9O g_bar $end
$var wire 1 :O p_bar $end
$var wire 1 ;O nand2_1_out $end
$var wire 1 <O nand2_2_out $end
$var wire 1 =O nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 CK in1 $end
$var wire 1 _N in2 $end
$var wire 1 9O out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 9O in1 $end
$var wire 1 !O out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 CK in1 $end
$var wire 1 _N in2 $end
$var wire 1 :O out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 :O in1 $end
$var wire 1 ~N out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 CK in1 $end
$var wire 1 _N in2 $end
$var wire 1 ;O out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 CK in1 $end
$var wire 1 `N in2 $end
$var wire 1 <O out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 _N in1 $end
$var wire 1 `N in2 $end
$var wire 1 =O out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ;O in1 $end
$var wire 1 <O in2 $end
$var wire 1 =O in3 $end
$var wire 1 8O out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 CK in1 $end
$var wire 1 _N in2 $end
$var wire 1 `N in3 $end
$var wire 1 #K out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 BK A $end
$var wire 1 ^N B $end
$var wire 1 {N C_in $end
$var wire 1 "O p $end
$var wire 1 #O g $end
$var wire 1 "K S $end
$var wire 1 >O C_out $end
$var wire 1 ?O g_bar $end
$var wire 1 @O p_bar $end
$var wire 1 AO nand2_1_out $end
$var wire 1 BO nand2_2_out $end
$var wire 1 CO nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 BK in1 $end
$var wire 1 ^N in2 $end
$var wire 1 ?O out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ?O in1 $end
$var wire 1 #O out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 BK in1 $end
$var wire 1 ^N in2 $end
$var wire 1 @O out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 @O in1 $end
$var wire 1 "O out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 BK in1 $end
$var wire 1 ^N in2 $end
$var wire 1 AO out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 BK in1 $end
$var wire 1 {N in2 $end
$var wire 1 BO out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ^N in1 $end
$var wire 1 {N in2 $end
$var wire 1 CO out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 AO in1 $end
$var wire 1 BO in2 $end
$var wire 1 CO in3 $end
$var wire 1 >O out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 BK in1 $end
$var wire 1 ^N in2 $end
$var wire 1 {N in3 $end
$var wire 1 "K out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 AK A $end
$var wire 1 ]N B $end
$var wire 1 |N C_in $end
$var wire 1 $O p $end
$var wire 1 %O g $end
$var wire 1 !K S $end
$var wire 1 DO C_out $end
$var wire 1 EO g_bar $end
$var wire 1 FO p_bar $end
$var wire 1 GO nand2_1_out $end
$var wire 1 HO nand2_2_out $end
$var wire 1 IO nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 AK in1 $end
$var wire 1 ]N in2 $end
$var wire 1 EO out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 EO in1 $end
$var wire 1 %O out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 AK in1 $end
$var wire 1 ]N in2 $end
$var wire 1 FO out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 FO in1 $end
$var wire 1 $O out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 AK in1 $end
$var wire 1 ]N in2 $end
$var wire 1 GO out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 AK in1 $end
$var wire 1 |N in2 $end
$var wire 1 HO out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ]N in1 $end
$var wire 1 |N in2 $end
$var wire 1 IO out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 GO in1 $end
$var wire 1 HO in2 $end
$var wire 1 IO in3 $end
$var wire 1 DO out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 AK in1 $end
$var wire 1 ]N in2 $end
$var wire 1 |N in3 $end
$var wire 1 !K out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 @K A $end
$var wire 1 \N B $end
$var wire 1 }N C_in $end
$var wire 1 &O p $end
$var wire 1 'O g $end
$var wire 1 ~J S $end
$var wire 1 JO C_out $end
$var wire 1 KO g_bar $end
$var wire 1 LO p_bar $end
$var wire 1 MO nand2_1_out $end
$var wire 1 NO nand2_2_out $end
$var wire 1 OO nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 @K in1 $end
$var wire 1 \N in2 $end
$var wire 1 KO out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 KO in1 $end
$var wire 1 'O out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 @K in1 $end
$var wire 1 \N in2 $end
$var wire 1 LO out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 LO in1 $end
$var wire 1 &O out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 @K in1 $end
$var wire 1 \N in2 $end
$var wire 1 MO out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 @K in1 $end
$var wire 1 }N in2 $end
$var wire 1 NO out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 \N in1 $end
$var wire 1 }N in2 $end
$var wire 1 OO out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 MO in1 $end
$var wire 1 NO in2 $end
$var wire 1 OO in3 $end
$var wire 1 JO out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 @K in1 $end
$var wire 1 \N in2 $end
$var wire 1 }N in3 $end
$var wire 1 ~J out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 PO N $end
$var wire 1 <K A [3] $end
$var wire 1 =K A [2] $end
$var wire 1 >K A [1] $end
$var wire 1 ?K A [0] $end
$var wire 1 XN B [3] $end
$var wire 1 YN B [2] $end
$var wire 1 ZN B [1] $end
$var wire 1 [N B [0] $end
$var wire 1 bN C_in $end
$var wire 1 zJ S [3] $end
$var wire 1 {J S [2] $end
$var wire 1 |J S [1] $end
$var wire 1 }J S [0] $end
$var wire 1 gN P $end
$var wire 1 oN G $end
$var wire 1 QO C_out $end
$var wire 1 RO c0 $end
$var wire 1 SO c1 $end
$var wire 1 TO c2 $end
$var wire 1 UO p0 $end
$var wire 1 VO g0 $end
$var wire 1 WO p1 $end
$var wire 1 XO g1 $end
$var wire 1 YO p2 $end
$var wire 1 ZO g2 $end
$var wire 1 [O p3 $end
$var wire 1 \O g3 $end
$var wire 1 ]O g0_bar $end
$var wire 1 ^O g1_bar $end
$var wire 1 _O g2_bar $end
$var wire 1 `O g3_bar $end
$var wire 1 aO nand2_c0_0_out $end
$var wire 1 bO nand2_c1_0_out $end
$var wire 1 cO nand2_c2_0_out $end
$var wire 1 dO nand2_c3_0_out $end
$var wire 1 eO nand2_p3_p2 $end
$var wire 1 fO nand2_p1_p0 $end
$var wire 1 gO nand2_p3g2_out $end
$var wire 1 hO nand2_p3p2g1_out $end
$var wire 1 iO nand3_G_0_out $end
$var wire 1 jO nand2_p1g0_out $end
$var wire 1 kO nor2_G_0_out $end
$var wire 1 lO G_bar $end

$scope module not1_c0_0 $end
$var wire 1 VO in1 $end
$var wire 1 ]O out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 UO in1 $end
$var wire 1 bN in2 $end
$var wire 1 aO out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ]O in1 $end
$var wire 1 aO in2 $end
$var wire 1 RO out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 XO in1 $end
$var wire 1 ^O out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 WO in1 $end
$var wire 1 RO in2 $end
$var wire 1 bO out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ^O in1 $end
$var wire 1 bO in2 $end
$var wire 1 SO out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ZO in1 $end
$var wire 1 _O out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 YO in1 $end
$var wire 1 SO in2 $end
$var wire 1 cO out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 _O in1 $end
$var wire 1 cO in2 $end
$var wire 1 TO out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 \O in1 $end
$var wire 1 `O out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 [O in1 $end
$var wire 1 TO in2 $end
$var wire 1 dO out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 `O in1 $end
$var wire 1 dO in2 $end
$var wire 1 QO out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 [O in1 $end
$var wire 1 YO in2 $end
$var wire 1 eO out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 WO in1 $end
$var wire 1 UO in2 $end
$var wire 1 fO out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 eO in1 $end
$var wire 1 fO in2 $end
$var wire 1 gN out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 [O in1 $end
$var wire 1 ZO in2 $end
$var wire 1 gO out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 [O in1 $end
$var wire 1 YO in2 $end
$var wire 1 XO in3 $end
$var wire 1 hO out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 `O in1 $end
$var wire 1 gO in2 $end
$var wire 1 hO in3 $end
$var wire 1 iO out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 WO in1 $end
$var wire 1 VO in2 $end
$var wire 1 jO out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 eO in1 $end
$var wire 1 jO in2 $end
$var wire 1 kO out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 iO in1 $end
$var wire 1 kO in2 $end
$var wire 1 lO out $end
$upscope $end

$scope module not1_G $end
$var wire 1 lO in1 $end
$var wire 1 oN out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ?K A $end
$var wire 1 [N B $end
$var wire 1 bN C_in $end
$var wire 1 UO p $end
$var wire 1 VO g $end
$var wire 1 }J S $end
$var wire 1 mO C_out $end
$var wire 1 nO g_bar $end
$var wire 1 oO p_bar $end
$var wire 1 pO nand2_1_out $end
$var wire 1 qO nand2_2_out $end
$var wire 1 rO nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ?K in1 $end
$var wire 1 [N in2 $end
$var wire 1 nO out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 nO in1 $end
$var wire 1 VO out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ?K in1 $end
$var wire 1 [N in2 $end
$var wire 1 oO out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 oO in1 $end
$var wire 1 UO out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ?K in1 $end
$var wire 1 [N in2 $end
$var wire 1 pO out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ?K in1 $end
$var wire 1 bN in2 $end
$var wire 1 qO out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 [N in1 $end
$var wire 1 bN in2 $end
$var wire 1 rO out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 pO in1 $end
$var wire 1 qO in2 $end
$var wire 1 rO in3 $end
$var wire 1 mO out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ?K in1 $end
$var wire 1 [N in2 $end
$var wire 1 bN in3 $end
$var wire 1 }J out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 >K A $end
$var wire 1 ZN B $end
$var wire 1 RO C_in $end
$var wire 1 WO p $end
$var wire 1 XO g $end
$var wire 1 |J S $end
$var wire 1 sO C_out $end
$var wire 1 tO g_bar $end
$var wire 1 uO p_bar $end
$var wire 1 vO nand2_1_out $end
$var wire 1 wO nand2_2_out $end
$var wire 1 xO nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >K in1 $end
$var wire 1 ZN in2 $end
$var wire 1 tO out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 tO in1 $end
$var wire 1 XO out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >K in1 $end
$var wire 1 ZN in2 $end
$var wire 1 uO out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 uO in1 $end
$var wire 1 WO out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >K in1 $end
$var wire 1 ZN in2 $end
$var wire 1 vO out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >K in1 $end
$var wire 1 RO in2 $end
$var wire 1 wO out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ZN in1 $end
$var wire 1 RO in2 $end
$var wire 1 xO out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 vO in1 $end
$var wire 1 wO in2 $end
$var wire 1 xO in3 $end
$var wire 1 sO out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >K in1 $end
$var wire 1 ZN in2 $end
$var wire 1 RO in3 $end
$var wire 1 |J out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 =K A $end
$var wire 1 YN B $end
$var wire 1 SO C_in $end
$var wire 1 YO p $end
$var wire 1 ZO g $end
$var wire 1 {J S $end
$var wire 1 yO C_out $end
$var wire 1 zO g_bar $end
$var wire 1 {O p_bar $end
$var wire 1 |O nand2_1_out $end
$var wire 1 }O nand2_2_out $end
$var wire 1 ~O nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =K in1 $end
$var wire 1 YN in2 $end
$var wire 1 zO out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 zO in1 $end
$var wire 1 ZO out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =K in1 $end
$var wire 1 YN in2 $end
$var wire 1 {O out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 {O in1 $end
$var wire 1 YO out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =K in1 $end
$var wire 1 YN in2 $end
$var wire 1 |O out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =K in1 $end
$var wire 1 SO in2 $end
$var wire 1 }O out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 YN in1 $end
$var wire 1 SO in2 $end
$var wire 1 ~O out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 |O in1 $end
$var wire 1 }O in2 $end
$var wire 1 ~O in3 $end
$var wire 1 yO out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =K in1 $end
$var wire 1 YN in2 $end
$var wire 1 SO in3 $end
$var wire 1 {J out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 <K A $end
$var wire 1 XN B $end
$var wire 1 TO C_in $end
$var wire 1 [O p $end
$var wire 1 \O g $end
$var wire 1 zJ S $end
$var wire 1 !P C_out $end
$var wire 1 "P g_bar $end
$var wire 1 #P p_bar $end
$var wire 1 $P nand2_1_out $end
$var wire 1 %P nand2_2_out $end
$var wire 1 &P nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <K in1 $end
$var wire 1 XN in2 $end
$var wire 1 "P out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 "P in1 $end
$var wire 1 \O out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <K in1 $end
$var wire 1 XN in2 $end
$var wire 1 #P out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 #P in1 $end
$var wire 1 [O out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <K in1 $end
$var wire 1 XN in2 $end
$var wire 1 $P out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <K in1 $end
$var wire 1 TO in2 $end
$var wire 1 %P out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 XN in1 $end
$var wire 1 TO in2 $end
$var wire 1 &P out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 $P in1 $end
$var wire 1 %P in2 $end
$var wire 1 &P in3 $end
$var wire 1 !P out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <K in1 $end
$var wire 1 XN in2 $end
$var wire 1 TO in3 $end
$var wire 1 zJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 'P N $end
$var wire 1 8K A [3] $end
$var wire 1 9K A [2] $end
$var wire 1 :K A [1] $end
$var wire 1 ;K A [0] $end
$var wire 1 TN B [3] $end
$var wire 1 UN B [2] $end
$var wire 1 VN B [1] $end
$var wire 1 WN B [0] $end
$var wire 1 cN C_in $end
$var wire 1 vJ S [3] $end
$var wire 1 wJ S [2] $end
$var wire 1 xJ S [1] $end
$var wire 1 yJ S [0] $end
$var wire 1 iN P $end
$var wire 1 qN G $end
$var wire 1 (P C_out $end
$var wire 1 )P c0 $end
$var wire 1 *P c1 $end
$var wire 1 +P c2 $end
$var wire 1 ,P p0 $end
$var wire 1 -P g0 $end
$var wire 1 .P p1 $end
$var wire 1 /P g1 $end
$var wire 1 0P p2 $end
$var wire 1 1P g2 $end
$var wire 1 2P p3 $end
$var wire 1 3P g3 $end
$var wire 1 4P g0_bar $end
$var wire 1 5P g1_bar $end
$var wire 1 6P g2_bar $end
$var wire 1 7P g3_bar $end
$var wire 1 8P nand2_c0_0_out $end
$var wire 1 9P nand2_c1_0_out $end
$var wire 1 :P nand2_c2_0_out $end
$var wire 1 ;P nand2_c3_0_out $end
$var wire 1 <P nand2_p3_p2 $end
$var wire 1 =P nand2_p1_p0 $end
$var wire 1 >P nand2_p3g2_out $end
$var wire 1 ?P nand2_p3p2g1_out $end
$var wire 1 @P nand3_G_0_out $end
$var wire 1 AP nand2_p1g0_out $end
$var wire 1 BP nor2_G_0_out $end
$var wire 1 CP G_bar $end

$scope module not1_c0_0 $end
$var wire 1 -P in1 $end
$var wire 1 4P out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ,P in1 $end
$var wire 1 cN in2 $end
$var wire 1 8P out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 4P in1 $end
$var wire 1 8P in2 $end
$var wire 1 )P out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 /P in1 $end
$var wire 1 5P out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 .P in1 $end
$var wire 1 )P in2 $end
$var wire 1 9P out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 5P in1 $end
$var wire 1 9P in2 $end
$var wire 1 *P out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 1P in1 $end
$var wire 1 6P out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 0P in1 $end
$var wire 1 *P in2 $end
$var wire 1 :P out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 6P in1 $end
$var wire 1 :P in2 $end
$var wire 1 +P out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 3P in1 $end
$var wire 1 7P out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 2P in1 $end
$var wire 1 +P in2 $end
$var wire 1 ;P out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 7P in1 $end
$var wire 1 ;P in2 $end
$var wire 1 (P out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 2P in1 $end
$var wire 1 0P in2 $end
$var wire 1 <P out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 .P in1 $end
$var wire 1 ,P in2 $end
$var wire 1 =P out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 <P in1 $end
$var wire 1 =P in2 $end
$var wire 1 iN out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 2P in1 $end
$var wire 1 1P in2 $end
$var wire 1 >P out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 2P in1 $end
$var wire 1 0P in2 $end
$var wire 1 /P in3 $end
$var wire 1 ?P out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 7P in1 $end
$var wire 1 >P in2 $end
$var wire 1 ?P in3 $end
$var wire 1 @P out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 .P in1 $end
$var wire 1 -P in2 $end
$var wire 1 AP out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 <P in1 $end
$var wire 1 AP in2 $end
$var wire 1 BP out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 @P in1 $end
$var wire 1 BP in2 $end
$var wire 1 CP out $end
$upscope $end

$scope module not1_G $end
$var wire 1 CP in1 $end
$var wire 1 qN out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ;K A $end
$var wire 1 WN B $end
$var wire 1 cN C_in $end
$var wire 1 ,P p $end
$var wire 1 -P g $end
$var wire 1 yJ S $end
$var wire 1 DP C_out $end
$var wire 1 EP g_bar $end
$var wire 1 FP p_bar $end
$var wire 1 GP nand2_1_out $end
$var wire 1 HP nand2_2_out $end
$var wire 1 IP nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;K in1 $end
$var wire 1 WN in2 $end
$var wire 1 EP out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 EP in1 $end
$var wire 1 -P out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;K in1 $end
$var wire 1 WN in2 $end
$var wire 1 FP out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 FP in1 $end
$var wire 1 ,P out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;K in1 $end
$var wire 1 WN in2 $end
$var wire 1 GP out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;K in1 $end
$var wire 1 cN in2 $end
$var wire 1 HP out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 WN in1 $end
$var wire 1 cN in2 $end
$var wire 1 IP out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 GP in1 $end
$var wire 1 HP in2 $end
$var wire 1 IP in3 $end
$var wire 1 DP out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;K in1 $end
$var wire 1 WN in2 $end
$var wire 1 cN in3 $end
$var wire 1 yJ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 :K A $end
$var wire 1 VN B $end
$var wire 1 )P C_in $end
$var wire 1 .P p $end
$var wire 1 /P g $end
$var wire 1 xJ S $end
$var wire 1 JP C_out $end
$var wire 1 KP g_bar $end
$var wire 1 LP p_bar $end
$var wire 1 MP nand2_1_out $end
$var wire 1 NP nand2_2_out $end
$var wire 1 OP nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :K in1 $end
$var wire 1 VN in2 $end
$var wire 1 KP out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 KP in1 $end
$var wire 1 /P out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :K in1 $end
$var wire 1 VN in2 $end
$var wire 1 LP out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 LP in1 $end
$var wire 1 .P out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :K in1 $end
$var wire 1 VN in2 $end
$var wire 1 MP out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :K in1 $end
$var wire 1 )P in2 $end
$var wire 1 NP out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 VN in1 $end
$var wire 1 )P in2 $end
$var wire 1 OP out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 MP in1 $end
$var wire 1 NP in2 $end
$var wire 1 OP in3 $end
$var wire 1 JP out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :K in1 $end
$var wire 1 VN in2 $end
$var wire 1 )P in3 $end
$var wire 1 xJ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 9K A $end
$var wire 1 UN B $end
$var wire 1 *P C_in $end
$var wire 1 0P p $end
$var wire 1 1P g $end
$var wire 1 wJ S $end
$var wire 1 PP C_out $end
$var wire 1 QP g_bar $end
$var wire 1 RP p_bar $end
$var wire 1 SP nand2_1_out $end
$var wire 1 TP nand2_2_out $end
$var wire 1 UP nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9K in1 $end
$var wire 1 UN in2 $end
$var wire 1 QP out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 QP in1 $end
$var wire 1 1P out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9K in1 $end
$var wire 1 UN in2 $end
$var wire 1 RP out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 RP in1 $end
$var wire 1 0P out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9K in1 $end
$var wire 1 UN in2 $end
$var wire 1 SP out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9K in1 $end
$var wire 1 *P in2 $end
$var wire 1 TP out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 UN in1 $end
$var wire 1 *P in2 $end
$var wire 1 UP out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 SP in1 $end
$var wire 1 TP in2 $end
$var wire 1 UP in3 $end
$var wire 1 PP out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9K in1 $end
$var wire 1 UN in2 $end
$var wire 1 *P in3 $end
$var wire 1 wJ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 8K A $end
$var wire 1 TN B $end
$var wire 1 +P C_in $end
$var wire 1 2P p $end
$var wire 1 3P g $end
$var wire 1 vJ S $end
$var wire 1 VP C_out $end
$var wire 1 WP g_bar $end
$var wire 1 XP p_bar $end
$var wire 1 YP nand2_1_out $end
$var wire 1 ZP nand2_2_out $end
$var wire 1 [P nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 8K in1 $end
$var wire 1 TN in2 $end
$var wire 1 WP out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WP in1 $end
$var wire 1 3P out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 8K in1 $end
$var wire 1 TN in2 $end
$var wire 1 XP out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XP in1 $end
$var wire 1 2P out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 8K in1 $end
$var wire 1 TN in2 $end
$var wire 1 YP out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 8K in1 $end
$var wire 1 +P in2 $end
$var wire 1 ZP out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 TN in1 $end
$var wire 1 +P in2 $end
$var wire 1 [P out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YP in1 $end
$var wire 1 ZP in2 $end
$var wire 1 [P in3 $end
$var wire 1 VP out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 8K in1 $end
$var wire 1 TN in2 $end
$var wire 1 +P in3 $end
$var wire 1 vJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 \P N $end
$var wire 1 4K A [3] $end
$var wire 1 5K A [2] $end
$var wire 1 6K A [1] $end
$var wire 1 7K A [0] $end
$var wire 1 PN B [3] $end
$var wire 1 QN B [2] $end
$var wire 1 RN B [1] $end
$var wire 1 SN B [0] $end
$var wire 1 dN C_in $end
$var wire 1 rJ S [3] $end
$var wire 1 sJ S [2] $end
$var wire 1 tJ S [1] $end
$var wire 1 uJ S [0] $end
$var wire 1 kN P $end
$var wire 1 sN G $end
$var wire 1 ]P C_out $end
$var wire 1 ^P c0 $end
$var wire 1 _P c1 $end
$var wire 1 `P c2 $end
$var wire 1 aP p0 $end
$var wire 1 bP g0 $end
$var wire 1 cP p1 $end
$var wire 1 dP g1 $end
$var wire 1 eP p2 $end
$var wire 1 fP g2 $end
$var wire 1 gP p3 $end
$var wire 1 hP g3 $end
$var wire 1 iP g0_bar $end
$var wire 1 jP g1_bar $end
$var wire 1 kP g2_bar $end
$var wire 1 lP g3_bar $end
$var wire 1 mP nand2_c0_0_out $end
$var wire 1 nP nand2_c1_0_out $end
$var wire 1 oP nand2_c2_0_out $end
$var wire 1 pP nand2_c3_0_out $end
$var wire 1 qP nand2_p3_p2 $end
$var wire 1 rP nand2_p1_p0 $end
$var wire 1 sP nand2_p3g2_out $end
$var wire 1 tP nand2_p3p2g1_out $end
$var wire 1 uP nand3_G_0_out $end
$var wire 1 vP nand2_p1g0_out $end
$var wire 1 wP nor2_G_0_out $end
$var wire 1 xP G_bar $end

$scope module not1_c0_0 $end
$var wire 1 bP in1 $end
$var wire 1 iP out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 aP in1 $end
$var wire 1 dN in2 $end
$var wire 1 mP out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 iP in1 $end
$var wire 1 mP in2 $end
$var wire 1 ^P out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 dP in1 $end
$var wire 1 jP out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 cP in1 $end
$var wire 1 ^P in2 $end
$var wire 1 nP out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 jP in1 $end
$var wire 1 nP in2 $end
$var wire 1 _P out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 fP in1 $end
$var wire 1 kP out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 eP in1 $end
$var wire 1 _P in2 $end
$var wire 1 oP out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 kP in1 $end
$var wire 1 oP in2 $end
$var wire 1 `P out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 hP in1 $end
$var wire 1 lP out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 gP in1 $end
$var wire 1 `P in2 $end
$var wire 1 pP out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 lP in1 $end
$var wire 1 pP in2 $end
$var wire 1 ]P out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 gP in1 $end
$var wire 1 eP in2 $end
$var wire 1 qP out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 cP in1 $end
$var wire 1 aP in2 $end
$var wire 1 rP out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 qP in1 $end
$var wire 1 rP in2 $end
$var wire 1 kN out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 gP in1 $end
$var wire 1 fP in2 $end
$var wire 1 sP out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 gP in1 $end
$var wire 1 eP in2 $end
$var wire 1 dP in3 $end
$var wire 1 tP out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 lP in1 $end
$var wire 1 sP in2 $end
$var wire 1 tP in3 $end
$var wire 1 uP out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 cP in1 $end
$var wire 1 bP in2 $end
$var wire 1 vP out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 qP in1 $end
$var wire 1 vP in2 $end
$var wire 1 wP out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 uP in1 $end
$var wire 1 wP in2 $end
$var wire 1 xP out $end
$upscope $end

$scope module not1_G $end
$var wire 1 xP in1 $end
$var wire 1 sN out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 7K A $end
$var wire 1 SN B $end
$var wire 1 dN C_in $end
$var wire 1 aP p $end
$var wire 1 bP g $end
$var wire 1 uJ S $end
$var wire 1 yP C_out $end
$var wire 1 zP g_bar $end
$var wire 1 {P p_bar $end
$var wire 1 |P nand2_1_out $end
$var wire 1 }P nand2_2_out $end
$var wire 1 ~P nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 7K in1 $end
$var wire 1 SN in2 $end
$var wire 1 zP out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 zP in1 $end
$var wire 1 bP out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 7K in1 $end
$var wire 1 SN in2 $end
$var wire 1 {P out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 {P in1 $end
$var wire 1 aP out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 7K in1 $end
$var wire 1 SN in2 $end
$var wire 1 |P out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 7K in1 $end
$var wire 1 dN in2 $end
$var wire 1 }P out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 SN in1 $end
$var wire 1 dN in2 $end
$var wire 1 ~P out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 |P in1 $end
$var wire 1 }P in2 $end
$var wire 1 ~P in3 $end
$var wire 1 yP out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 7K in1 $end
$var wire 1 SN in2 $end
$var wire 1 dN in3 $end
$var wire 1 uJ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 6K A $end
$var wire 1 RN B $end
$var wire 1 ^P C_in $end
$var wire 1 cP p $end
$var wire 1 dP g $end
$var wire 1 tJ S $end
$var wire 1 !Q C_out $end
$var wire 1 "Q g_bar $end
$var wire 1 #Q p_bar $end
$var wire 1 $Q nand2_1_out $end
$var wire 1 %Q nand2_2_out $end
$var wire 1 &Q nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 6K in1 $end
$var wire 1 RN in2 $end
$var wire 1 "Q out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 "Q in1 $end
$var wire 1 dP out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 6K in1 $end
$var wire 1 RN in2 $end
$var wire 1 #Q out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 #Q in1 $end
$var wire 1 cP out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 6K in1 $end
$var wire 1 RN in2 $end
$var wire 1 $Q out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 6K in1 $end
$var wire 1 ^P in2 $end
$var wire 1 %Q out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 RN in1 $end
$var wire 1 ^P in2 $end
$var wire 1 &Q out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 $Q in1 $end
$var wire 1 %Q in2 $end
$var wire 1 &Q in3 $end
$var wire 1 !Q out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 6K in1 $end
$var wire 1 RN in2 $end
$var wire 1 ^P in3 $end
$var wire 1 tJ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 5K A $end
$var wire 1 QN B $end
$var wire 1 _P C_in $end
$var wire 1 eP p $end
$var wire 1 fP g $end
$var wire 1 sJ S $end
$var wire 1 'Q C_out $end
$var wire 1 (Q g_bar $end
$var wire 1 )Q p_bar $end
$var wire 1 *Q nand2_1_out $end
$var wire 1 +Q nand2_2_out $end
$var wire 1 ,Q nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 5K in1 $end
$var wire 1 QN in2 $end
$var wire 1 (Q out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 (Q in1 $end
$var wire 1 fP out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 5K in1 $end
$var wire 1 QN in2 $end
$var wire 1 )Q out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 )Q in1 $end
$var wire 1 eP out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 5K in1 $end
$var wire 1 QN in2 $end
$var wire 1 *Q out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 5K in1 $end
$var wire 1 _P in2 $end
$var wire 1 +Q out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 QN in1 $end
$var wire 1 _P in2 $end
$var wire 1 ,Q out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 *Q in1 $end
$var wire 1 +Q in2 $end
$var wire 1 ,Q in3 $end
$var wire 1 'Q out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 5K in1 $end
$var wire 1 QN in2 $end
$var wire 1 _P in3 $end
$var wire 1 sJ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 4K A $end
$var wire 1 PN B $end
$var wire 1 `P C_in $end
$var wire 1 gP p $end
$var wire 1 hP g $end
$var wire 1 rJ S $end
$var wire 1 -Q C_out $end
$var wire 1 .Q g_bar $end
$var wire 1 /Q p_bar $end
$var wire 1 0Q nand2_1_out $end
$var wire 1 1Q nand2_2_out $end
$var wire 1 2Q nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 4K in1 $end
$var wire 1 PN in2 $end
$var wire 1 .Q out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 .Q in1 $end
$var wire 1 hP out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 4K in1 $end
$var wire 1 PN in2 $end
$var wire 1 /Q out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 /Q in1 $end
$var wire 1 gP out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 4K in1 $end
$var wire 1 PN in2 $end
$var wire 1 0Q out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 4K in1 $end
$var wire 1 `P in2 $end
$var wire 1 1Q out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 PN in1 $end
$var wire 1 `P in2 $end
$var wire 1 2Q out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 0Q in1 $end
$var wire 1 1Q in2 $end
$var wire 1 2Q in3 $end
$var wire 1 -Q out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 4K in1 $end
$var wire 1 PN in2 $end
$var wire 1 `P in3 $end
$var wire 1 rJ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 mN in1 $end
$var wire 1 nN out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 eN in1 $end
$var wire 1 `N in2 $end
$var wire 1 uN out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 nN in1 $end
$var wire 1 uN in2 $end
$var wire 1 bN out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 oN in1 $end
$var wire 1 pN out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 gN in1 $end
$var wire 1 bN in2 $end
$var wire 1 vN out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 pN in1 $end
$var wire 1 vN in2 $end
$var wire 1 cN out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 qN in1 $end
$var wire 1 rN out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 iN in1 $end
$var wire 1 cN in2 $end
$var wire 1 wN out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 rN in1 $end
$var wire 1 wN in2 $end
$var wire 1 dN out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 sN in1 $end
$var wire 1 tN out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 kN in1 $end
$var wire 1 dN in2 $end
$var wire 1 xN out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 tN in1 $end
$var wire 1 xN in2 $end
$var wire 1 aN out $end
$upscope $end
$upscope $end

$scope module left_shift $end
$var parameter 32 3Q N $end
$var parameter 32 4Q C $end
$var parameter 32 5Q O $end
$var wire 1 6Q In [31] $end
$var wire 1 7Q In [30] $end
$var wire 1 8Q In [29] $end
$var wire 1 9Q In [28] $end
$var wire 1 :Q In [27] $end
$var wire 1 ;Q In [26] $end
$var wire 1 <Q In [25] $end
$var wire 1 =Q In [24] $end
$var wire 1 >Q In [23] $end
$var wire 1 ?Q In [22] $end
$var wire 1 @Q In [21] $end
$var wire 1 AQ In [20] $end
$var wire 1 BQ In [19] $end
$var wire 1 CQ In [18] $end
$var wire 1 DQ In [17] $end
$var wire 1 EQ In [16] $end
$var wire 1 $K In [15] $end
$var wire 1 %K In [14] $end
$var wire 1 &K In [13] $end
$var wire 1 'K In [12] $end
$var wire 1 (K In [11] $end
$var wire 1 )K In [10] $end
$var wire 1 *K In [9] $end
$var wire 1 +K In [8] $end
$var wire 1 ,K In [7] $end
$var wire 1 -K In [6] $end
$var wire 1 .K In [5] $end
$var wire 1 /K In [4] $end
$var wire 1 0K In [3] $end
$var wire 1 1K In [2] $end
$var wire 1 2K In [1] $end
$var wire 1 3K In [0] $end
$var wire 1 EK Cnt [4] $end
$var wire 1 FK Cnt [3] $end
$var wire 1 GK Cnt [2] $end
$var wire 1 HK Cnt [1] $end
$var wire 1 IK Cnt [0] $end
$var reg 32 FQ shft_left [31:0] $end
$var reg 32 GQ log_right [31:0] $end
$var wire 1 HQ rot_left [31] $end
$var wire 1 IQ rot_left [30] $end
$var wire 1 JQ rot_left [29] $end
$var wire 1 KQ rot_left [28] $end
$var wire 1 LQ rot_left [27] $end
$var wire 1 MQ rot_left [26] $end
$var wire 1 NQ rot_left [25] $end
$var wire 1 OQ rot_left [24] $end
$var wire 1 PQ rot_left [23] $end
$var wire 1 QQ rot_left [22] $end
$var wire 1 RQ rot_left [21] $end
$var wire 1 SQ rot_left [20] $end
$var wire 1 TQ rot_left [19] $end
$var wire 1 UQ rot_left [18] $end
$var wire 1 VQ rot_left [17] $end
$var wire 1 WQ rot_left [16] $end
$var wire 1 XQ rot_left [15] $end
$var wire 1 YQ rot_left [14] $end
$var wire 1 ZQ rot_left [13] $end
$var wire 1 [Q rot_left [12] $end
$var wire 1 \Q rot_left [11] $end
$var wire 1 ]Q rot_left [10] $end
$var wire 1 ^Q rot_left [9] $end
$var wire 1 _Q rot_left [8] $end
$var wire 1 `Q rot_left [7] $end
$var wire 1 aQ rot_left [6] $end
$var wire 1 bQ rot_left [5] $end
$var wire 1 cQ rot_left [4] $end
$var wire 1 dQ rot_left [3] $end
$var wire 1 eQ rot_left [2] $end
$var wire 1 fQ rot_left [1] $end
$var wire 1 gQ rot_left [0] $end
$var wire 1 hQ int_arith_right [31] $end
$var wire 1 iQ int_arith_right [30] $end
$var wire 1 jQ int_arith_right [29] $end
$var wire 1 kQ int_arith_right [28] $end
$var wire 1 lQ int_arith_right [27] $end
$var wire 1 mQ int_arith_right [26] $end
$var wire 1 nQ int_arith_right [25] $end
$var wire 1 oQ int_arith_right [24] $end
$var wire 1 pQ int_arith_right [23] $end
$var wire 1 qQ int_arith_right [22] $end
$var wire 1 rQ int_arith_right [21] $end
$var wire 1 sQ int_arith_right [20] $end
$var wire 1 tQ int_arith_right [19] $end
$var wire 1 uQ int_arith_right [18] $end
$var wire 1 vQ int_arith_right [17] $end
$var wire 1 wQ int_arith_right [16] $end
$var wire 1 xQ int_arith_right [15] $end
$var wire 1 yQ int_arith_right [14] $end
$var wire 1 zQ int_arith_right [13] $end
$var wire 1 {Q int_arith_right [12] $end
$var wire 1 |Q int_arith_right [11] $end
$var wire 1 }Q int_arith_right [10] $end
$var wire 1 ~Q int_arith_right [9] $end
$var wire 1 !R int_arith_right [8] $end
$var wire 1 "R int_arith_right [7] $end
$var wire 1 #R int_arith_right [6] $end
$var wire 1 $R int_arith_right [5] $end
$var wire 1 %R int_arith_right [4] $end
$var wire 1 &R int_arith_right [3] $end
$var wire 1 'R int_arith_right [2] $end
$var wire 1 (R int_arith_right [1] $end
$var wire 1 )R int_arith_right [0] $end
$var wire 1 *R arith_right [31] $end
$var wire 1 +R arith_right [30] $end
$var wire 1 ,R arith_right [29] $end
$var wire 1 -R arith_right [28] $end
$var wire 1 .R arith_right [27] $end
$var wire 1 /R arith_right [26] $end
$var wire 1 0R arith_right [25] $end
$var wire 1 1R arith_right [24] $end
$var wire 1 2R arith_right [23] $end
$var wire 1 3R arith_right [22] $end
$var wire 1 4R arith_right [21] $end
$var wire 1 5R arith_right [20] $end
$var wire 1 6R arith_right [19] $end
$var wire 1 7R arith_right [18] $end
$var wire 1 8R arith_right [17] $end
$var wire 1 9R arith_right [16] $end
$var wire 1 :R arith_right [15] $end
$var wire 1 ;R arith_right [14] $end
$var wire 1 <R arith_right [13] $end
$var wire 1 =R arith_right [12] $end
$var wire 1 >R arith_right [11] $end
$var wire 1 ?R arith_right [10] $end
$var wire 1 @R arith_right [9] $end
$var wire 1 AR arith_right [8] $end
$var wire 1 BR arith_right [7] $end
$var wire 1 CR arith_right [6] $end
$var wire 1 DR arith_right [5] $end
$var wire 1 ER arith_right [4] $end
$var wire 1 FR arith_right [3] $end
$var wire 1 GR arith_right [2] $end
$var wire 1 HR arith_right [1] $end
$var wire 1 IR arith_right [0] $end
$upscope $end

$scope module right_shift $end
$var parameter 32 JR N $end
$var parameter 32 KR C $end
$var parameter 32 LR O $end
$var wire 1 ^H In [31] $end
$var wire 1 _H In [30] $end
$var wire 1 `H In [29] $end
$var wire 1 aH In [28] $end
$var wire 1 bH In [27] $end
$var wire 1 cH In [26] $end
$var wire 1 dH In [25] $end
$var wire 1 eH In [24] $end
$var wire 1 fH In [23] $end
$var wire 1 gH In [22] $end
$var wire 1 hH In [21] $end
$var wire 1 iH In [20] $end
$var wire 1 jH In [19] $end
$var wire 1 kH In [18] $end
$var wire 1 lH In [17] $end
$var wire 1 mH In [16] $end
$var wire 1 $K In [15] $end
$var wire 1 %K In [14] $end
$var wire 1 &K In [13] $end
$var wire 1 'K In [12] $end
$var wire 1 (K In [11] $end
$var wire 1 )K In [10] $end
$var wire 1 *K In [9] $end
$var wire 1 +K In [8] $end
$var wire 1 ,K In [7] $end
$var wire 1 -K In [6] $end
$var wire 1 .K In [5] $end
$var wire 1 /K In [4] $end
$var wire 1 0K In [3] $end
$var wire 1 1K In [2] $end
$var wire 1 2K In [1] $end
$var wire 1 3K In [0] $end
$var wire 1 MR Cnt [4] $end
$var wire 1 @K Cnt [3] $end
$var wire 1 AK Cnt [2] $end
$var wire 1 BK Cnt [1] $end
$var wire 1 CK Cnt [0] $end
$var reg 32 NR shft_left [31:0] $end
$var reg 32 OR log_right [31:0] $end
$var wire 1 PR rot_left [31] $end
$var wire 1 QR rot_left [30] $end
$var wire 1 RR rot_left [29] $end
$var wire 1 SR rot_left [28] $end
$var wire 1 TR rot_left [27] $end
$var wire 1 UR rot_left [26] $end
$var wire 1 VR rot_left [25] $end
$var wire 1 WR rot_left [24] $end
$var wire 1 XR rot_left [23] $end
$var wire 1 YR rot_left [22] $end
$var wire 1 ZR rot_left [21] $end
$var wire 1 [R rot_left [20] $end
$var wire 1 \R rot_left [19] $end
$var wire 1 ]R rot_left [18] $end
$var wire 1 ^R rot_left [17] $end
$var wire 1 _R rot_left [16] $end
$var wire 1 `R rot_left [15] $end
$var wire 1 aR rot_left [14] $end
$var wire 1 bR rot_left [13] $end
$var wire 1 cR rot_left [12] $end
$var wire 1 dR rot_left [11] $end
$var wire 1 eR rot_left [10] $end
$var wire 1 fR rot_left [9] $end
$var wire 1 gR rot_left [8] $end
$var wire 1 hR rot_left [7] $end
$var wire 1 iR rot_left [6] $end
$var wire 1 jR rot_left [5] $end
$var wire 1 kR rot_left [4] $end
$var wire 1 lR rot_left [3] $end
$var wire 1 mR rot_left [2] $end
$var wire 1 nR rot_left [1] $end
$var wire 1 oR rot_left [0] $end
$var wire 1 pR int_arith_right [31] $end
$var wire 1 qR int_arith_right [30] $end
$var wire 1 rR int_arith_right [29] $end
$var wire 1 sR int_arith_right [28] $end
$var wire 1 tR int_arith_right [27] $end
$var wire 1 uR int_arith_right [26] $end
$var wire 1 vR int_arith_right [25] $end
$var wire 1 wR int_arith_right [24] $end
$var wire 1 xR int_arith_right [23] $end
$var wire 1 yR int_arith_right [22] $end
$var wire 1 zR int_arith_right [21] $end
$var wire 1 {R int_arith_right [20] $end
$var wire 1 |R int_arith_right [19] $end
$var wire 1 }R int_arith_right [18] $end
$var wire 1 ~R int_arith_right [17] $end
$var wire 1 !S int_arith_right [16] $end
$var wire 1 "S int_arith_right [15] $end
$var wire 1 #S int_arith_right [14] $end
$var wire 1 $S int_arith_right [13] $end
$var wire 1 %S int_arith_right [12] $end
$var wire 1 &S int_arith_right [11] $end
$var wire 1 'S int_arith_right [10] $end
$var wire 1 (S int_arith_right [9] $end
$var wire 1 )S int_arith_right [8] $end
$var wire 1 *S int_arith_right [7] $end
$var wire 1 +S int_arith_right [6] $end
$var wire 1 ,S int_arith_right [5] $end
$var wire 1 -S int_arith_right [4] $end
$var wire 1 .S int_arith_right [3] $end
$var wire 1 /S int_arith_right [2] $end
$var wire 1 0S int_arith_right [1] $end
$var wire 1 1S int_arith_right [0] $end
$var wire 1 2S arith_right [31] $end
$var wire 1 3S arith_right [30] $end
$var wire 1 4S arith_right [29] $end
$var wire 1 5S arith_right [28] $end
$var wire 1 6S arith_right [27] $end
$var wire 1 7S arith_right [26] $end
$var wire 1 8S arith_right [25] $end
$var wire 1 9S arith_right [24] $end
$var wire 1 :S arith_right [23] $end
$var wire 1 ;S arith_right [22] $end
$var wire 1 <S arith_right [21] $end
$var wire 1 =S arith_right [20] $end
$var wire 1 >S arith_right [19] $end
$var wire 1 ?S arith_right [18] $end
$var wire 1 @S arith_right [17] $end
$var wire 1 AS arith_right [16] $end
$var wire 1 BS arith_right [15] $end
$var wire 1 CS arith_right [14] $end
$var wire 1 DS arith_right [13] $end
$var wire 1 ES arith_right [12] $end
$var wire 1 FS arith_right [11] $end
$var wire 1 GS arith_right [10] $end
$var wire 1 HS arith_right [9] $end
$var wire 1 IS arith_right [8] $end
$var wire 1 JS arith_right [7] $end
$var wire 1 KS arith_right [6] $end
$var wire 1 LS arith_right [5] $end
$var wire 1 MS arith_right [4] $end
$var wire 1 NS arith_right [3] $end
$var wire 1 OS arith_right [2] $end
$var wire 1 PS arith_right [1] $end
$var wire 1 QS arith_right [0] $end
$upscope $end
$upscope $end

$scope module incPC $end
$var parameter 32 RS N $end
$var wire 1 E> A [15] $end
$var wire 1 F> A [14] $end
$var wire 1 G> A [13] $end
$var wire 1 H> A [12] $end
$var wire 1 I> A [11] $end
$var wire 1 J> A [10] $end
$var wire 1 K> A [9] $end
$var wire 1 L> A [8] $end
$var wire 1 M> A [7] $end
$var wire 1 N> A [6] $end
$var wire 1 O> A [5] $end
$var wire 1 P> A [4] $end
$var wire 1 Q> A [3] $end
$var wire 1 R> A [2] $end
$var wire 1 S> A [1] $end
$var wire 1 T> A [0] $end
$var wire 1 W? B [15] $end
$var wire 1 X? B [14] $end
$var wire 1 Y? B [13] $end
$var wire 1 Z? B [12] $end
$var wire 1 [? B [11] $end
$var wire 1 \? B [10] $end
$var wire 1 ]? B [9] $end
$var wire 1 ^? B [8] $end
$var wire 1 _? B [7] $end
$var wire 1 `? B [6] $end
$var wire 1 a? B [5] $end
$var wire 1 b? B [4] $end
$var wire 1 c? B [3] $end
$var wire 1 d? B [2] $end
$var wire 1 e? B [1] $end
$var wire 1 f? B [0] $end
$var wire 1 SS C_in $end
$var wire 1 U> S [15] $end
$var wire 1 V> S [14] $end
$var wire 1 W> S [13] $end
$var wire 1 X> S [12] $end
$var wire 1 Y> S [11] $end
$var wire 1 Z> S [10] $end
$var wire 1 [> S [9] $end
$var wire 1 \> S [8] $end
$var wire 1 ]> S [7] $end
$var wire 1 ^> S [6] $end
$var wire 1 _> S [5] $end
$var wire 1 `> S [4] $end
$var wire 1 a> S [3] $end
$var wire 1 b> S [2] $end
$var wire 1 c> S [1] $end
$var wire 1 d> S [0] $end
$var wire 1 TS C_out $end
$var wire 1 US C0 $end
$var wire 1 VS C1 $end
$var wire 1 WS C2 $end
$var wire 1 XS P0 $end
$var wire 1 YS P0_bar $end
$var wire 1 ZS P1 $end
$var wire 1 [S P1_bar $end
$var wire 1 \S P2 $end
$var wire 1 ]S P2_bar $end
$var wire 1 ^S P3 $end
$var wire 1 _S P3_bar $end
$var wire 1 `S G0 $end
$var wire 1 aS G0_bar $end
$var wire 1 bS G1 $end
$var wire 1 cS G1_bar $end
$var wire 1 dS G2 $end
$var wire 1 eS G2_bar $end
$var wire 1 fS G3 $end
$var wire 1 gS G3_bar $end
$var wire 1 hS nand2_c0_0_out $end
$var wire 1 iS nand2_c1_0_out $end
$var wire 1 jS nand2_c2_0_out $end
$var wire 1 kS nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 lS N $end
$var wire 1 Q> A [3] $end
$var wire 1 R> A [2] $end
$var wire 1 S> A [1] $end
$var wire 1 T> A [0] $end
$var wire 1 c? B [3] $end
$var wire 1 d? B [2] $end
$var wire 1 e? B [1] $end
$var wire 1 f? B [0] $end
$var wire 1 SS C_in $end
$var wire 1 a> S [3] $end
$var wire 1 b> S [2] $end
$var wire 1 c> S [1] $end
$var wire 1 d> S [0] $end
$var wire 1 XS P $end
$var wire 1 `S G $end
$var wire 1 mS C_out $end
$var wire 1 nS c0 $end
$var wire 1 oS c1 $end
$var wire 1 pS c2 $end
$var wire 1 qS p0 $end
$var wire 1 rS g0 $end
$var wire 1 sS p1 $end
$var wire 1 tS g1 $end
$var wire 1 uS p2 $end
$var wire 1 vS g2 $end
$var wire 1 wS p3 $end
$var wire 1 xS g3 $end
$var wire 1 yS g0_bar $end
$var wire 1 zS g1_bar $end
$var wire 1 {S g2_bar $end
$var wire 1 |S g3_bar $end
$var wire 1 }S nand2_c0_0_out $end
$var wire 1 ~S nand2_c1_0_out $end
$var wire 1 !T nand2_c2_0_out $end
$var wire 1 "T nand2_c3_0_out $end
$var wire 1 #T nand2_p3_p2 $end
$var wire 1 $T nand2_p1_p0 $end
$var wire 1 %T nand2_p3g2_out $end
$var wire 1 &T nand2_p3p2g1_out $end
$var wire 1 'T nand3_G_0_out $end
$var wire 1 (T nand2_p1g0_out $end
$var wire 1 )T nor2_G_0_out $end
$var wire 1 *T G_bar $end

$scope module not1_c0_0 $end
$var wire 1 rS in1 $end
$var wire 1 yS out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 qS in1 $end
$var wire 1 SS in2 $end
$var wire 1 }S out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 yS in1 $end
$var wire 1 }S in2 $end
$var wire 1 nS out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 tS in1 $end
$var wire 1 zS out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 sS in1 $end
$var wire 1 nS in2 $end
$var wire 1 ~S out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 zS in1 $end
$var wire 1 ~S in2 $end
$var wire 1 oS out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 vS in1 $end
$var wire 1 {S out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 uS in1 $end
$var wire 1 oS in2 $end
$var wire 1 !T out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 {S in1 $end
$var wire 1 !T in2 $end
$var wire 1 pS out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 xS in1 $end
$var wire 1 |S out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 wS in1 $end
$var wire 1 pS in2 $end
$var wire 1 "T out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 |S in1 $end
$var wire 1 "T in2 $end
$var wire 1 mS out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 wS in1 $end
$var wire 1 uS in2 $end
$var wire 1 #T out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 sS in1 $end
$var wire 1 qS in2 $end
$var wire 1 $T out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 #T in1 $end
$var wire 1 $T in2 $end
$var wire 1 XS out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 wS in1 $end
$var wire 1 vS in2 $end
$var wire 1 %T out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 wS in1 $end
$var wire 1 uS in2 $end
$var wire 1 tS in3 $end
$var wire 1 &T out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 |S in1 $end
$var wire 1 %T in2 $end
$var wire 1 &T in3 $end
$var wire 1 'T out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 sS in1 $end
$var wire 1 rS in2 $end
$var wire 1 (T out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 #T in1 $end
$var wire 1 (T in2 $end
$var wire 1 )T out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 'T in1 $end
$var wire 1 )T in2 $end
$var wire 1 *T out $end
$upscope $end

$scope module not1_G $end
$var wire 1 *T in1 $end
$var wire 1 `S out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 T> A $end
$var wire 1 f? B $end
$var wire 1 SS C_in $end
$var wire 1 qS p $end
$var wire 1 rS g $end
$var wire 1 d> S $end
$var wire 1 +T C_out $end
$var wire 1 ,T g_bar $end
$var wire 1 -T p_bar $end
$var wire 1 .T nand2_1_out $end
$var wire 1 /T nand2_2_out $end
$var wire 1 0T nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 T> in1 $end
$var wire 1 f? in2 $end
$var wire 1 ,T out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ,T in1 $end
$var wire 1 rS out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 T> in1 $end
$var wire 1 f? in2 $end
$var wire 1 -T out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 -T in1 $end
$var wire 1 qS out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 T> in1 $end
$var wire 1 f? in2 $end
$var wire 1 .T out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 T> in1 $end
$var wire 1 SS in2 $end
$var wire 1 /T out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 f? in1 $end
$var wire 1 SS in2 $end
$var wire 1 0T out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 .T in1 $end
$var wire 1 /T in2 $end
$var wire 1 0T in3 $end
$var wire 1 +T out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 T> in1 $end
$var wire 1 f? in2 $end
$var wire 1 SS in3 $end
$var wire 1 d> out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 S> A $end
$var wire 1 e? B $end
$var wire 1 nS C_in $end
$var wire 1 sS p $end
$var wire 1 tS g $end
$var wire 1 c> S $end
$var wire 1 1T C_out $end
$var wire 1 2T g_bar $end
$var wire 1 3T p_bar $end
$var wire 1 4T nand2_1_out $end
$var wire 1 5T nand2_2_out $end
$var wire 1 6T nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 S> in1 $end
$var wire 1 e? in2 $end
$var wire 1 2T out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 2T in1 $end
$var wire 1 tS out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 S> in1 $end
$var wire 1 e? in2 $end
$var wire 1 3T out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 3T in1 $end
$var wire 1 sS out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 S> in1 $end
$var wire 1 e? in2 $end
$var wire 1 4T out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 S> in1 $end
$var wire 1 nS in2 $end
$var wire 1 5T out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 e? in1 $end
$var wire 1 nS in2 $end
$var wire 1 6T out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 4T in1 $end
$var wire 1 5T in2 $end
$var wire 1 6T in3 $end
$var wire 1 1T out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 S> in1 $end
$var wire 1 e? in2 $end
$var wire 1 nS in3 $end
$var wire 1 c> out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 R> A $end
$var wire 1 d? B $end
$var wire 1 oS C_in $end
$var wire 1 uS p $end
$var wire 1 vS g $end
$var wire 1 b> S $end
$var wire 1 7T C_out $end
$var wire 1 8T g_bar $end
$var wire 1 9T p_bar $end
$var wire 1 :T nand2_1_out $end
$var wire 1 ;T nand2_2_out $end
$var wire 1 <T nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 R> in1 $end
$var wire 1 d? in2 $end
$var wire 1 8T out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8T in1 $end
$var wire 1 vS out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 R> in1 $end
$var wire 1 d? in2 $end
$var wire 1 9T out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9T in1 $end
$var wire 1 uS out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 R> in1 $end
$var wire 1 d? in2 $end
$var wire 1 :T out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 R> in1 $end
$var wire 1 oS in2 $end
$var wire 1 ;T out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 d? in1 $end
$var wire 1 oS in2 $end
$var wire 1 <T out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :T in1 $end
$var wire 1 ;T in2 $end
$var wire 1 <T in3 $end
$var wire 1 7T out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 R> in1 $end
$var wire 1 d? in2 $end
$var wire 1 oS in3 $end
$var wire 1 b> out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 Q> A $end
$var wire 1 c? B $end
$var wire 1 pS C_in $end
$var wire 1 wS p $end
$var wire 1 xS g $end
$var wire 1 a> S $end
$var wire 1 =T C_out $end
$var wire 1 >T g_bar $end
$var wire 1 ?T p_bar $end
$var wire 1 @T nand2_1_out $end
$var wire 1 AT nand2_2_out $end
$var wire 1 BT nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 Q> in1 $end
$var wire 1 c? in2 $end
$var wire 1 >T out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >T in1 $end
$var wire 1 xS out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 Q> in1 $end
$var wire 1 c? in2 $end
$var wire 1 ?T out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?T in1 $end
$var wire 1 wS out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 Q> in1 $end
$var wire 1 c? in2 $end
$var wire 1 @T out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 Q> in1 $end
$var wire 1 pS in2 $end
$var wire 1 AT out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 c? in1 $end
$var wire 1 pS in2 $end
$var wire 1 BT out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @T in1 $end
$var wire 1 AT in2 $end
$var wire 1 BT in3 $end
$var wire 1 =T out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 Q> in1 $end
$var wire 1 c? in2 $end
$var wire 1 pS in3 $end
$var wire 1 a> out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 CT N $end
$var wire 1 M> A [3] $end
$var wire 1 N> A [2] $end
$var wire 1 O> A [1] $end
$var wire 1 P> A [0] $end
$var wire 1 _? B [3] $end
$var wire 1 `? B [2] $end
$var wire 1 a? B [1] $end
$var wire 1 b? B [0] $end
$var wire 1 US C_in $end
$var wire 1 ]> S [3] $end
$var wire 1 ^> S [2] $end
$var wire 1 _> S [1] $end
$var wire 1 `> S [0] $end
$var wire 1 ZS P $end
$var wire 1 bS G $end
$var wire 1 DT C_out $end
$var wire 1 ET c0 $end
$var wire 1 FT c1 $end
$var wire 1 GT c2 $end
$var wire 1 HT p0 $end
$var wire 1 IT g0 $end
$var wire 1 JT p1 $end
$var wire 1 KT g1 $end
$var wire 1 LT p2 $end
$var wire 1 MT g2 $end
$var wire 1 NT p3 $end
$var wire 1 OT g3 $end
$var wire 1 PT g0_bar $end
$var wire 1 QT g1_bar $end
$var wire 1 RT g2_bar $end
$var wire 1 ST g3_bar $end
$var wire 1 TT nand2_c0_0_out $end
$var wire 1 UT nand2_c1_0_out $end
$var wire 1 VT nand2_c2_0_out $end
$var wire 1 WT nand2_c3_0_out $end
$var wire 1 XT nand2_p3_p2 $end
$var wire 1 YT nand2_p1_p0 $end
$var wire 1 ZT nand2_p3g2_out $end
$var wire 1 [T nand2_p3p2g1_out $end
$var wire 1 \T nand3_G_0_out $end
$var wire 1 ]T nand2_p1g0_out $end
$var wire 1 ^T nor2_G_0_out $end
$var wire 1 _T G_bar $end

$scope module not1_c0_0 $end
$var wire 1 IT in1 $end
$var wire 1 PT out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 HT in1 $end
$var wire 1 US in2 $end
$var wire 1 TT out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 PT in1 $end
$var wire 1 TT in2 $end
$var wire 1 ET out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 KT in1 $end
$var wire 1 QT out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 JT in1 $end
$var wire 1 ET in2 $end
$var wire 1 UT out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 QT in1 $end
$var wire 1 UT in2 $end
$var wire 1 FT out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 MT in1 $end
$var wire 1 RT out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 LT in1 $end
$var wire 1 FT in2 $end
$var wire 1 VT out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 RT in1 $end
$var wire 1 VT in2 $end
$var wire 1 GT out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 OT in1 $end
$var wire 1 ST out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 NT in1 $end
$var wire 1 GT in2 $end
$var wire 1 WT out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ST in1 $end
$var wire 1 WT in2 $end
$var wire 1 DT out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 NT in1 $end
$var wire 1 LT in2 $end
$var wire 1 XT out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 JT in1 $end
$var wire 1 HT in2 $end
$var wire 1 YT out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 XT in1 $end
$var wire 1 YT in2 $end
$var wire 1 ZS out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 NT in1 $end
$var wire 1 MT in2 $end
$var wire 1 ZT out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 NT in1 $end
$var wire 1 LT in2 $end
$var wire 1 KT in3 $end
$var wire 1 [T out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ST in1 $end
$var wire 1 ZT in2 $end
$var wire 1 [T in3 $end
$var wire 1 \T out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 JT in1 $end
$var wire 1 IT in2 $end
$var wire 1 ]T out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 XT in1 $end
$var wire 1 ]T in2 $end
$var wire 1 ^T out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 \T in1 $end
$var wire 1 ^T in2 $end
$var wire 1 _T out $end
$upscope $end

$scope module not1_G $end
$var wire 1 _T in1 $end
$var wire 1 bS out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 P> A $end
$var wire 1 b? B $end
$var wire 1 US C_in $end
$var wire 1 HT p $end
$var wire 1 IT g $end
$var wire 1 `> S $end
$var wire 1 `T C_out $end
$var wire 1 aT g_bar $end
$var wire 1 bT p_bar $end
$var wire 1 cT nand2_1_out $end
$var wire 1 dT nand2_2_out $end
$var wire 1 eT nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 P> in1 $end
$var wire 1 b? in2 $end
$var wire 1 aT out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 aT in1 $end
$var wire 1 IT out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 P> in1 $end
$var wire 1 b? in2 $end
$var wire 1 bT out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 bT in1 $end
$var wire 1 HT out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 P> in1 $end
$var wire 1 b? in2 $end
$var wire 1 cT out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 P> in1 $end
$var wire 1 US in2 $end
$var wire 1 dT out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 b? in1 $end
$var wire 1 US in2 $end
$var wire 1 eT out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 cT in1 $end
$var wire 1 dT in2 $end
$var wire 1 eT in3 $end
$var wire 1 `T out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 P> in1 $end
$var wire 1 b? in2 $end
$var wire 1 US in3 $end
$var wire 1 `> out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 O> A $end
$var wire 1 a? B $end
$var wire 1 ET C_in $end
$var wire 1 JT p $end
$var wire 1 KT g $end
$var wire 1 _> S $end
$var wire 1 fT C_out $end
$var wire 1 gT g_bar $end
$var wire 1 hT p_bar $end
$var wire 1 iT nand2_1_out $end
$var wire 1 jT nand2_2_out $end
$var wire 1 kT nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 O> in1 $end
$var wire 1 a? in2 $end
$var wire 1 gT out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 gT in1 $end
$var wire 1 KT out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 O> in1 $end
$var wire 1 a? in2 $end
$var wire 1 hT out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 hT in1 $end
$var wire 1 JT out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 O> in1 $end
$var wire 1 a? in2 $end
$var wire 1 iT out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 O> in1 $end
$var wire 1 ET in2 $end
$var wire 1 jT out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 a? in1 $end
$var wire 1 ET in2 $end
$var wire 1 kT out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 iT in1 $end
$var wire 1 jT in2 $end
$var wire 1 kT in3 $end
$var wire 1 fT out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 O> in1 $end
$var wire 1 a? in2 $end
$var wire 1 ET in3 $end
$var wire 1 _> out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 N> A $end
$var wire 1 `? B $end
$var wire 1 FT C_in $end
$var wire 1 LT p $end
$var wire 1 MT g $end
$var wire 1 ^> S $end
$var wire 1 lT C_out $end
$var wire 1 mT g_bar $end
$var wire 1 nT p_bar $end
$var wire 1 oT nand2_1_out $end
$var wire 1 pT nand2_2_out $end
$var wire 1 qT nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 N> in1 $end
$var wire 1 `? in2 $end
$var wire 1 mT out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 mT in1 $end
$var wire 1 MT out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 N> in1 $end
$var wire 1 `? in2 $end
$var wire 1 nT out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 nT in1 $end
$var wire 1 LT out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 N> in1 $end
$var wire 1 `? in2 $end
$var wire 1 oT out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 N> in1 $end
$var wire 1 FT in2 $end
$var wire 1 pT out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 `? in1 $end
$var wire 1 FT in2 $end
$var wire 1 qT out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 oT in1 $end
$var wire 1 pT in2 $end
$var wire 1 qT in3 $end
$var wire 1 lT out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 N> in1 $end
$var wire 1 `? in2 $end
$var wire 1 FT in3 $end
$var wire 1 ^> out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 M> A $end
$var wire 1 _? B $end
$var wire 1 GT C_in $end
$var wire 1 NT p $end
$var wire 1 OT g $end
$var wire 1 ]> S $end
$var wire 1 rT C_out $end
$var wire 1 sT g_bar $end
$var wire 1 tT p_bar $end
$var wire 1 uT nand2_1_out $end
$var wire 1 vT nand2_2_out $end
$var wire 1 wT nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 M> in1 $end
$var wire 1 _? in2 $end
$var wire 1 sT out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 sT in1 $end
$var wire 1 OT out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 M> in1 $end
$var wire 1 _? in2 $end
$var wire 1 tT out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 tT in1 $end
$var wire 1 NT out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 M> in1 $end
$var wire 1 _? in2 $end
$var wire 1 uT out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 M> in1 $end
$var wire 1 GT in2 $end
$var wire 1 vT out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 _? in1 $end
$var wire 1 GT in2 $end
$var wire 1 wT out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 uT in1 $end
$var wire 1 vT in2 $end
$var wire 1 wT in3 $end
$var wire 1 rT out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 M> in1 $end
$var wire 1 _? in2 $end
$var wire 1 GT in3 $end
$var wire 1 ]> out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 xT N $end
$var wire 1 I> A [3] $end
$var wire 1 J> A [2] $end
$var wire 1 K> A [1] $end
$var wire 1 L> A [0] $end
$var wire 1 [? B [3] $end
$var wire 1 \? B [2] $end
$var wire 1 ]? B [1] $end
$var wire 1 ^? B [0] $end
$var wire 1 VS C_in $end
$var wire 1 Y> S [3] $end
$var wire 1 Z> S [2] $end
$var wire 1 [> S [1] $end
$var wire 1 \> S [0] $end
$var wire 1 \S P $end
$var wire 1 dS G $end
$var wire 1 yT C_out $end
$var wire 1 zT c0 $end
$var wire 1 {T c1 $end
$var wire 1 |T c2 $end
$var wire 1 }T p0 $end
$var wire 1 ~T g0 $end
$var wire 1 !U p1 $end
$var wire 1 "U g1 $end
$var wire 1 #U p2 $end
$var wire 1 $U g2 $end
$var wire 1 %U p3 $end
$var wire 1 &U g3 $end
$var wire 1 'U g0_bar $end
$var wire 1 (U g1_bar $end
$var wire 1 )U g2_bar $end
$var wire 1 *U g3_bar $end
$var wire 1 +U nand2_c0_0_out $end
$var wire 1 ,U nand2_c1_0_out $end
$var wire 1 -U nand2_c2_0_out $end
$var wire 1 .U nand2_c3_0_out $end
$var wire 1 /U nand2_p3_p2 $end
$var wire 1 0U nand2_p1_p0 $end
$var wire 1 1U nand2_p3g2_out $end
$var wire 1 2U nand2_p3p2g1_out $end
$var wire 1 3U nand3_G_0_out $end
$var wire 1 4U nand2_p1g0_out $end
$var wire 1 5U nor2_G_0_out $end
$var wire 1 6U G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ~T in1 $end
$var wire 1 'U out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 }T in1 $end
$var wire 1 VS in2 $end
$var wire 1 +U out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 'U in1 $end
$var wire 1 +U in2 $end
$var wire 1 zT out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 "U in1 $end
$var wire 1 (U out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 !U in1 $end
$var wire 1 zT in2 $end
$var wire 1 ,U out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 (U in1 $end
$var wire 1 ,U in2 $end
$var wire 1 {T out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 $U in1 $end
$var wire 1 )U out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 #U in1 $end
$var wire 1 {T in2 $end
$var wire 1 -U out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 )U in1 $end
$var wire 1 -U in2 $end
$var wire 1 |T out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 &U in1 $end
$var wire 1 *U out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 %U in1 $end
$var wire 1 |T in2 $end
$var wire 1 .U out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 *U in1 $end
$var wire 1 .U in2 $end
$var wire 1 yT out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 %U in1 $end
$var wire 1 #U in2 $end
$var wire 1 /U out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 !U in1 $end
$var wire 1 }T in2 $end
$var wire 1 0U out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 /U in1 $end
$var wire 1 0U in2 $end
$var wire 1 \S out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 %U in1 $end
$var wire 1 $U in2 $end
$var wire 1 1U out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 %U in1 $end
$var wire 1 #U in2 $end
$var wire 1 "U in3 $end
$var wire 1 2U out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 *U in1 $end
$var wire 1 1U in2 $end
$var wire 1 2U in3 $end
$var wire 1 3U out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 !U in1 $end
$var wire 1 ~T in2 $end
$var wire 1 4U out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 /U in1 $end
$var wire 1 4U in2 $end
$var wire 1 5U out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 3U in1 $end
$var wire 1 5U in2 $end
$var wire 1 6U out $end
$upscope $end

$scope module not1_G $end
$var wire 1 6U in1 $end
$var wire 1 dS out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 L> A $end
$var wire 1 ^? B $end
$var wire 1 VS C_in $end
$var wire 1 }T p $end
$var wire 1 ~T g $end
$var wire 1 \> S $end
$var wire 1 7U C_out $end
$var wire 1 8U g_bar $end
$var wire 1 9U p_bar $end
$var wire 1 :U nand2_1_out $end
$var wire 1 ;U nand2_2_out $end
$var wire 1 <U nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 L> in1 $end
$var wire 1 ^? in2 $end
$var wire 1 8U out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8U in1 $end
$var wire 1 ~T out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 L> in1 $end
$var wire 1 ^? in2 $end
$var wire 1 9U out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9U in1 $end
$var wire 1 }T out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 L> in1 $end
$var wire 1 ^? in2 $end
$var wire 1 :U out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 L> in1 $end
$var wire 1 VS in2 $end
$var wire 1 ;U out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ^? in1 $end
$var wire 1 VS in2 $end
$var wire 1 <U out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :U in1 $end
$var wire 1 ;U in2 $end
$var wire 1 <U in3 $end
$var wire 1 7U out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 L> in1 $end
$var wire 1 ^? in2 $end
$var wire 1 VS in3 $end
$var wire 1 \> out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 K> A $end
$var wire 1 ]? B $end
$var wire 1 zT C_in $end
$var wire 1 !U p $end
$var wire 1 "U g $end
$var wire 1 [> S $end
$var wire 1 =U C_out $end
$var wire 1 >U g_bar $end
$var wire 1 ?U p_bar $end
$var wire 1 @U nand2_1_out $end
$var wire 1 AU nand2_2_out $end
$var wire 1 BU nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 K> in1 $end
$var wire 1 ]? in2 $end
$var wire 1 >U out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >U in1 $end
$var wire 1 "U out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 K> in1 $end
$var wire 1 ]? in2 $end
$var wire 1 ?U out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?U in1 $end
$var wire 1 !U out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 K> in1 $end
$var wire 1 ]? in2 $end
$var wire 1 @U out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 K> in1 $end
$var wire 1 zT in2 $end
$var wire 1 AU out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ]? in1 $end
$var wire 1 zT in2 $end
$var wire 1 BU out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @U in1 $end
$var wire 1 AU in2 $end
$var wire 1 BU in3 $end
$var wire 1 =U out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 K> in1 $end
$var wire 1 ]? in2 $end
$var wire 1 zT in3 $end
$var wire 1 [> out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 J> A $end
$var wire 1 \? B $end
$var wire 1 {T C_in $end
$var wire 1 #U p $end
$var wire 1 $U g $end
$var wire 1 Z> S $end
$var wire 1 CU C_out $end
$var wire 1 DU g_bar $end
$var wire 1 EU p_bar $end
$var wire 1 FU nand2_1_out $end
$var wire 1 GU nand2_2_out $end
$var wire 1 HU nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 J> in1 $end
$var wire 1 \? in2 $end
$var wire 1 DU out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 DU in1 $end
$var wire 1 $U out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 J> in1 $end
$var wire 1 \? in2 $end
$var wire 1 EU out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 EU in1 $end
$var wire 1 #U out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 J> in1 $end
$var wire 1 \? in2 $end
$var wire 1 FU out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 J> in1 $end
$var wire 1 {T in2 $end
$var wire 1 GU out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 \? in1 $end
$var wire 1 {T in2 $end
$var wire 1 HU out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 FU in1 $end
$var wire 1 GU in2 $end
$var wire 1 HU in3 $end
$var wire 1 CU out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 J> in1 $end
$var wire 1 \? in2 $end
$var wire 1 {T in3 $end
$var wire 1 Z> out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 I> A $end
$var wire 1 [? B $end
$var wire 1 |T C_in $end
$var wire 1 %U p $end
$var wire 1 &U g $end
$var wire 1 Y> S $end
$var wire 1 IU C_out $end
$var wire 1 JU g_bar $end
$var wire 1 KU p_bar $end
$var wire 1 LU nand2_1_out $end
$var wire 1 MU nand2_2_out $end
$var wire 1 NU nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 I> in1 $end
$var wire 1 [? in2 $end
$var wire 1 JU out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 JU in1 $end
$var wire 1 &U out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 I> in1 $end
$var wire 1 [? in2 $end
$var wire 1 KU out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 KU in1 $end
$var wire 1 %U out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 I> in1 $end
$var wire 1 [? in2 $end
$var wire 1 LU out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 I> in1 $end
$var wire 1 |T in2 $end
$var wire 1 MU out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 [? in1 $end
$var wire 1 |T in2 $end
$var wire 1 NU out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 LU in1 $end
$var wire 1 MU in2 $end
$var wire 1 NU in3 $end
$var wire 1 IU out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 I> in1 $end
$var wire 1 [? in2 $end
$var wire 1 |T in3 $end
$var wire 1 Y> out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 OU N $end
$var wire 1 E> A [3] $end
$var wire 1 F> A [2] $end
$var wire 1 G> A [1] $end
$var wire 1 H> A [0] $end
$var wire 1 W? B [3] $end
$var wire 1 X? B [2] $end
$var wire 1 Y? B [1] $end
$var wire 1 Z? B [0] $end
$var wire 1 WS C_in $end
$var wire 1 U> S [3] $end
$var wire 1 V> S [2] $end
$var wire 1 W> S [1] $end
$var wire 1 X> S [0] $end
$var wire 1 ^S P $end
$var wire 1 fS G $end
$var wire 1 PU C_out $end
$var wire 1 QU c0 $end
$var wire 1 RU c1 $end
$var wire 1 SU c2 $end
$var wire 1 TU p0 $end
$var wire 1 UU g0 $end
$var wire 1 VU p1 $end
$var wire 1 WU g1 $end
$var wire 1 XU p2 $end
$var wire 1 YU g2 $end
$var wire 1 ZU p3 $end
$var wire 1 [U g3 $end
$var wire 1 \U g0_bar $end
$var wire 1 ]U g1_bar $end
$var wire 1 ^U g2_bar $end
$var wire 1 _U g3_bar $end
$var wire 1 `U nand2_c0_0_out $end
$var wire 1 aU nand2_c1_0_out $end
$var wire 1 bU nand2_c2_0_out $end
$var wire 1 cU nand2_c3_0_out $end
$var wire 1 dU nand2_p3_p2 $end
$var wire 1 eU nand2_p1_p0 $end
$var wire 1 fU nand2_p3g2_out $end
$var wire 1 gU nand2_p3p2g1_out $end
$var wire 1 hU nand3_G_0_out $end
$var wire 1 iU nand2_p1g0_out $end
$var wire 1 jU nor2_G_0_out $end
$var wire 1 kU G_bar $end

$scope module not1_c0_0 $end
$var wire 1 UU in1 $end
$var wire 1 \U out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 TU in1 $end
$var wire 1 WS in2 $end
$var wire 1 `U out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 \U in1 $end
$var wire 1 `U in2 $end
$var wire 1 QU out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 WU in1 $end
$var wire 1 ]U out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 VU in1 $end
$var wire 1 QU in2 $end
$var wire 1 aU out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ]U in1 $end
$var wire 1 aU in2 $end
$var wire 1 RU out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 YU in1 $end
$var wire 1 ^U out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 XU in1 $end
$var wire 1 RU in2 $end
$var wire 1 bU out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ^U in1 $end
$var wire 1 bU in2 $end
$var wire 1 SU out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 [U in1 $end
$var wire 1 _U out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ZU in1 $end
$var wire 1 SU in2 $end
$var wire 1 cU out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 _U in1 $end
$var wire 1 cU in2 $end
$var wire 1 PU out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ZU in1 $end
$var wire 1 XU in2 $end
$var wire 1 dU out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 VU in1 $end
$var wire 1 TU in2 $end
$var wire 1 eU out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 dU in1 $end
$var wire 1 eU in2 $end
$var wire 1 ^S out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ZU in1 $end
$var wire 1 YU in2 $end
$var wire 1 fU out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ZU in1 $end
$var wire 1 XU in2 $end
$var wire 1 WU in3 $end
$var wire 1 gU out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 _U in1 $end
$var wire 1 fU in2 $end
$var wire 1 gU in3 $end
$var wire 1 hU out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 VU in1 $end
$var wire 1 UU in2 $end
$var wire 1 iU out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 dU in1 $end
$var wire 1 iU in2 $end
$var wire 1 jU out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 hU in1 $end
$var wire 1 jU in2 $end
$var wire 1 kU out $end
$upscope $end

$scope module not1_G $end
$var wire 1 kU in1 $end
$var wire 1 fS out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 H> A $end
$var wire 1 Z? B $end
$var wire 1 WS C_in $end
$var wire 1 TU p $end
$var wire 1 UU g $end
$var wire 1 X> S $end
$var wire 1 lU C_out $end
$var wire 1 mU g_bar $end
$var wire 1 nU p_bar $end
$var wire 1 oU nand2_1_out $end
$var wire 1 pU nand2_2_out $end
$var wire 1 qU nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 H> in1 $end
$var wire 1 Z? in2 $end
$var wire 1 mU out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 mU in1 $end
$var wire 1 UU out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 H> in1 $end
$var wire 1 Z? in2 $end
$var wire 1 nU out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 nU in1 $end
$var wire 1 TU out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 H> in1 $end
$var wire 1 Z? in2 $end
$var wire 1 oU out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 H> in1 $end
$var wire 1 WS in2 $end
$var wire 1 pU out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 Z? in1 $end
$var wire 1 WS in2 $end
$var wire 1 qU out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 oU in1 $end
$var wire 1 pU in2 $end
$var wire 1 qU in3 $end
$var wire 1 lU out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 H> in1 $end
$var wire 1 Z? in2 $end
$var wire 1 WS in3 $end
$var wire 1 X> out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 G> A $end
$var wire 1 Y? B $end
$var wire 1 QU C_in $end
$var wire 1 VU p $end
$var wire 1 WU g $end
$var wire 1 W> S $end
$var wire 1 rU C_out $end
$var wire 1 sU g_bar $end
$var wire 1 tU p_bar $end
$var wire 1 uU nand2_1_out $end
$var wire 1 vU nand2_2_out $end
$var wire 1 wU nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 G> in1 $end
$var wire 1 Y? in2 $end
$var wire 1 sU out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 sU in1 $end
$var wire 1 WU out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 G> in1 $end
$var wire 1 Y? in2 $end
$var wire 1 tU out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 tU in1 $end
$var wire 1 VU out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 G> in1 $end
$var wire 1 Y? in2 $end
$var wire 1 uU out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 G> in1 $end
$var wire 1 QU in2 $end
$var wire 1 vU out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 Y? in1 $end
$var wire 1 QU in2 $end
$var wire 1 wU out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 uU in1 $end
$var wire 1 vU in2 $end
$var wire 1 wU in3 $end
$var wire 1 rU out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 G> in1 $end
$var wire 1 Y? in2 $end
$var wire 1 QU in3 $end
$var wire 1 W> out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 F> A $end
$var wire 1 X? B $end
$var wire 1 RU C_in $end
$var wire 1 XU p $end
$var wire 1 YU g $end
$var wire 1 V> S $end
$var wire 1 xU C_out $end
$var wire 1 yU g_bar $end
$var wire 1 zU p_bar $end
$var wire 1 {U nand2_1_out $end
$var wire 1 |U nand2_2_out $end
$var wire 1 }U nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 F> in1 $end
$var wire 1 X? in2 $end
$var wire 1 yU out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 yU in1 $end
$var wire 1 YU out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 F> in1 $end
$var wire 1 X? in2 $end
$var wire 1 zU out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 zU in1 $end
$var wire 1 XU out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 F> in1 $end
$var wire 1 X? in2 $end
$var wire 1 {U out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 F> in1 $end
$var wire 1 RU in2 $end
$var wire 1 |U out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 X? in1 $end
$var wire 1 RU in2 $end
$var wire 1 }U out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 {U in1 $end
$var wire 1 |U in2 $end
$var wire 1 }U in3 $end
$var wire 1 xU out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 F> in1 $end
$var wire 1 X? in2 $end
$var wire 1 RU in3 $end
$var wire 1 V> out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 E> A $end
$var wire 1 W? B $end
$var wire 1 SU C_in $end
$var wire 1 ZU p $end
$var wire 1 [U g $end
$var wire 1 U> S $end
$var wire 1 ~U C_out $end
$var wire 1 !V g_bar $end
$var wire 1 "V p_bar $end
$var wire 1 #V nand2_1_out $end
$var wire 1 $V nand2_2_out $end
$var wire 1 %V nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 E> in1 $end
$var wire 1 W? in2 $end
$var wire 1 !V out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 !V in1 $end
$var wire 1 [U out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 E> in1 $end
$var wire 1 W? in2 $end
$var wire 1 "V out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 "V in1 $end
$var wire 1 ZU out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 E> in1 $end
$var wire 1 W? in2 $end
$var wire 1 #V out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 E> in1 $end
$var wire 1 SU in2 $end
$var wire 1 $V out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 W? in1 $end
$var wire 1 SU in2 $end
$var wire 1 %V out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 #V in1 $end
$var wire 1 $V in2 $end
$var wire 1 %V in3 $end
$var wire 1 ~U out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 E> in1 $end
$var wire 1 W? in2 $end
$var wire 1 SU in3 $end
$var wire 1 U> out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 `S in1 $end
$var wire 1 aS out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 XS in1 $end
$var wire 1 SS in2 $end
$var wire 1 hS out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 aS in1 $end
$var wire 1 hS in2 $end
$var wire 1 US out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 bS in1 $end
$var wire 1 cS out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ZS in1 $end
$var wire 1 US in2 $end
$var wire 1 iS out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 cS in1 $end
$var wire 1 iS in2 $end
$var wire 1 VS out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 dS in1 $end
$var wire 1 eS out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 \S in1 $end
$var wire 1 VS in2 $end
$var wire 1 jS out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 eS in1 $end
$var wire 1 jS in2 $end
$var wire 1 WS out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 fS in1 $end
$var wire 1 gS out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ^S in1 $end
$var wire 1 WS in2 $end
$var wire 1 kS out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 gS in1 $end
$var wire 1 kS in2 $end
$var wire 1 TS out $end
$upscope $end
$upscope $end
$upscope $end

$scope module ex_mem $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var wire 1 U) en $end
$var wire 1 Z% in1 $end
$var wire 1 [% in2 $end
$var wire 1 \% in3 $end
$var wire 1 ]% in4 $end
$var wire 1 ^% in5 $end
$var wire 1 _% in6 $end
$var wire 1 `% in7 $end
$var wire 1 a% in8 $end
$var wire 1 b% in9 $end
$var wire 1 c% in10 $end
$var wire 1 d% in11 $end
$var wire 1 e% in12 $end
$var wire 1 f% in13 $end
$var wire 1 g% in14 $end
$var wire 1 h% in15 $end
$var wire 1 i% in16 $end
$var wire 1 j% in17 $end
$var wire 1 k% in18 $end
$var wire 1 l% in19 $end
$var wire 1 m% in20 $end
$var wire 1 n% in21 $end
$var wire 1 o% in22 [1] $end
$var wire 1 p% in22 [0] $end
$var wire 1 1' out1 $end
$var wire 1 2' out2 $end
$var wire 1 3' out3 $end
$var wire 1 4' out4 $end
$var wire 1 5' out5 $end
$var wire 1 6' out6 $end
$var wire 1 7' out7 $end
$var wire 1 8' out8 $end
$var wire 1 9' out9 $end
$var wire 1 :' out10 $end
$var wire 1 ;' out11 $end
$var wire 1 <' out12 $end
$var wire 1 =' out13 $end
$var wire 1 >' out14 $end
$var wire 1 ?' out15 $end
$var wire 1 @' out16 $end
$var wire 1 A' out17 $end
$var wire 1 B' out18 $end
$var wire 1 C' out19 $end
$var wire 1 D' out20 $end
$var wire 1 E' out21 $end
$var wire 1 F' out22 [1] $end
$var wire 1 G' out22 [0] $end

$scope module dff_0 $end
$var wire 1 1' q $end
$var wire 1 Z% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 &V state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 2' q $end
$var wire 1 [% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 'V state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 3' q $end
$var wire 1 \% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 (V state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 4' q $end
$var wire 1 ]% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 )V state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 5' q $end
$var wire 1 ^% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 *V state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 6' q $end
$var wire 1 _% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 +V state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 7' q $end
$var wire 1 `% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 ,V state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 8' q $end
$var wire 1 a% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 -V state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 9' q $end
$var wire 1 b% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 .V state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 :' q $end
$var wire 1 c% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 /V state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ;' q $end
$var wire 1 d% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 0V state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 <' q $end
$var wire 1 e% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 1V state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 =' q $end
$var wire 1 f% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 2V state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 >' q $end
$var wire 1 g% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 3V state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ?' q $end
$var wire 1 h% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 4V state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 @' q $end
$var wire 1 i% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 5V state $end
$upscope $end

$scope module dff_16 $end
$var wire 1 A' q $end
$var wire 1 j% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 6V state $end
$upscope $end

$scope module dff_17 $end
$var wire 1 B' q $end
$var wire 1 k% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 7V state $end
$upscope $end

$scope module dff_18 $end
$var wire 1 C' q $end
$var wire 1 l% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 8V state $end
$upscope $end

$scope module dff_19 $end
$var wire 1 D' q $end
$var wire 1 m% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 9V state $end
$upscope $end

$scope module dff_20 $end
$var wire 1 E' q $end
$var wire 1 n% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 :V state $end
$upscope $end

$scope module dff_21 $end
$var wire 1 G' q $end
$var wire 1 p% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 ;V state $end
$upscope $end

$scope module dff_22 $end
$var wire 1 F' q $end
$var wire 1 o% d $end
$var wire 1 5! clk $end
$var wire 1 W) rst $end
$var reg 1 <V state $end
$upscope $end
$upscope $end

$scope module new_pc_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 =V en $end
$var wire 1 c& D [15] $end
$var wire 1 d& D [14] $end
$var wire 1 e& D [13] $end
$var wire 1 f& D [12] $end
$var wire 1 g& D [11] $end
$var wire 1 h& D [10] $end
$var wire 1 i& D [9] $end
$var wire 1 j& D [8] $end
$var wire 1 k& D [7] $end
$var wire 1 l& D [6] $end
$var wire 1 m& D [5] $end
$var wire 1 n& D [4] $end
$var wire 1 o& D [3] $end
$var wire 1 p& D [2] $end
$var wire 1 q& D [1] $end
$var wire 1 r& D [0] $end
$var wire 1 h' Q [15] $end
$var wire 1 i' Q [14] $end
$var wire 1 j' Q [13] $end
$var wire 1 k' Q [12] $end
$var wire 1 l' Q [11] $end
$var wire 1 m' Q [10] $end
$var wire 1 n' Q [9] $end
$var wire 1 o' Q [8] $end
$var wire 1 p' Q [7] $end
$var wire 1 q' Q [6] $end
$var wire 1 r' Q [5] $end
$var wire 1 s' Q [4] $end
$var wire 1 t' Q [3] $end
$var wire 1 u' Q [2] $end
$var wire 1 v' Q [1] $end
$var wire 1 w' Q [0] $end
$var wire 1 >V in [15] $end
$var wire 1 ?V in [14] $end
$var wire 1 @V in [13] $end
$var wire 1 AV in [12] $end
$var wire 1 BV in [11] $end
$var wire 1 CV in [10] $end
$var wire 1 DV in [9] $end
$var wire 1 EV in [8] $end
$var wire 1 FV in [7] $end
$var wire 1 GV in [6] $end
$var wire 1 HV in [5] $end
$var wire 1 IV in [4] $end
$var wire 1 JV in [3] $end
$var wire 1 KV in [2] $end
$var wire 1 LV in [1] $end
$var wire 1 MV in [0] $end
$var wire 1 NV out [15] $end
$var wire 1 OV out [14] $end
$var wire 1 PV out [13] $end
$var wire 1 QV out [12] $end
$var wire 1 RV out [11] $end
$var wire 1 SV out [10] $end
$var wire 1 TV out [9] $end
$var wire 1 UV out [8] $end
$var wire 1 VV out [7] $end
$var wire 1 WV out [6] $end
$var wire 1 XV out [5] $end
$var wire 1 YV out [4] $end
$var wire 1 ZV out [3] $end
$var wire 1 [V out [2] $end
$var wire 1 \V out [1] $end
$var wire 1 ]V out [0] $end

$scope module dff_0 $end
$var wire 1 ]V q $end
$var wire 1 MV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^V state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 \V q $end
$var wire 1 LV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _V state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 [V q $end
$var wire 1 KV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `V state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ZV q $end
$var wire 1 JV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 aV state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 YV q $end
$var wire 1 IV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 bV state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 XV q $end
$var wire 1 HV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 cV state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 WV q $end
$var wire 1 GV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 dV state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 VV q $end
$var wire 1 FV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 eV state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 UV q $end
$var wire 1 EV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 fV state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 TV q $end
$var wire 1 DV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 gV state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 SV q $end
$var wire 1 CV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 hV state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 RV q $end
$var wire 1 BV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 iV state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 QV q $end
$var wire 1 AV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 jV state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 PV q $end
$var wire 1 @V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 kV state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 OV q $end
$var wire 1 ?V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 lV state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 NV q $end
$var wire 1 >V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 mV state $end
$upscope $end
$upscope $end

$scope module signedImmVal_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 nV en $end
$var wire 1 3& D [15] $end
$var wire 1 4& D [14] $end
$var wire 1 5& D [13] $end
$var wire 1 6& D [12] $end
$var wire 1 7& D [11] $end
$var wire 1 8& D [10] $end
$var wire 1 9& D [9] $end
$var wire 1 :& D [8] $end
$var wire 1 ;& D [7] $end
$var wire 1 <& D [6] $end
$var wire 1 =& D [5] $end
$var wire 1 >& D [4] $end
$var wire 1 ?& D [3] $end
$var wire 1 @& D [2] $end
$var wire 1 A& D [1] $end
$var wire 1 B& D [0] $end
$var wire 1 x' Q [15] $end
$var wire 1 y' Q [14] $end
$var wire 1 z' Q [13] $end
$var wire 1 {' Q [12] $end
$var wire 1 |' Q [11] $end
$var wire 1 }' Q [10] $end
$var wire 1 ~' Q [9] $end
$var wire 1 !( Q [8] $end
$var wire 1 "( Q [7] $end
$var wire 1 #( Q [6] $end
$var wire 1 $( Q [5] $end
$var wire 1 %( Q [4] $end
$var wire 1 &( Q [3] $end
$var wire 1 '( Q [2] $end
$var wire 1 (( Q [1] $end
$var wire 1 )( Q [0] $end
$var wire 1 oV in [15] $end
$var wire 1 pV in [14] $end
$var wire 1 qV in [13] $end
$var wire 1 rV in [12] $end
$var wire 1 sV in [11] $end
$var wire 1 tV in [10] $end
$var wire 1 uV in [9] $end
$var wire 1 vV in [8] $end
$var wire 1 wV in [7] $end
$var wire 1 xV in [6] $end
$var wire 1 yV in [5] $end
$var wire 1 zV in [4] $end
$var wire 1 {V in [3] $end
$var wire 1 |V in [2] $end
$var wire 1 }V in [1] $end
$var wire 1 ~V in [0] $end
$var wire 1 !W out [15] $end
$var wire 1 "W out [14] $end
$var wire 1 #W out [13] $end
$var wire 1 $W out [12] $end
$var wire 1 %W out [11] $end
$var wire 1 &W out [10] $end
$var wire 1 'W out [9] $end
$var wire 1 (W out [8] $end
$var wire 1 )W out [7] $end
$var wire 1 *W out [6] $end
$var wire 1 +W out [5] $end
$var wire 1 ,W out [4] $end
$var wire 1 -W out [3] $end
$var wire 1 .W out [2] $end
$var wire 1 /W out [1] $end
$var wire 1 0W out [0] $end

$scope module dff_0 $end
$var wire 1 0W q $end
$var wire 1 ~V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1W state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 /W q $end
$var wire 1 }V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2W state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 .W q $end
$var wire 1 |V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3W state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 -W q $end
$var wire 1 {V d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4W state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ,W q $end
$var wire 1 zV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5W state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 +W q $end
$var wire 1 yV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6W state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 *W q $end
$var wire 1 xV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7W state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 )W q $end
$var wire 1 wV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8W state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 (W q $end
$var wire 1 vV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9W state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 'W q $end
$var wire 1 uV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :W state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 &W q $end
$var wire 1 tV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;W state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 %W q $end
$var wire 1 sV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <W state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 $W q $end
$var wire 1 rV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =W state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 #W q $end
$var wire 1 qV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >W state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 "W q $end
$var wire 1 pV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?W state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 !W q $end
$var wire 1 oV d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @W state $end
$upscope $end
$upscope $end

$scope module writeReg1_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 AW en $end
$var wire 1 (' D [2] $end
$var wire 1 )' D [1] $end
$var wire 1 *' D [0] $end
$var wire 1 :( Q [2] $end
$var wire 1 ;( Q [1] $end
$var wire 1 <( Q [0] $end
$var wire 1 BW in [2] $end
$var wire 1 CW in [1] $end
$var wire 1 DW in [0] $end
$var wire 1 EW out [2] $end
$var wire 1 FW out [1] $end
$var wire 1 GW out [0] $end

$scope module dff_0 $end
$var wire 1 GW q $end
$var wire 1 DW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 HW state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 FW q $end
$var wire 1 CW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 IW state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 EW q $end
$var wire 1 BW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 JW state $end
$upscope $end
$upscope $end

$scope module readReg1_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 KW en $end
$var wire 1 +' D [2] $end
$var wire 1 ,' D [1] $end
$var wire 1 -' D [0] $end
$var wire 1 =( Q [2] $end
$var wire 1 >( Q [1] $end
$var wire 1 ?( Q [0] $end
$var wire 1 LW in [2] $end
$var wire 1 MW in [1] $end
$var wire 1 NW in [0] $end
$var wire 1 OW out [2] $end
$var wire 1 PW out [1] $end
$var wire 1 QW out [0] $end

$scope module dff_0 $end
$var wire 1 QW q $end
$var wire 1 NW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 RW state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 PW q $end
$var wire 1 MW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 SW state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 OW q $end
$var wire 1 LW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 TW state $end
$upscope $end
$upscope $end

$scope module readReg2_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 UW en $end
$var wire 1 .' D [2] $end
$var wire 1 /' D [1] $end
$var wire 1 0' D [0] $end
$var wire 1 @( Q [2] $end
$var wire 1 A( Q [1] $end
$var wire 1 B( Q [0] $end
$var wire 1 VW in [2] $end
$var wire 1 WW in [1] $end
$var wire 1 XW in [0] $end
$var wire 1 YW out [2] $end
$var wire 1 ZW out [1] $end
$var wire 1 [W out [0] $end

$scope module dff_0 $end
$var wire 1 [W q $end
$var wire 1 XW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \W state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ZW q $end
$var wire 1 WW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]W state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 YW q $end
$var wire 1 VW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^W state $end
$upscope $end
$upscope $end

$scope module currInstr_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 _W en $end
$var wire 1 s& D [15] $end
$var wire 1 t& D [14] $end
$var wire 1 u& D [13] $end
$var wire 1 v& D [12] $end
$var wire 1 w& D [11] $end
$var wire 1 x& D [10] $end
$var wire 1 y& D [9] $end
$var wire 1 z& D [8] $end
$var wire 1 {& D [7] $end
$var wire 1 |& D [6] $end
$var wire 1 }& D [5] $end
$var wire 1 ~& D [4] $end
$var wire 1 !' D [3] $end
$var wire 1 "' D [2] $end
$var wire 1 #' D [1] $end
$var wire 1 $' D [0] $end
$var wire 1 *( Q [15] $end
$var wire 1 +( Q [14] $end
$var wire 1 ,( Q [13] $end
$var wire 1 -( Q [12] $end
$var wire 1 .( Q [11] $end
$var wire 1 /( Q [10] $end
$var wire 1 0( Q [9] $end
$var wire 1 1( Q [8] $end
$var wire 1 2( Q [7] $end
$var wire 1 3( Q [6] $end
$var wire 1 4( Q [5] $end
$var wire 1 5( Q [4] $end
$var wire 1 6( Q [3] $end
$var wire 1 7( Q [2] $end
$var wire 1 8( Q [1] $end
$var wire 1 9( Q [0] $end
$var wire 1 `W in [15] $end
$var wire 1 aW in [14] $end
$var wire 1 bW in [13] $end
$var wire 1 cW in [12] $end
$var wire 1 dW in [11] $end
$var wire 1 eW in [10] $end
$var wire 1 fW in [9] $end
$var wire 1 gW in [8] $end
$var wire 1 hW in [7] $end
$var wire 1 iW in [6] $end
$var wire 1 jW in [5] $end
$var wire 1 kW in [4] $end
$var wire 1 lW in [3] $end
$var wire 1 mW in [2] $end
$var wire 1 nW in [1] $end
$var wire 1 oW in [0] $end
$var wire 1 pW out [15] $end
$var wire 1 qW out [14] $end
$var wire 1 rW out [13] $end
$var wire 1 sW out [12] $end
$var wire 1 tW out [11] $end
$var wire 1 uW out [10] $end
$var wire 1 vW out [9] $end
$var wire 1 wW out [8] $end
$var wire 1 xW out [7] $end
$var wire 1 yW out [6] $end
$var wire 1 zW out [5] $end
$var wire 1 {W out [4] $end
$var wire 1 |W out [3] $end
$var wire 1 }W out [2] $end
$var wire 1 ~W out [1] $end
$var wire 1 !X out [0] $end

$scope module dff_0 $end
$var wire 1 !X q $end
$var wire 1 oW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "X state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ~W q $end
$var wire 1 nW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #X state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 }W q $end
$var wire 1 mW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $X state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 |W q $end
$var wire 1 lW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %X state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 {W q $end
$var wire 1 kW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &X state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 zW q $end
$var wire 1 jW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 'X state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 yW q $end
$var wire 1 iW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (X state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 xW q $end
$var wire 1 hW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )X state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 wW q $end
$var wire 1 gW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *X state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 vW q $end
$var wire 1 fW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +X state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 uW q $end
$var wire 1 eW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,X state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 tW q $end
$var wire 1 dW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -X state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 sW q $end
$var wire 1 cW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .X state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 rW q $end
$var wire 1 bW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /X state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 qW q $end
$var wire 1 aW d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0X state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 pW q $end
$var wire 1 `W d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1X state $end
$upscope $end
$upscope $end

$scope module Out_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 2X en $end
$var wire 1 t" D [15] $end
$var wire 1 u" D [14] $end
$var wire 1 v" D [13] $end
$var wire 1 w" D [12] $end
$var wire 1 x" D [11] $end
$var wire 1 y" D [10] $end
$var wire 1 z" D [9] $end
$var wire 1 {" D [8] $end
$var wire 1 |" D [7] $end
$var wire 1 }" D [6] $end
$var wire 1 ~" D [5] $end
$var wire 1 !# D [4] $end
$var wire 1 "# D [3] $end
$var wire 1 ## D [2] $end
$var wire 1 $# D [1] $end
$var wire 1 %# D [0] $end
$var wire 1 H' Q [15] $end
$var wire 1 I' Q [14] $end
$var wire 1 J' Q [13] $end
$var wire 1 K' Q [12] $end
$var wire 1 L' Q [11] $end
$var wire 1 M' Q [10] $end
$var wire 1 N' Q [9] $end
$var wire 1 O' Q [8] $end
$var wire 1 P' Q [7] $end
$var wire 1 Q' Q [6] $end
$var wire 1 R' Q [5] $end
$var wire 1 S' Q [4] $end
$var wire 1 T' Q [3] $end
$var wire 1 U' Q [2] $end
$var wire 1 V' Q [1] $end
$var wire 1 W' Q [0] $end
$var wire 1 3X in [15] $end
$var wire 1 4X in [14] $end
$var wire 1 5X in [13] $end
$var wire 1 6X in [12] $end
$var wire 1 7X in [11] $end
$var wire 1 8X in [10] $end
$var wire 1 9X in [9] $end
$var wire 1 :X in [8] $end
$var wire 1 ;X in [7] $end
$var wire 1 <X in [6] $end
$var wire 1 =X in [5] $end
$var wire 1 >X in [4] $end
$var wire 1 ?X in [3] $end
$var wire 1 @X in [2] $end
$var wire 1 AX in [1] $end
$var wire 1 BX in [0] $end
$var wire 1 CX out [15] $end
$var wire 1 DX out [14] $end
$var wire 1 EX out [13] $end
$var wire 1 FX out [12] $end
$var wire 1 GX out [11] $end
$var wire 1 HX out [10] $end
$var wire 1 IX out [9] $end
$var wire 1 JX out [8] $end
$var wire 1 KX out [7] $end
$var wire 1 LX out [6] $end
$var wire 1 MX out [5] $end
$var wire 1 NX out [4] $end
$var wire 1 OX out [3] $end
$var wire 1 PX out [2] $end
$var wire 1 QX out [1] $end
$var wire 1 RX out [0] $end

$scope module dff_0 $end
$var wire 1 RX q $end
$var wire 1 BX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 SX state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 QX q $end
$var wire 1 AX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 TX state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 PX q $end
$var wire 1 @X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 UX state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 OX q $end
$var wire 1 ?X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 VX state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 NX q $end
$var wire 1 >X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 WX state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 MX q $end
$var wire 1 =X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 XX state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 LX q $end
$var wire 1 <X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 YX state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 KX q $end
$var wire 1 ;X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ZX state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 JX q $end
$var wire 1 :X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [X state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 IX q $end
$var wire 1 9X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \X state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 HX q $end
$var wire 1 8X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]X state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 GX q $end
$var wire 1 7X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^X state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 FX q $end
$var wire 1 6X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _X state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 EX q $end
$var wire 1 5X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `X state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 DX q $end
$var wire 1 4X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 aX state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 CX q $end
$var wire 1 3X d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 bX state $end
$upscope $end
$upscope $end

$scope module wrData_ex_mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 cX en $end
$var wire 1 &# D [15] $end
$var wire 1 '# D [14] $end
$var wire 1 (# D [13] $end
$var wire 1 )# D [12] $end
$var wire 1 *# D [11] $end
$var wire 1 +# D [10] $end
$var wire 1 ,# D [9] $end
$var wire 1 -# D [8] $end
$var wire 1 .# D [7] $end
$var wire 1 /# D [6] $end
$var wire 1 0# D [5] $end
$var wire 1 1# D [4] $end
$var wire 1 2# D [3] $end
$var wire 1 3# D [2] $end
$var wire 1 4# D [1] $end
$var wire 1 5# D [0] $end
$var wire 1 X' Q [15] $end
$var wire 1 Y' Q [14] $end
$var wire 1 Z' Q [13] $end
$var wire 1 [' Q [12] $end
$var wire 1 \' Q [11] $end
$var wire 1 ]' Q [10] $end
$var wire 1 ^' Q [9] $end
$var wire 1 _' Q [8] $end
$var wire 1 `' Q [7] $end
$var wire 1 a' Q [6] $end
$var wire 1 b' Q [5] $end
$var wire 1 c' Q [4] $end
$var wire 1 d' Q [3] $end
$var wire 1 e' Q [2] $end
$var wire 1 f' Q [1] $end
$var wire 1 g' Q [0] $end
$var wire 1 dX in [15] $end
$var wire 1 eX in [14] $end
$var wire 1 fX in [13] $end
$var wire 1 gX in [12] $end
$var wire 1 hX in [11] $end
$var wire 1 iX in [10] $end
$var wire 1 jX in [9] $end
$var wire 1 kX in [8] $end
$var wire 1 lX in [7] $end
$var wire 1 mX in [6] $end
$var wire 1 nX in [5] $end
$var wire 1 oX in [4] $end
$var wire 1 pX in [3] $end
$var wire 1 qX in [2] $end
$var wire 1 rX in [1] $end
$var wire 1 sX in [0] $end
$var wire 1 tX out [15] $end
$var wire 1 uX out [14] $end
$var wire 1 vX out [13] $end
$var wire 1 wX out [12] $end
$var wire 1 xX out [11] $end
$var wire 1 yX out [10] $end
$var wire 1 zX out [9] $end
$var wire 1 {X out [8] $end
$var wire 1 |X out [7] $end
$var wire 1 }X out [6] $end
$var wire 1 ~X out [5] $end
$var wire 1 !Y out [4] $end
$var wire 1 "Y out [3] $end
$var wire 1 #Y out [2] $end
$var wire 1 $Y out [1] $end
$var wire 1 %Y out [0] $end

$scope module dff_0 $end
$var wire 1 %Y q $end
$var wire 1 sX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &Y state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 $Y q $end
$var wire 1 rX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 'Y state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 #Y q $end
$var wire 1 qX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (Y state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 "Y q $end
$var wire 1 pX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )Y state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 !Y q $end
$var wire 1 oX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *Y state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 ~X q $end
$var wire 1 nX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +Y state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 }X q $end
$var wire 1 mX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,Y state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 |X q $end
$var wire 1 lX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -Y state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 {X q $end
$var wire 1 kX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .Y state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 zX q $end
$var wire 1 jX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /Y state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 yX q $end
$var wire 1 iX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0Y state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 xX q $end
$var wire 1 hX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1Y state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 wX q $end
$var wire 1 gX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2Y state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 vX q $end
$var wire 1 fX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3Y state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 uX q $end
$var wire 1 eX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4Y state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 tX q $end
$var wire 1 dX d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5Y state $end
$upscope $end
$upscope $end

$scope module en_ex_mem $end
$var wire 1 X) q $end
$var wire 1 W) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6Y state $end
$upscope $end

$scope module memoryStage $end
$var wire 1 4' memRead $end
$var wire 1 3' memWrite $end
$var wire 1 5' memToReg $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ;' halt $end
$var wire 1 X' wrData [15] $end
$var wire 1 Y' wrData [14] $end
$var wire 1 Z' wrData [13] $end
$var wire 1 [' wrData [12] $end
$var wire 1 \' wrData [11] $end
$var wire 1 ]' wrData [10] $end
$var wire 1 ^' wrData [9] $end
$var wire 1 _' wrData [8] $end
$var wire 1 `' wrData [7] $end
$var wire 1 a' wrData [6] $end
$var wire 1 b' wrData [5] $end
$var wire 1 c' wrData [4] $end
$var wire 1 d' wrData [3] $end
$var wire 1 e' wrData [2] $end
$var wire 1 f' wrData [1] $end
$var wire 1 g' wrData [0] $end
$var wire 1 H' aluOut [15] $end
$var wire 1 I' aluOut [14] $end
$var wire 1 J' aluOut [13] $end
$var wire 1 K' aluOut [12] $end
$var wire 1 L' aluOut [11] $end
$var wire 1 M' aluOut [10] $end
$var wire 1 N' aluOut [9] $end
$var wire 1 O' aluOut [8] $end
$var wire 1 P' aluOut [7] $end
$var wire 1 Q' aluOut [6] $end
$var wire 1 R' aluOut [5] $end
$var wire 1 S' aluOut [4] $end
$var wire 1 T' aluOut [3] $end
$var wire 1 U' aluOut [2] $end
$var wire 1 V' aluOut [1] $end
$var wire 1 W' aluOut [0] $end
$var wire 1 8$ memoryOut [15] $end
$var wire 1 9$ memoryOut [14] $end
$var wire 1 :$ memoryOut [13] $end
$var wire 1 ;$ memoryOut [12] $end
$var wire 1 <$ memoryOut [11] $end
$var wire 1 =$ memoryOut [10] $end
$var wire 1 >$ memoryOut [9] $end
$var wire 1 ?$ memoryOut [8] $end
$var wire 1 @$ memoryOut [7] $end
$var wire 1 A$ memoryOut [6] $end
$var wire 1 B$ memoryOut [5] $end
$var wire 1 C$ memoryOut [4] $end
$var wire 1 D$ memoryOut [3] $end
$var wire 1 E$ memoryOut [2] $end
$var wire 1 F$ memoryOut [1] $end
$var wire 1 G$ memoryOut [0] $end

$scope module data_mem $end
$var wire 1 8$ data_out [15] $end
$var wire 1 9$ data_out [14] $end
$var wire 1 :$ data_out [13] $end
$var wire 1 ;$ data_out [12] $end
$var wire 1 <$ data_out [11] $end
$var wire 1 =$ data_out [10] $end
$var wire 1 >$ data_out [9] $end
$var wire 1 ?$ data_out [8] $end
$var wire 1 @$ data_out [7] $end
$var wire 1 A$ data_out [6] $end
$var wire 1 B$ data_out [5] $end
$var wire 1 C$ data_out [4] $end
$var wire 1 D$ data_out [3] $end
$var wire 1 E$ data_out [2] $end
$var wire 1 F$ data_out [1] $end
$var wire 1 G$ data_out [0] $end
$var wire 1 X' data_in [15] $end
$var wire 1 Y' data_in [14] $end
$var wire 1 Z' data_in [13] $end
$var wire 1 [' data_in [12] $end
$var wire 1 \' data_in [11] $end
$var wire 1 ]' data_in [10] $end
$var wire 1 ^' data_in [9] $end
$var wire 1 _' data_in [8] $end
$var wire 1 `' data_in [7] $end
$var wire 1 a' data_in [6] $end
$var wire 1 b' data_in [5] $end
$var wire 1 c' data_in [4] $end
$var wire 1 d' data_in [3] $end
$var wire 1 e' data_in [2] $end
$var wire 1 f' data_in [1] $end
$var wire 1 g' data_in [0] $end
$var wire 1 H' addr [15] $end
$var wire 1 I' addr [14] $end
$var wire 1 J' addr [13] $end
$var wire 1 K' addr [12] $end
$var wire 1 L' addr [11] $end
$var wire 1 M' addr [10] $end
$var wire 1 N' addr [9] $end
$var wire 1 O' addr [8] $end
$var wire 1 P' addr [7] $end
$var wire 1 Q' addr [6] $end
$var wire 1 R' addr [5] $end
$var wire 1 S' addr [4] $end
$var wire 1 T' addr [3] $end
$var wire 1 U' addr [2] $end
$var wire 1 V' addr [1] $end
$var wire 1 W' addr [0] $end
$var wire 1 7Y enable $end
$var wire 1 3' wr $end
$var wire 1 5! createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8Y loaded $end
$var reg 17 9Y largest [16:0] $end
$var integer 32 :Y mcd $end
$var integer 32 ;Y i $end
$upscope $end
$upscope $end

$scope module mem_wb $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var wire 1 U) en $end
$var wire 1 1' in1 $end
$var wire 1 2' in2 $end
$var wire 1 3' in3 $end
$var wire 1 4' in4 $end
$var wire 1 5' in5 $end
$var wire 1 6' in6 $end
$var wire 1 7' in7 $end
$var wire 1 8' in8 $end
$var wire 1 9' in9 $end
$var wire 1 :' in10 $end
$var wire 1 ;' in11 $end
$var wire 1 <' in12 $end
$var wire 1 =' in13 $end
$var wire 1 >' in14 $end
$var wire 1 ?' in15 $end
$var wire 1 @' in16 $end
$var wire 1 A' in17 $end
$var wire 1 B' in18 $end
$var wire 1 C' in19 $end
$var wire 1 D' in20 $end
$var wire 1 E' in21 $end
$var wire 1 F' in22 [1] $end
$var wire 1 G' in22 [0] $end
$var wire 1 C( out1 $end
$var wire 1 D( out2 $end
$var wire 1 E( out3 $end
$var wire 1 F( out4 $end
$var wire 1 G( out5 $end
$var wire 1 H( out6 $end
$var wire 1 I( out7 $end
$var wire 1 J( out8 $end
$var wire 1 K( out9 $end
$var wire 1 L( out10 $end
$var wire 1 M( out11 $end
$var wire 1 N( out12 $end
$var wire 1 O( out13 $end
$var wire 1 P( out14 $end
$var wire 1 Q( out15 $end
$var wire 1 R( out16 $end
$var wire 1 S( out17 $end
$var wire 1 T( out18 $end
$var wire 1 U( out19 $end
$var wire 1 V( out20 $end
$var wire 1 W( out21 $end
$var wire 1 X( out22 [1] $end
$var wire 1 Y( out22 [0] $end

$scope module dff_0 $end
$var wire 1 C( q $end
$var wire 1 1' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 <Y state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 D( q $end
$var wire 1 2' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 =Y state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 E( q $end
$var wire 1 3' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 >Y state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 F( q $end
$var wire 1 4' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 ?Y state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 G( q $end
$var wire 1 5' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 @Y state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 H( q $end
$var wire 1 6' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 AY state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 I( q $end
$var wire 1 7' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 BY state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 J( q $end
$var wire 1 8' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 CY state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 K( q $end
$var wire 1 9' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 DY state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 L( q $end
$var wire 1 :' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 EY state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 M( q $end
$var wire 1 ;' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 FY state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 N( q $end
$var wire 1 <' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 GY state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 O( q $end
$var wire 1 =' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 HY state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 P( q $end
$var wire 1 >' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 IY state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 Q( q $end
$var wire 1 ?' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 JY state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 R( q $end
$var wire 1 @' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 KY state $end
$upscope $end

$scope module dff_16 $end
$var wire 1 S( q $end
$var wire 1 A' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 LY state $end
$upscope $end

$scope module dff_17 $end
$var wire 1 T( q $end
$var wire 1 B' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 MY state $end
$upscope $end

$scope module dff_18 $end
$var wire 1 U( q $end
$var wire 1 C' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 NY state $end
$upscope $end

$scope module dff_19 $end
$var wire 1 V( q $end
$var wire 1 D' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 OY state $end
$upscope $end

$scope module dff_20 $end
$var wire 1 W( q $end
$var wire 1 E' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 PY state $end
$upscope $end

$scope module dff_21 $end
$var wire 1 Y( q $end
$var wire 1 G' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 QY state $end
$upscope $end

$scope module dff_22 $end
$var wire 1 X( q $end
$var wire 1 F' d $end
$var wire 1 5! clk $end
$var wire 1 X) rst $end
$var reg 1 RY state $end
$upscope $end
$upscope $end

$scope module new_pc_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 SY en $end
$var wire 1 h' D [15] $end
$var wire 1 i' D [14] $end
$var wire 1 j' D [13] $end
$var wire 1 k' D [12] $end
$var wire 1 l' D [11] $end
$var wire 1 m' D [10] $end
$var wire 1 n' D [9] $end
$var wire 1 o' D [8] $end
$var wire 1 p' D [7] $end
$var wire 1 q' D [6] $end
$var wire 1 r' D [5] $end
$var wire 1 s' D [4] $end
$var wire 1 t' D [3] $end
$var wire 1 u' D [2] $end
$var wire 1 v' D [1] $end
$var wire 1 w' D [0] $end
$var wire 1 z( Q [15] $end
$var wire 1 {( Q [14] $end
$var wire 1 |( Q [13] $end
$var wire 1 }( Q [12] $end
$var wire 1 ~( Q [11] $end
$var wire 1 !) Q [10] $end
$var wire 1 ") Q [9] $end
$var wire 1 #) Q [8] $end
$var wire 1 $) Q [7] $end
$var wire 1 %) Q [6] $end
$var wire 1 &) Q [5] $end
$var wire 1 ') Q [4] $end
$var wire 1 () Q [3] $end
$var wire 1 )) Q [2] $end
$var wire 1 *) Q [1] $end
$var wire 1 +) Q [0] $end
$var wire 1 TY in [15] $end
$var wire 1 UY in [14] $end
$var wire 1 VY in [13] $end
$var wire 1 WY in [12] $end
$var wire 1 XY in [11] $end
$var wire 1 YY in [10] $end
$var wire 1 ZY in [9] $end
$var wire 1 [Y in [8] $end
$var wire 1 \Y in [7] $end
$var wire 1 ]Y in [6] $end
$var wire 1 ^Y in [5] $end
$var wire 1 _Y in [4] $end
$var wire 1 `Y in [3] $end
$var wire 1 aY in [2] $end
$var wire 1 bY in [1] $end
$var wire 1 cY in [0] $end
$var wire 1 dY out [15] $end
$var wire 1 eY out [14] $end
$var wire 1 fY out [13] $end
$var wire 1 gY out [12] $end
$var wire 1 hY out [11] $end
$var wire 1 iY out [10] $end
$var wire 1 jY out [9] $end
$var wire 1 kY out [8] $end
$var wire 1 lY out [7] $end
$var wire 1 mY out [6] $end
$var wire 1 nY out [5] $end
$var wire 1 oY out [4] $end
$var wire 1 pY out [3] $end
$var wire 1 qY out [2] $end
$var wire 1 rY out [1] $end
$var wire 1 sY out [0] $end

$scope module dff_0 $end
$var wire 1 sY q $end
$var wire 1 cY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 tY state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 rY q $end
$var wire 1 bY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 uY state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 qY q $end
$var wire 1 aY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 vY state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 pY q $end
$var wire 1 `Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 wY state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 oY q $end
$var wire 1 _Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 xY state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 nY q $end
$var wire 1 ^Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 yY state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 mY q $end
$var wire 1 ]Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 zY state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 lY q $end
$var wire 1 \Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {Y state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 kY q $end
$var wire 1 [Y d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |Y state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 jY q $end
$var wire 1 ZY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }Y state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 iY q $end
$var wire 1 YY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~Y state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 hY q $end
$var wire 1 XY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !Z state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 gY q $end
$var wire 1 WY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "Z state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 fY q $end
$var wire 1 VY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #Z state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 eY q $end
$var wire 1 UY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $Z state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 dY q $end
$var wire 1 TY d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %Z state $end
$upscope $end
$upscope $end

$scope module signedImmVal_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 &Z en $end
$var wire 1 x' D [15] $end
$var wire 1 y' D [14] $end
$var wire 1 z' D [13] $end
$var wire 1 {' D [12] $end
$var wire 1 |' D [11] $end
$var wire 1 }' D [10] $end
$var wire 1 ~' D [9] $end
$var wire 1 !( D [8] $end
$var wire 1 "( D [7] $end
$var wire 1 #( D [6] $end
$var wire 1 $( D [5] $end
$var wire 1 %( D [4] $end
$var wire 1 &( D [3] $end
$var wire 1 '( D [2] $end
$var wire 1 (( D [1] $end
$var wire 1 )( D [0] $end
$var wire 1 ,) Q [15] $end
$var wire 1 -) Q [14] $end
$var wire 1 .) Q [13] $end
$var wire 1 /) Q [12] $end
$var wire 1 0) Q [11] $end
$var wire 1 1) Q [10] $end
$var wire 1 2) Q [9] $end
$var wire 1 3) Q [8] $end
$var wire 1 4) Q [7] $end
$var wire 1 5) Q [6] $end
$var wire 1 6) Q [5] $end
$var wire 1 7) Q [4] $end
$var wire 1 8) Q [3] $end
$var wire 1 9) Q [2] $end
$var wire 1 :) Q [1] $end
$var wire 1 ;) Q [0] $end
$var wire 1 'Z in [15] $end
$var wire 1 (Z in [14] $end
$var wire 1 )Z in [13] $end
$var wire 1 *Z in [12] $end
$var wire 1 +Z in [11] $end
$var wire 1 ,Z in [10] $end
$var wire 1 -Z in [9] $end
$var wire 1 .Z in [8] $end
$var wire 1 /Z in [7] $end
$var wire 1 0Z in [6] $end
$var wire 1 1Z in [5] $end
$var wire 1 2Z in [4] $end
$var wire 1 3Z in [3] $end
$var wire 1 4Z in [2] $end
$var wire 1 5Z in [1] $end
$var wire 1 6Z in [0] $end
$var wire 1 7Z out [15] $end
$var wire 1 8Z out [14] $end
$var wire 1 9Z out [13] $end
$var wire 1 :Z out [12] $end
$var wire 1 ;Z out [11] $end
$var wire 1 <Z out [10] $end
$var wire 1 =Z out [9] $end
$var wire 1 >Z out [8] $end
$var wire 1 ?Z out [7] $end
$var wire 1 @Z out [6] $end
$var wire 1 AZ out [5] $end
$var wire 1 BZ out [4] $end
$var wire 1 CZ out [3] $end
$var wire 1 DZ out [2] $end
$var wire 1 EZ out [1] $end
$var wire 1 FZ out [0] $end

$scope module dff_0 $end
$var wire 1 FZ q $end
$var wire 1 6Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 GZ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 EZ q $end
$var wire 1 5Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 HZ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 DZ q $end
$var wire 1 4Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 IZ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 CZ q $end
$var wire 1 3Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 JZ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 BZ q $end
$var wire 1 2Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 KZ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 AZ q $end
$var wire 1 1Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 LZ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 @Z q $end
$var wire 1 0Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 MZ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ?Z q $end
$var wire 1 /Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 NZ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 >Z q $end
$var wire 1 .Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 OZ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 =Z q $end
$var wire 1 -Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 PZ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 <Z q $end
$var wire 1 ,Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 QZ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ;Z q $end
$var wire 1 +Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 RZ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 :Z q $end
$var wire 1 *Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 SZ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 9Z q $end
$var wire 1 )Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 TZ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 8Z q $end
$var wire 1 (Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 UZ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 7Z q $end
$var wire 1 'Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 VZ state $end
$upscope $end
$upscope $end

$scope module writeReg1_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 WZ en $end
$var wire 1 :( D [2] $end
$var wire 1 ;( D [1] $end
$var wire 1 <( D [0] $end
$var wire 1 L) Q [2] $end
$var wire 1 M) Q [1] $end
$var wire 1 N) Q [0] $end
$var wire 1 XZ in [2] $end
$var wire 1 YZ in [1] $end
$var wire 1 ZZ in [0] $end
$var wire 1 [Z out [2] $end
$var wire 1 \Z out [1] $end
$var wire 1 ]Z out [0] $end

$scope module dff_0 $end
$var wire 1 ]Z q $end
$var wire 1 ZZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^Z state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 \Z q $end
$var wire 1 YZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _Z state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 [Z q $end
$var wire 1 XZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `Z state $end
$upscope $end
$upscope $end

$scope module readReg1_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 aZ en $end
$var wire 1 =( D [2] $end
$var wire 1 >( D [1] $end
$var wire 1 ?( D [0] $end
$var wire 1 O) Q [2] $end
$var wire 1 P) Q [1] $end
$var wire 1 Q) Q [0] $end
$var wire 1 bZ in [2] $end
$var wire 1 cZ in [1] $end
$var wire 1 dZ in [0] $end
$var wire 1 eZ out [2] $end
$var wire 1 fZ out [1] $end
$var wire 1 gZ out [0] $end

$scope module dff_0 $end
$var wire 1 gZ q $end
$var wire 1 dZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 hZ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 fZ q $end
$var wire 1 cZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 iZ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 eZ q $end
$var wire 1 bZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 jZ state $end
$upscope $end
$upscope $end

$scope module readReg2_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 kZ en $end
$var wire 1 @( D [2] $end
$var wire 1 A( D [1] $end
$var wire 1 B( D [0] $end
$var wire 1 R) Q [2] $end
$var wire 1 S) Q [1] $end
$var wire 1 T) Q [0] $end
$var wire 1 lZ in [2] $end
$var wire 1 mZ in [1] $end
$var wire 1 nZ in [0] $end
$var wire 1 oZ out [2] $end
$var wire 1 pZ out [1] $end
$var wire 1 qZ out [0] $end

$scope module dff_0 $end
$var wire 1 qZ q $end
$var wire 1 nZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 rZ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 pZ q $end
$var wire 1 mZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 sZ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 oZ q $end
$var wire 1 lZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 tZ state $end
$upscope $end
$upscope $end

$scope module currInstr_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 uZ en $end
$var wire 1 *( D [15] $end
$var wire 1 +( D [14] $end
$var wire 1 ,( D [13] $end
$var wire 1 -( D [12] $end
$var wire 1 .( D [11] $end
$var wire 1 /( D [10] $end
$var wire 1 0( D [9] $end
$var wire 1 1( D [8] $end
$var wire 1 2( D [7] $end
$var wire 1 3( D [6] $end
$var wire 1 4( D [5] $end
$var wire 1 5( D [4] $end
$var wire 1 6( D [3] $end
$var wire 1 7( D [2] $end
$var wire 1 8( D [1] $end
$var wire 1 9( D [0] $end
$var wire 1 <) Q [15] $end
$var wire 1 =) Q [14] $end
$var wire 1 >) Q [13] $end
$var wire 1 ?) Q [12] $end
$var wire 1 @) Q [11] $end
$var wire 1 A) Q [10] $end
$var wire 1 B) Q [9] $end
$var wire 1 C) Q [8] $end
$var wire 1 D) Q [7] $end
$var wire 1 E) Q [6] $end
$var wire 1 F) Q [5] $end
$var wire 1 G) Q [4] $end
$var wire 1 H) Q [3] $end
$var wire 1 I) Q [2] $end
$var wire 1 J) Q [1] $end
$var wire 1 K) Q [0] $end
$var wire 1 vZ in [15] $end
$var wire 1 wZ in [14] $end
$var wire 1 xZ in [13] $end
$var wire 1 yZ in [12] $end
$var wire 1 zZ in [11] $end
$var wire 1 {Z in [10] $end
$var wire 1 |Z in [9] $end
$var wire 1 }Z in [8] $end
$var wire 1 ~Z in [7] $end
$var wire 1 ![ in [6] $end
$var wire 1 "[ in [5] $end
$var wire 1 #[ in [4] $end
$var wire 1 $[ in [3] $end
$var wire 1 %[ in [2] $end
$var wire 1 &[ in [1] $end
$var wire 1 '[ in [0] $end
$var wire 1 ([ out [15] $end
$var wire 1 )[ out [14] $end
$var wire 1 *[ out [13] $end
$var wire 1 +[ out [12] $end
$var wire 1 ,[ out [11] $end
$var wire 1 -[ out [10] $end
$var wire 1 .[ out [9] $end
$var wire 1 /[ out [8] $end
$var wire 1 0[ out [7] $end
$var wire 1 1[ out [6] $end
$var wire 1 2[ out [5] $end
$var wire 1 3[ out [4] $end
$var wire 1 4[ out [3] $end
$var wire 1 5[ out [2] $end
$var wire 1 6[ out [1] $end
$var wire 1 7[ out [0] $end

$scope module dff_0 $end
$var wire 1 7[ q $end
$var wire 1 '[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8[ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 6[ q $end
$var wire 1 &[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9[ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 5[ q $end
$var wire 1 %[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :[ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 4[ q $end
$var wire 1 $[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;[ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 3[ q $end
$var wire 1 #[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <[ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 2[ q $end
$var wire 1 "[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =[ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 1[ q $end
$var wire 1 ![ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >[ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 0[ q $end
$var wire 1 ~Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?[ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 /[ q $end
$var wire 1 }Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @[ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 .[ q $end
$var wire 1 |Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A[ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 -[ q $end
$var wire 1 {Z d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B[ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ,[ q $end
$var wire 1 zZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C[ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 +[ q $end
$var wire 1 yZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D[ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 *[ q $end
$var wire 1 xZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E[ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 )[ q $end
$var wire 1 wZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F[ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ([ q $end
$var wire 1 vZ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G[ state $end
$upscope $end
$upscope $end

$scope module memoryOut_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 H[ en $end
$var wire 1 8$ D [15] $end
$var wire 1 9$ D [14] $end
$var wire 1 :$ D [13] $end
$var wire 1 ;$ D [12] $end
$var wire 1 <$ D [11] $end
$var wire 1 =$ D [10] $end
$var wire 1 >$ D [9] $end
$var wire 1 ?$ D [8] $end
$var wire 1 @$ D [7] $end
$var wire 1 A$ D [6] $end
$var wire 1 B$ D [5] $end
$var wire 1 C$ D [4] $end
$var wire 1 D$ D [3] $end
$var wire 1 E$ D [2] $end
$var wire 1 F$ D [1] $end
$var wire 1 G$ D [0] $end
$var wire 1 Z( Q [15] $end
$var wire 1 [( Q [14] $end
$var wire 1 \( Q [13] $end
$var wire 1 ]( Q [12] $end
$var wire 1 ^( Q [11] $end
$var wire 1 _( Q [10] $end
$var wire 1 `( Q [9] $end
$var wire 1 a( Q [8] $end
$var wire 1 b( Q [7] $end
$var wire 1 c( Q [6] $end
$var wire 1 d( Q [5] $end
$var wire 1 e( Q [4] $end
$var wire 1 f( Q [3] $end
$var wire 1 g( Q [2] $end
$var wire 1 h( Q [1] $end
$var wire 1 i( Q [0] $end
$var wire 1 I[ in [15] $end
$var wire 1 J[ in [14] $end
$var wire 1 K[ in [13] $end
$var wire 1 L[ in [12] $end
$var wire 1 M[ in [11] $end
$var wire 1 N[ in [10] $end
$var wire 1 O[ in [9] $end
$var wire 1 P[ in [8] $end
$var wire 1 Q[ in [7] $end
$var wire 1 R[ in [6] $end
$var wire 1 S[ in [5] $end
$var wire 1 T[ in [4] $end
$var wire 1 U[ in [3] $end
$var wire 1 V[ in [2] $end
$var wire 1 W[ in [1] $end
$var wire 1 X[ in [0] $end
$var wire 1 Y[ out [15] $end
$var wire 1 Z[ out [14] $end
$var wire 1 [[ out [13] $end
$var wire 1 \[ out [12] $end
$var wire 1 ][ out [11] $end
$var wire 1 ^[ out [10] $end
$var wire 1 _[ out [9] $end
$var wire 1 `[ out [8] $end
$var wire 1 a[ out [7] $end
$var wire 1 b[ out [6] $end
$var wire 1 c[ out [5] $end
$var wire 1 d[ out [4] $end
$var wire 1 e[ out [3] $end
$var wire 1 f[ out [2] $end
$var wire 1 g[ out [1] $end
$var wire 1 h[ out [0] $end

$scope module dff_0 $end
$var wire 1 h[ q $end
$var wire 1 X[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i[ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 g[ q $end
$var wire 1 W[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j[ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 f[ q $end
$var wire 1 V[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k[ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 e[ q $end
$var wire 1 U[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l[ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 d[ q $end
$var wire 1 T[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m[ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 c[ q $end
$var wire 1 S[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n[ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 b[ q $end
$var wire 1 R[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o[ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 a[ q $end
$var wire 1 Q[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p[ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 `[ q $end
$var wire 1 P[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q[ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 _[ q $end
$var wire 1 O[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r[ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ^[ q $end
$var wire 1 N[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s[ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ][ q $end
$var wire 1 M[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t[ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 \[ q $end
$var wire 1 L[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u[ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 [[ q $end
$var wire 1 K[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v[ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 Z[ q $end
$var wire 1 J[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w[ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 Y[ q $end
$var wire 1 I[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x[ state $end
$upscope $end
$upscope $end

$scope module Out_mem_wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 y[ en $end
$var wire 1 H' D [15] $end
$var wire 1 I' D [14] $end
$var wire 1 J' D [13] $end
$var wire 1 K' D [12] $end
$var wire 1 L' D [11] $end
$var wire 1 M' D [10] $end
$var wire 1 N' D [9] $end
$var wire 1 O' D [8] $end
$var wire 1 P' D [7] $end
$var wire 1 Q' D [6] $end
$var wire 1 R' D [5] $end
$var wire 1 S' D [4] $end
$var wire 1 T' D [3] $end
$var wire 1 U' D [2] $end
$var wire 1 V' D [1] $end
$var wire 1 W' D [0] $end
$var wire 1 j( Q [15] $end
$var wire 1 k( Q [14] $end
$var wire 1 l( Q [13] $end
$var wire 1 m( Q [12] $end
$var wire 1 n( Q [11] $end
$var wire 1 o( Q [10] $end
$var wire 1 p( Q [9] $end
$var wire 1 q( Q [8] $end
$var wire 1 r( Q [7] $end
$var wire 1 s( Q [6] $end
$var wire 1 t( Q [5] $end
$var wire 1 u( Q [4] $end
$var wire 1 v( Q [3] $end
$var wire 1 w( Q [2] $end
$var wire 1 x( Q [1] $end
$var wire 1 y( Q [0] $end
$var wire 1 z[ in [15] $end
$var wire 1 {[ in [14] $end
$var wire 1 |[ in [13] $end
$var wire 1 }[ in [12] $end
$var wire 1 ~[ in [11] $end
$var wire 1 !\ in [10] $end
$var wire 1 "\ in [9] $end
$var wire 1 #\ in [8] $end
$var wire 1 $\ in [7] $end
$var wire 1 %\ in [6] $end
$var wire 1 &\ in [5] $end
$var wire 1 '\ in [4] $end
$var wire 1 (\ in [3] $end
$var wire 1 )\ in [2] $end
$var wire 1 *\ in [1] $end
$var wire 1 +\ in [0] $end
$var wire 1 ,\ out [15] $end
$var wire 1 -\ out [14] $end
$var wire 1 .\ out [13] $end
$var wire 1 /\ out [12] $end
$var wire 1 0\ out [11] $end
$var wire 1 1\ out [10] $end
$var wire 1 2\ out [9] $end
$var wire 1 3\ out [8] $end
$var wire 1 4\ out [7] $end
$var wire 1 5\ out [6] $end
$var wire 1 6\ out [5] $end
$var wire 1 7\ out [4] $end
$var wire 1 8\ out [3] $end
$var wire 1 9\ out [2] $end
$var wire 1 :\ out [1] $end
$var wire 1 ;\ out [0] $end

$scope module dff_0 $end
$var wire 1 ;\ q $end
$var wire 1 +\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <\ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 :\ q $end
$var wire 1 *\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =\ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 9\ q $end
$var wire 1 )\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >\ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 8\ q $end
$var wire 1 (\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?\ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 7\ q $end
$var wire 1 '\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @\ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 6\ q $end
$var wire 1 &\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A\ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 5\ q $end
$var wire 1 %\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B\ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 4\ q $end
$var wire 1 $\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C\ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 3\ q $end
$var wire 1 #\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D\ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 2\ q $end
$var wire 1 "\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E\ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 1\ q $end
$var wire 1 !\ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F\ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 0\ q $end
$var wire 1 ~[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G\ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 /\ q $end
$var wire 1 }[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H\ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 .\ q $end
$var wire 1 |[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I\ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 -\ q $end
$var wire 1 {[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J\ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ,\ q $end
$var wire 1 z[ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K\ state $end
$upscope $end
$upscope $end

$scope module wbStage $end
$var wire 1 G( memToReg $end
$var wire 1 S( lbi $end
$var wire 1 J( jumpCtl $end
$var wire 1 P( stu $end
$var wire 1 Z( memData [15] $end
$var wire 1 [( memData [14] $end
$var wire 1 \( memData [13] $end
$var wire 1 ]( memData [12] $end
$var wire 1 ^( memData [11] $end
$var wire 1 _( memData [10] $end
$var wire 1 `( memData [9] $end
$var wire 1 a( memData [8] $end
$var wire 1 b( memData [7] $end
$var wire 1 c( memData [6] $end
$var wire 1 d( memData [5] $end
$var wire 1 e( memData [4] $end
$var wire 1 f( memData [3] $end
$var wire 1 g( memData [2] $end
$var wire 1 h( memData [1] $end
$var wire 1 i( memData [0] $end
$var wire 1 j( aluOut [15] $end
$var wire 1 k( aluOut [14] $end
$var wire 1 l( aluOut [13] $end
$var wire 1 m( aluOut [12] $end
$var wire 1 n( aluOut [11] $end
$var wire 1 o( aluOut [10] $end
$var wire 1 p( aluOut [9] $end
$var wire 1 q( aluOut [8] $end
$var wire 1 r( aluOut [7] $end
$var wire 1 s( aluOut [6] $end
$var wire 1 t( aluOut [5] $end
$var wire 1 u( aluOut [4] $end
$var wire 1 v( aluOut [3] $end
$var wire 1 w( aluOut [2] $end
$var wire 1 x( aluOut [1] $end
$var wire 1 y( aluOut [0] $end
$var wire 1 ,) immVal [15] $end
$var wire 1 -) immVal [14] $end
$var wire 1 .) immVal [13] $end
$var wire 1 /) immVal [12] $end
$var wire 1 0) immVal [11] $end
$var wire 1 1) immVal [10] $end
$var wire 1 2) immVal [9] $end
$var wire 1 3) immVal [8] $end
$var wire 1 4) immVal [7] $end
$var wire 1 5) immVal [6] $end
$var wire 1 6) immVal [5] $end
$var wire 1 7) immVal [4] $end
$var wire 1 8) immVal [3] $end
$var wire 1 9) immVal [2] $end
$var wire 1 :) immVal [1] $end
$var wire 1 ;) immVal [0] $end
$var wire 1 z( pc [15] $end
$var wire 1 {( pc [14] $end
$var wire 1 |( pc [13] $end
$var wire 1 }( pc [12] $end
$var wire 1 ~( pc [11] $end
$var wire 1 !) pc [10] $end
$var wire 1 ") pc [9] $end
$var wire 1 #) pc [8] $end
$var wire 1 $) pc [7] $end
$var wire 1 %) pc [6] $end
$var wire 1 &) pc [5] $end
$var wire 1 ') pc [4] $end
$var wire 1 () pc [3] $end
$var wire 1 )) pc [2] $end
$var wire 1 *) pc [1] $end
$var wire 1 +) pc [0] $end
$var wire 1 <) currInstr [15] $end
$var wire 1 =) currInstr [14] $end
$var wire 1 >) currInstr [13] $end
$var wire 1 ?) currInstr [12] $end
$var wire 1 @) currInstr [11] $end
$var wire 1 A) currInstr [10] $end
$var wire 1 B) currInstr [9] $end
$var wire 1 C) currInstr [8] $end
$var wire 1 D) currInstr [7] $end
$var wire 1 E) currInstr [6] $end
$var wire 1 F) currInstr [5] $end
$var wire 1 G) currInstr [4] $end
$var wire 1 H) currInstr [3] $end
$var wire 1 I) currInstr [2] $end
$var wire 1 J) currInstr [1] $end
$var wire 1 K) currInstr [0] $end
$var wire 1 L) writeReg1 [2] $end
$var wire 1 M) writeReg1 [1] $end
$var wire 1 N) writeReg1 [0] $end
$var wire 1 O) readReg1 [2] $end
$var wire 1 P) readReg1 [1] $end
$var wire 1 Q) readReg1 [0] $end
$var wire 1 ($ writeData [15] $end
$var wire 1 )$ writeData [14] $end
$var wire 1 *$ writeData [13] $end
$var wire 1 +$ writeData [12] $end
$var wire 1 ,$ writeData [11] $end
$var wire 1 -$ writeData [10] $end
$var wire 1 .$ writeData [9] $end
$var wire 1 /$ writeData [8] $end
$var wire 1 0$ writeData [7] $end
$var wire 1 1$ writeData [6] $end
$var wire 1 2$ writeData [5] $end
$var wire 1 3$ writeData [4] $end
$var wire 1 4$ writeData [3] $end
$var wire 1 5$ writeData [2] $end
$var wire 1 6$ writeData [1] $end
$var wire 1 7$ writeData [0] $end
$var wire 1 _! writeRegSel [2] $end
$var wire 1 `! writeRegSel [1] $end
$var wire 1 a! writeRegSel [0] $end
$var wire 1 L\ inter_writeData [15] $end
$var wire 1 M\ inter_writeData [14] $end
$var wire 1 N\ inter_writeData [13] $end
$var wire 1 O\ inter_writeData [12] $end
$var wire 1 P\ inter_writeData [11] $end
$var wire 1 Q\ inter_writeData [10] $end
$var wire 1 R\ inter_writeData [9] $end
$var wire 1 S\ inter_writeData [8] $end
$var wire 1 T\ inter_writeData [7] $end
$var wire 1 U\ inter_writeData [6] $end
$var wire 1 V\ inter_writeData [5] $end
$var wire 1 W\ inter_writeData [4] $end
$var wire 1 X\ inter_writeData [3] $end
$var wire 1 Y\ inter_writeData [2] $end
$var wire 1 Z\ inter_writeData [1] $end
$var wire 1 [\ inter_writeData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,1
x-1
x.1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0o3
0p3
0q3
0y3
0z3
0{3
0%4
0&4
0'4
0(4
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
bx .:
bx /:
x0:
x1:
x2:
x3:
x4:
x5:
x6:
x7:
x8:
x9:
x::
x;:
x<:
x=:
x>:
x?:
x@:
xA:
xB:
xC:
xD:
xE:
xF:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0V<
0W<
0X<
0`<
0a<
0b<
0j<
0k<
0l<
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
18!
19!
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
xV-
xW-
xX-
xY-
xZ-
x[-
x\-
x]-
x^-
x_-
x`-
xa-
xb-
xc-
xd-
xe-
xf-
xg-
xh-
xi-
xj-
bx k-
10.
b0 1.
xv0
xw0
xx0
xy0
xz0
x{0
x|0
x}0
x~0
x!1
x"1
x#1
x$1
x%1
x&1
x'1
x(1
x)1
x*1
x+1
bx0000000000000000 FQ
b0xxxxxxxxxxxxxxxx GQ
b1111 NR
b1111 OR
x&V
x'V
x(V
x)V
x*V
x+V
x,V
x-V
x.V
x/V
x0V
x1V
x2V
x3V
x4V
x5V
x6V
x7V
x8V
x9V
x:V
x;V
x<V
0^V
0_V
0`V
0aV
0bV
0cV
0dV
0eV
0fV
0gV
0hV
0iV
0jV
0kV
0lV
0mV
01W
02W
03W
04W
05W
06W
07W
08W
09W
0:W
0;W
0<W
0=W
0>W
0?W
0@W
0HW
0IW
0JW
0RW
0SW
0TW
0\W
0]W
0^W
0"X
0#X
0$X
0%X
0&X
0'X
0(X
0)X
0*X
0+X
0,X
0-X
0.X
0/X
00X
01X
0SX
0TX
0UX
0VX
0WX
0XX
0YX
0ZX
0[X
0\X
0]X
0^X
0_X
0`X
0aX
0bX
0&Y
0'Y
0(Y
0)Y
0*Y
0+Y
0,Y
0-Y
0.Y
0/Y
00Y
01Y
02Y
03Y
04Y
05Y
06Y
18Y
b0 9Y
x<Y
x=Y
x>Y
x?Y
x@Y
xAY
xBY
xCY
xDY
xEY
xFY
xGY
xHY
xIY
xJY
xKY
xLY
xMY
xNY
xOY
xPY
xQY
xRY
0tY
0uY
0vY
0wY
0xY
0yY
0zY
0{Y
0|Y
0}Y
0~Y
0!Z
0"Z
0#Z
0$Z
0%Z
0GZ
0HZ
0IZ
0JZ
0KZ
0LZ
0MZ
0NZ
0OZ
0PZ
0QZ
0RZ
0SZ
0TZ
0UZ
0VZ
0^Z
0_Z
0`Z
0hZ
0iZ
0jZ
0rZ
0sZ
0tZ
08[
09[
0:[
0;[
0<[
0=[
0>[
0?[
0@[
0A[
0B[
0C[
0D[
0E[
0F[
0G[
0i[
0j[
0k[
0l[
0m[
0n[
0o[
0p[
0q[
0r[
0s[
0t[
0u[
0v[
0w[
0x[
0<\
0=\
0>\
0?\
0@\
0A\
0B\
0C\
0D\
0E\
0F\
0G\
0H\
0I\
0J\
0K\
b10000 r*
b100 >+
b100 s+
b100 J,
b100 !-
b10000 4.
b100 ^.
b100 5/
b100 j/
b100 A0
b10000 I4
b10000 Q@
b100 -A
b100 bA
b100 9B
b100 nB
b10000 EC
b100 _C
b100 6D
b100 kD
b100 BE
b10000 wE
b100 3F
b100 hF
b100 ?G
b100 tG
b10000 KH
b11 LH
b10000 JK
b100 KK
b10 LK
b10000 }K
b100 7L
b100 lL
b100 CM
b100 xM
b10000 ON
b100 yN
b100 PO
b100 'P
b100 \P
b100000 3Q
b101 4Q
b10 5Q
b100000 JR
b101 KR
b10 LR
b10000 RS
b100 lS
b100 CT
b100 xT
b100 OU
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 :!
bx 2.
b10000000000000000 3.
bx :Y
b10000000000000000 ;Y
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
z)!
z*!
z+!
z,!
x-!
15!
06!
17!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
zL!
xM!
xN!
xO!
xP!
xR!
xQ!
xU!
xT!
xS!
xX!
xW!
xV!
x[!
xZ!
xY!
x^!
x]!
x\!
xa!
x`!
x_!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
0X"
0W"
0V"
0U"
0T"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
z6#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
z'$
z&$
z%$
z$$
z#$
z"$
z!$
z~#
z}#
z|#
z{#
zz#
zy#
zx#
zw#
zv#
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
xH$
xI$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x^$
x]$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
xS%
xR%
xQ%
xV%
xU%
xT%
xY%
xX%
xW%
xZ%
x[%
x\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
xp%
xo%
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
z''
z&'
z%'
x*'
x)'
x('
x-'
x,'
x+'
x0'
x/'
x.'
x1'
x2'
x3'
x4'
x5'
x6'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
x?'
x@'
xA'
xB'
xC'
xD'
xE'
xG'
xF'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x<(
x;(
x:(
x?(
x>(
x=(
xB(
xA(
x@(
xC(
xD(
xE(
xF(
xG(
xH(
xI(
xJ(
xK(
xL(
xM(
xN(
xO(
xP(
xQ(
xR(
xS(
xT(
xU(
xV(
xW(
xY(
xX(
xi(
xh(
xg(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xy(
xx(
xw(
xv(
xu(
xt(
xs(
xr(
xq(
xp(
xo(
xn(
xm(
xl(
xk(
xj(
x+)
x*)
x))
x()
x')
x&)
x%)
x$)
x#)
x")
x!)
x~(
x}(
x|(
x{(
xz(
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
x3)
x2)
x1)
x0)
x/)
x.)
x-)
x,)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
xN)
xM)
xL)
xQ)
xP)
xO)
xT)
xS)
xR)
xU)
xV)
xW)
xX)
zY)
xZ)
x[)
x\)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0])
x|)
x{)
xz)
xy)
xx)
xw)
xv)
xu)
xt)
xs)
xr)
xq)
xp)
xo)
xn)
xm)
x.*
x-*
x,*
x+*
x**
x)*
x(*
x'*
x&*
x%*
x$*
x#*
x"*
x!*
x~)
x})
z>*
z=*
z<*
z;*
z:*
z9*
z8*
z7*
z6*
z5*
z4*
z3*
z2*
z1*
z0*
z/*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
0F*
0E*
0D*
0C*
0B*
xa*
x`*
x_*
x^*
x]*
x\*
x[*
xZ*
xY*
xX*
xW*
xV*
xU*
xT*
xS*
xR*
x'+
x(+
x)+
x*+
z++
x,+
z-+
x.+
z/+
x0+
z1+
x2+
x3+
04+
15+
06+
17+
08+
19+
1:+
x;+
x<+
x=+
0@+
xA+
xB+
xC+
0D+
1E+
xF+
xG+
0H+
xI+
0J+
1K+
xL+
1M+
1N+
1O+
1P+
xQ+
xR+
xS+
xT+
1U+
xV+
xW+
1X+
0Y+
xZ+
1\+
x]+
1^+
1_+
1`+
xb+
0c+
xd+
1e+
1f+
1h+
xi+
1j+
xk+
1l+
1n+
xo+
1p+
xq+
1r+
xu+
xv+
xw+
xx+
0y+
xz+
0{+
x|+
0}+
x~+
0!,
1",
1#,
1$,
1%,
x&,
x',
x(,
x),
x*,
x+,
1,,
1-,
0.,
1/,
00,
11,
13,
x4,
15,
x6,
17,
19,
x:,
1;,
x<,
1=,
1?,
x@,
1A,
xB,
1C,
1E,
xF,
1G,
xH,
1I,
xL,
xM,
xN,
xO,
0P,
xQ,
0R,
xS,
0T,
xU,
0V,
1W,
1X,
1Y,
1Z,
x[,
x\,
x],
x^,
x_,
x`,
1a,
1b,
0c,
1d,
0e,
1f,
1h,
xi,
1j,
xk,
1l,
1n,
xo,
1p,
xq,
1r,
1t,
xu,
1v,
xw,
1x,
1z,
x{,
1|,
x},
1~,
x#-
x$-
x%-
x&-
0'-
x(-
0)-
x*-
0+-
x,-
0--
1.-
1/-
10-
11-
x2-
x3-
x4-
x5-
x6-
x7-
18-
19-
0:-
1;-
0<-
1=-
1?-
x@-
1A-
xB-
1C-
1E-
xF-
1G-
xH-
1I-
1K-
xL-
1M-
xN-
1O-
1Q-
xR-
1S-
xT-
1U-
x}-
x|-
x{-
xz-
xy-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
x/.
x..
x-.
x,.
x+.
x*.
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
xG.
xH.
xI.
xJ.
zK.
xL.
zM.
xN.
zO.
xP.
zQ.
xR.
xS.
0T.
1U.
0V.
1W.
0X.
1Y.
1Z.
x[.
x\.
x].
0`.
xa.
xb.
xc.
0d.
1e.
xf.
xg.
0h.
xi.
0j.
1k.
xl.
1m.
1n.
1o.
1p.
xq.
xr.
xs.
xt.
1u.
xv.
xw.
1x.
0y.
xz.
1|.
x}.
1~.
1!/
1"/
x$/
0%/
x&/
1'/
1(/
1*/
x+/
1,/
x-/
1./
10/
x1/
12/
x3/
14/
x7/
x8/
x9/
x:/
0;/
x</
0=/
x>/
0?/
x@/
0A/
1B/
1C/
1D/
1E/
xF/
xG/
xH/
xI/
xJ/
xK/
1L/
1M/
0N/
1O/
0P/
1Q/
1S/
xT/
1U/
xV/
1W/
1Y/
xZ/
1[/
x\/
1]/
1_/
x`/
1a/
xb/
1c/
1e/
xf/
1g/
xh/
1i/
xl/
xm/
xn/
xo/
0p/
xq/
0r/
xs/
0t/
xu/
0v/
1w/
1x/
1y/
1z/
x{/
x|/
x}/
x~/
x!0
x"0
1#0
1$0
0%0
1&0
0'0
1(0
1*0
x+0
1,0
x-0
1.0
100
x10
120
x30
140
160
x70
180
x90
1:0
1<0
x=0
1>0
x?0
1@0
xC0
xD0
xE0
xF0
0G0
xH0
0I0
xJ0
0K0
xL0
0M0
1N0
1O0
1P0
1Q0
xR0
xS0
xT0
xU0
xV0
xW0
1X0
1Y0
0Z0
1[0
0\0
1]0
1_0
x`0
1a0
xb0
1c0
1e0
xf0
1g0
xh0
1i0
1k0
xl0
1m0
xn0
1o0
1q0
xr0
1s0
xt0
1u0
x?1
x>1
x=1
x<1
x;1
x:1
x91
x81
071
061
051
041
031
021
011
001
xO1
xN1
xM1
xL1
xK1
xJ1
xI1
xH1
xG1
xF1
xE1
xD1
xC1
xB1
xA1
x@1
xp1
xo1
xn1
xm1
xl1
xk1
xj1
xi1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
x"2
x!2
x~1
x}1
x|1
x{1
xz1
xy1
xx1
xw1
xv1
xu1
xt1
xs1
xr1
xq1
xC2
xB2
xA2
x@2
x?2
x>2
x=2
x<2
x;2
x:2
x92
082
072
062
052
042
xS2
xR2
xQ2
xP2
xO2
xN2
xM2
xL2
xK2
xJ2
xI2
xH2
xG2
xF2
xE2
xD2
xt2
xs2
xr2
xq2
xp2
xo2
xn2
xm2
xl2
xk2
xj2
xi2
xh2
xg2
xf2
xe2
x&3
x%3
x$3
x#3
x"3
x!3
x~2
x}2
x|2
x{2
xz2
xy2
xx2
xw2
xv2
xu2
xG3
xF3
xE3
xD3
xC3
xB3
xA3
x@3
x?3
x>3
x=3
x<3
x;3
x:3
x93
x83
xW3
xV3
xU3
xT3
xS3
xR3
xQ3
xP3
xO3
xN3
xM3
xL3
xK3
xJ3
xI3
xH3
xk3
xj3
xi3
xn3
xm3
xl3
xu3
xt3
xs3
xx3
xw3
xv3
x!4
x~3
x}3
x$4
x#4
x"4
x84
x74
x64
x54
x44
x34
x24
x14
x04
x/4
x.4
x-4
x,4
x+4
x*4
x)4
xH4
xG4
xF4
xE4
xD4
xC4
xB4
xA4
x@4
x?4
x>4
x=4
x<4
x;4
x:4
x94
zQ4
zP4
zO4
zN4
zM4
zL4
zK4
zJ4
xY4
xX4
xW4
xV4
xU4
xT4
xS4
xR4
xi4
xh4
xg4
xf4
xe4
xd4
xc4
xb4
xa4
x`4
x_4
x^4
x]4
x\4
x[4
xZ4
xy4
xx4
xw4
xv4
xu4
xt4
xs4
xr4
xq4
xp4
xo4
xn4
xm4
xl4
xk4
xj4
x+5
x*5
x)5
x(5
x'5
x&5
x%5
x$5
x#5
x"5
x!5
x~4
x}4
x|4
x{4
xz4
x;5
x:5
x95
x85
x75
x65
x55
x45
x35
x25
x15
x05
x/5
x.5
x-5
x,5
xK5
xJ5
xI5
xH5
xG5
xF5
xE5
xD5
xC5
xB5
xA5
x@5
x?5
x>5
x=5
x<5
x[5
xZ5
xY5
xX5
xW5
xV5
xU5
xT5
xS5
xR5
xQ5
xP5
xO5
xN5
xM5
xL5
xk5
xj5
xi5
xh5
xg5
xf5
xe5
xd5
xc5
xb5
xa5
x`5
x_5
x^5
x]5
x\5
x{5
xz5
xy5
xx5
xw5
xv5
xu5
xt5
xs5
xr5
xq5
xp5
xo5
xn5
xm5
xl5
x|5
x}5
x~5
x!6
x"6
x#6
x$6
x%6
x56
x46
x36
x26
x16
x06
x/6
x.6
x-6
x,6
x+6
x*6
x)6
x(6
x'6
x&6
xE6
xD6
xC6
xB6
xA6
x@6
x?6
x>6
x=6
x<6
x;6
x:6
x96
x86
x76
x66
xe6
xd6
xc6
xb6
xa6
x`6
x_6
x^6
x]6
x\6
x[6
xZ6
xY6
xX6
xW6
xV6
xu6
xt6
xs6
xr6
xq6
xp6
xo6
xn6
xm6
xl6
xk6
xj6
xi6
xh6
xg6
xf6
x77
x67
x57
x47
x37
x27
x17
x07
x/7
x.7
x-7
x,7
x+7
x*7
x)7
x(7
xG7
xF7
xE7
xD7
xC7
xB7
xA7
x@7
x?7
x>7
x=7
x<7
x;7
x:7
x97
x87
xg7
xf7
xe7
xd7
xc7
xb7
xa7
x`7
x_7
x^7
x]7
x\7
x[7
xZ7
xY7
xX7
xw7
xv7
xu7
xt7
xs7
xr7
xq7
xp7
xo7
xn7
xm7
xl7
xk7
xj7
xi7
xh7
x98
x88
x78
x68
x58
x48
x38
x28
x18
x08
x/8
x.8
x-8
x,8
x+8
x*8
xI8
xH8
xG8
xF8
xE8
xD8
xC8
xB8
xA8
x@8
x?8
x>8
x=8
x<8
x;8
x:8
xi8
xh8
xg8
xf8
xe8
xd8
xc8
xb8
xa8
x`8
x_8
x^8
x]8
x\8
x[8
xZ8
xy8
xx8
xw8
xv8
xu8
xt8
xs8
xr8
xq8
xp8
xo8
xn8
xm8
xl8
xk8
xj8
x;9
x:9
x99
x89
x79
x69
x59
x49
x39
x29
x19
x09
x/9
x.9
x-9
x,9
xK9
xJ9
xI9
xH9
xG9
xF9
xE9
xD9
xC9
xB9
xA9
x@9
x?9
x>9
x=9
x<9
xk9
xj9
xi9
xh9
xg9
xf9
xe9
xd9
xc9
xb9
xa9
x`9
x_9
x^9
x]9
x\9
x{9
xz9
xy9
xx9
xw9
xv9
xu9
xt9
xs9
xr9
xq9
xp9
xo9
xn9
xm9
xl9
xW:
xV:
xU:
xT:
xS:
xR:
xQ:
xP:
xO:
xN:
xM:
xL:
xK:
xJ:
xI:
xH:
xg:
xf:
xe:
xd:
xc:
xb:
xa:
x`:
x_:
x^:
x]:
x\:
x[:
xZ:
xY:
xX:
x*;
x);
x(;
x';
x&;
x%;
x$;
x#;
x";
x!;
x~:
x}:
x|:
x{:
xz:
xy:
x:;
x9;
x8;
x7;
x6;
x5;
x4;
x3;
x2;
x1;
x0;
x/;
x.;
x-;
x,;
x+;
x[;
xZ;
xY;
xX;
xW;
xV;
xU;
xT;
xS;
xR;
xQ;
xP;
xO;
xN;
xM;
xL;
xk;
xj;
xi;
xh;
xg;
xf;
xe;
xd;
xc;
xb;
xa;
x`;
x_;
x^;
x];
x\;
x.<
x-<
x,<
x+<
x*<
x)<
x(<
x'<
x&<
x%<
x$<
x#<
x"<
x!<
x~;
x};
x><
x=<
x<<
x;<
x:<
x9<
x8<
x7<
x6<
x5<
x4<
x3<
x2<
x1<
x0<
x/<
xR<
xQ<
xP<
xU<
xT<
xS<
x\<
x[<
xZ<
x_<
x^<
x]<
xf<
xe<
xd<
xi<
xh<
xg<
x}<
x|<
x{<
xz<
xy<
xx<
xw<
xv<
xu<
xt<
xs<
xr<
xq<
xp<
xo<
xn<
x/=
x.=
x-=
x,=
x+=
x*=
x)=
x(=
x'=
x&=
x%=
x$=
x#=
x"=
x!=
x~<
xP=
xO=
xN=
xM=
xL=
xK=
xJ=
xI=
xH=
xG=
xF=
xE=
xD=
xC=
xB=
xA=
x`=
x_=
x^=
x]=
x\=
x[=
xZ=
xY=
xX=
xW=
xV=
xU=
xT=
xS=
xR=
xQ=
x#>
x">
x!>
x~=
x}=
x|=
x{=
xz=
xy=
xx=
xw=
xv=
xu=
xt=
xs=
xr=
x3>
x2>
x1>
x0>
x/>
x.>
x->
x,>
x+>
x*>
x)>
x(>
x'>
x&>
x%>
x$>
x?*
x@*
xT>
xS>
xR>
xQ>
xP>
xO>
xN>
xM>
xL>
xK>
xJ>
xI>
xH>
xG>
xF>
xE>
xd>
xc>
xb>
xa>
x`>
x_>
x^>
x]>
x\>
x[>
xZ>
xY>
xX>
xW>
xV>
xU>
xt>
xs>
xr>
xq>
xp>
xo>
xn>
xm>
xl>
xk>
xj>
xi>
xh>
xg>
xf>
xe>
x&?
x%?
x$?
x#?
x"?
x!?
x~>
x}>
x|>
x{>
xz>
xy>
xx>
xw>
xv>
xu>
06?
x5?
x4?
x3?
x2?
x1?
x0?
x/?
x.?
x-?
x,?
x+?
x*?
x)?
x(?
x'?
xF?
xE?
xD?
xC?
xB?
xA?
x@?
x??
x>?
x=?
x<?
x;?
x:?
x9?
x8?
x7?
xV?
xU?
xT?
xS?
xR?
xQ?
xP?
xO?
xN?
xM?
xL?
xK?
xJ?
xI?
xH?
xG?
xf?
xe?
xd?
xc?
xb?
xa?
x`?
x_?
x^?
x]?
x\?
x[?
xZ?
xY?
xX?
xW?
xv?
xu?
xt?
xs?
xr?
xq?
xp?
xo?
xn?
xm?
xl?
xk?
xj?
xi?
xh?
xg?
xy?
xx?
xw?
xz?
x{?
x|?
x}?
x/@
x.@
x-@
x,@
x+@
x*@
x)@
x(@
x'@
x&@
x%@
x$@
x#@
x"@
x!@
x~?
x?@
x>@
x=@
x<@
x;@
x:@
x9@
x8@
x7@
x6@
x5@
x4@
x3@
x2@
x1@
x0@
xO@
xN@
xM@
xL@
xK@
xJ@
xI@
xH@
xG@
xF@
xE@
xD@
xC@
xB@
xA@
x@@
xP@
xt@
xu@
xv@
xw@
zx@
xy@
zz@
x{@
z|@
x}@
z~@
x!A
x"A
0#A
1$A
0%A
1&A
0'A
1(A
1)A
x*A
x+A
x,A
x/A
x0A
x1A
12A
x3A
x4A
05A
x6A
07A
x8A
09A
x:A
1;A
1<A
1=A
1>A
x?A
x@A
xAA
xBA
xCA
1DA
1EA
0FA
xGA
xHA
xIA
xKA
0LA
xMA
1NA
1OA
1QA
xRA
1SA
xTA
1UA
1WA
xXA
1YA
xZA
1[A
1]A
x^A
1_A
x`A
1aA
xdA
xeA
xfA
xgA
0hA
xiA
0jA
xkA
0lA
xmA
0nA
1oA
1pA
1qA
1rA
xsA
xtA
xuA
xvA
xwA
xxA
1yA
1zA
0{A
1|A
0}A
1~A
1"B
x#B
1$B
x%B
1&B
1(B
x)B
1*B
x+B
1,B
1.B
x/B
10B
x1B
12B
14B
x5B
16B
x7B
18B
x;B
x<B
x=B
x>B
0?B
x@B
0AB
xBB
0CB
xDB
0EB
1FB
1GB
1HB
1IB
xJB
xKB
xLB
xMB
xNB
xOB
1PB
1QB
0RB
1SB
0TB
1UB
1WB
xXB
1YB
xZB
1[B
1]B
x^B
1_B
x`B
1aB
1cB
xdB
1eB
xfB
1gB
1iB
xjB
1kB
xlB
1mB
xpB
xqB
xrB
xsB
0tB
xuB
0vB
xwB
0xB
xyB
0zB
1{B
1|B
1}B
1~B
x!C
x"C
x#C
x$C
x%C
x&C
1'C
1(C
0)C
1*C
0+C
1,C
1.C
x/C
10C
x1C
12C
14C
x5C
16C
x7C
18C
1:C
x;C
1<C
x=C
1>C
1@C
xAC
1BC
xCC
1DC
xHC
xIC
xJC
xKC
zLC
xMC
zNC
xOC
zPC
xQC
zRC
xSC
xTC
xUC
xVC
xWC
xXC
xYC
xZC
1[C
x\C
x]C
x^C
xaC
xbC
xcC
xdC
xeC
xfC
xgC
xhC
xiC
xjC
xkC
xlC
xmC
xnC
xoC
1pC
xqC
xrC
xsC
xtC
xuC
xvC
xwC
xxC
xyC
xzC
x{C
x}C
x~C
x!D
1"D
1#D
x%D
x&D
x'D
x(D
x)D
x+D
x,D
x-D
x.D
x/D
x1D
x2D
x3D
x4D
x5D
x8D
x9D
x:D
x;D
x<D
x=D
x>D
x?D
x@D
xAD
xBD
xCD
xDD
xED
xFD
xGD
xHD
xID
xJD
xKD
xLD
xMD
xND
xOD
xPD
xQD
xRD
xTD
xUD
xVD
xWD
xXD
xZD
x[D
x\D
x]D
x^D
x`D
xaD
xbD
xcD
xdD
xfD
xgD
xhD
xiD
xjD
xmD
xnD
xoD
xpD
xqD
xrD
xsD
xtD
xuD
xvD
xwD
xxD
xyD
xzD
x{D
x|D
x}D
x~D
x!E
x"E
x#E
x$E
x%E
x&E
x'E
x(E
x)E
x+E
x,E
x-E
x.E
x/E
x1E
x2E
x3E
x4E
x5E
x7E
x8E
x9E
x:E
x;E
x=E
x>E
x?E
x@E
xAE
xDE
xEE
xFE
xGE
xHE
xIE
xJE
xKE
xLE
xME
xNE
xOE
xPE
xQE
xRE
xSE
xTE
xUE
xVE
xWE
xXE
xYE
xZE
x[E
x\E
x]E
x^E
x`E
xaE
xbE
xcE
xdE
xfE
xgE
xhE
xiE
xjE
xlE
xmE
xnE
xoE
xpE
xrE
xsE
xtE
xuE
xvE
xzE
x{E
x|E
x}E
z~E
x!F
z"F
x#F
z$F
x%F
z&F
x'F
x(F
x)F
x*F
x+F
x,F
x-F
x.F
1/F
x0F
x1F
x2F
x5F
x6F
x7F
x8F
x9F
x:F
x;F
x<F
x=F
x>F
x?F
x@F
xAF
xBF
xCF
1DF
xEF
xFF
xGF
xHF
xIF
xJF
xKF
xLF
xMF
xNF
xOF
xQF
xRF
xSF
1TF
1UF
xWF
xXF
xYF
xZF
x[F
x]F
x^F
x_F
x`F
xaF
xcF
xdF
xeF
xfF
xgF
xjF
xkF
xlF
xmF
xnF
xoF
xpF
xqF
xrF
xsF
xtF
xuF
xvF
xwF
xxF
xyF
xzF
x{F
x|F
x}F
x~F
x!G
x"G
x#G
x$G
x%G
x&G
x(G
x)G
x*G
x+G
x,G
x.G
x/G
x0G
x1G
x2G
x4G
x5G
x6G
x7G
x8G
x:G
x;G
x<G
x=G
x>G
xAG
xBG
xCG
xDG
xEG
xFG
xGG
xHG
xIG
xJG
xKG
xLG
xMG
xNG
xOG
xPG
xQG
xRG
xSG
xTG
xUG
xVG
xWG
xXG
xYG
xZG
x[G
x]G
x^G
x_G
x`G
xaG
xcG
xdG
xeG
xfG
xgG
xiG
xjG
xkG
xlG
xmG
xoG
xpG
xqG
xrG
xsG
xvG
xwG
xxG
xyG
xzG
x{G
x|G
x}G
x~G
x!H
x"H
x#H
x$H
x%H
x&H
x'H
x(H
x)H
x*H
x+H
x,H
x-H
x.H
x/H
x0H
x1H
x2H
x4H
x5H
x6H
x7H
x8H
x:H
x;H
x<H
x=H
x>H
x@H
xAH
xBH
xCH
xDH
xFH
xGH
xHH
xIH
xJH
1]H
1\H
1[H
1ZH
0YH
0XH
0WH
0VH
0UH
0TH
0SH
0RH
0QH
0PH
0OH
0NH
0}H
0|H
0{H
0zH
0yH
0xH
0wH
0vH
0uH
0tH
0sH
0rH
0qH
0pH
0oH
0nH
xmH
xlH
xkH
xjH
xiH
xhH
xgH
xfH
xeH
xdH
xcH
xbH
xaH
x`H
x_H
x^H
z?I
z>I
z=I
z<I
z;I
z:I
z9I
z8I
z7I
z6I
z5I
z4I
z3I
z2I
z1I
z0I
z/I
z.I
z-I
z,I
z+I
z*I
z)I
z(I
z'I
z&I
z%I
z$I
z#I
z"I
z!I
z~H
1_I
1^I
1]I
1\I
0[I
0ZI
0YI
0XI
0WI
0VI
0UI
0TI
0SI
0RI
0QI
0PI
0OI
0NI
0MI
0LI
0KI
0JI
0II
0HI
0GI
0FI
0EI
0DI
0CI
0BI
0AI
0@I
xoI
xnI
xmI
xlI
xkI
xjI
xiI
xhI
xgI
xfI
xeI
xdI
xcI
xbI
xaI
x`I
x!J
x~I
x}I
x|I
x{I
xzI
xyI
xxI
xwI
xvI
xuI
xtI
xsI
xrI
xqI
xpI
x1J
x0J
x/J
x.J
x-J
x,J
x+J
x*J
x)J
x(J
x'J
x&J
x%J
x$J
x#J
x"J
xAJ
x@J
x?J
x>J
x=J
x<J
x;J
x:J
x9J
x8J
x7J
x6J
x5J
x4J
x3J
x2J
xQJ
xPJ
xOJ
xNJ
xMJ
xLJ
xKJ
xJJ
xIJ
xHJ
xGJ
xFJ
xEJ
xDJ
xCJ
xBJ
xaJ
x`J
x_J
x^J
x]J
x\J
x[J
xZJ
xYJ
xXJ
xWJ
xVJ
xUJ
xTJ
xSJ
xRJ
xqJ
xpJ
xoJ
xnJ
xmJ
xlJ
xkJ
xjJ
xiJ
xhJ
xgJ
xfJ
xeJ
xdJ
xcJ
xbJ
x#K
x"K
x!K
x~J
x}J
x|J
x{J
xzJ
xyJ
xxJ
xwJ
xvJ
xuJ
xtJ
xsJ
xrJ
x3K
x2K
x1K
x0K
x/K
x.K
x-K
x,K
x+K
x*K
x)K
x(K
x'K
x&K
x%K
x$K
xCK
xBK
xAK
x@K
x?K
x>K
x=K
x<K
x;K
x:K
x9K
x8K
x7K
x6K
x5K
x4K
xDK
x\K
x[K
xZK
xYK
xXK
xWK
xVK
xUK
xTK
xSK
xRK
xQK
xPK
xOK
xNK
xMK
xlK
xkK
xjK
xiK
xhK
xgK
xfK
xeK
xdK
xcK
xbK
xaK
x`K
x_K
x^K
x]K
x|K
x{K
xzK
xyK
xxK
xwK
xvK
xuK
xtK
xsK
xrK
xqK
xpK
xoK
xnK
xmK
x~K
x!L
x"L
x#L
z$L
x%L
z&L
x'L
z(L
x)L
z*L
x+L
x,L
x-L
x.L
x/L
x0L
x1L
x2L
13L
x4L
x5L
x6L
x9L
x:L
x;L
x<L
x=L
x>L
x?L
x@L
xAL
xBL
xCL
xDL
xEL
xFL
xGL
1HL
xIL
xJL
xKL
xLL
xML
xNL
xOL
xPL
xQL
xRL
xSL
xUL
xVL
xWL
1XL
1YL
x[L
x\L
x]L
x^L
x_L
xaL
xbL
xcL
xdL
xeL
xgL
xhL
xiL
xjL
xkL
xnL
xoL
xpL
xqL
xrL
xsL
xtL
xuL
xvL
xwL
xxL
xyL
xzL
x{L
x|L
x}L
x~L
x!M
x"M
x#M
x$M
x%M
x&M
x'M
x(M
x)M
x*M
x,M
x-M
x.M
x/M
x0M
x2M
x3M
x4M
x5M
x6M
x8M
x9M
x:M
x;M
x<M
x>M
x?M
x@M
xAM
xBM
xEM
xFM
xGM
xHM
xIM
xJM
xKM
xLM
xMM
xNM
xOM
xPM
xQM
xRM
xSM
xTM
xUM
xVM
xWM
xXM
xYM
xZM
x[M
x\M
x]M
x^M
x_M
xaM
xbM
xcM
xdM
xeM
xgM
xhM
xiM
xjM
xkM
xmM
xnM
xoM
xpM
xqM
xsM
xtM
xuM
xvM
xwM
xzM
x{M
x|M
x}M
x~M
x!N
x"N
x#N
x$N
x%N
x&N
x'N
x(N
x)N
x*N
x+N
x,N
x-N
x.N
x/N
x0N
x1N
x2N
x3N
x4N
x5N
x6N
x8N
x9N
x:N
x;N
x<N
x>N
x?N
x@N
xAN
xBN
xDN
xEN
xFN
xGN
xHN
xJN
xKN
xLN
xMN
xNN
xbN
xcN
xdN
xeN
zfN
xgN
zhN
xiN
zjN
xkN
zlN
xmN
xnN
xoN
xpN
xqN
xrN
xsN
xtN
xuN
xvN
xwN
xxN
x{N
x|N
x}N
x~N
x!O
x"O
x#O
x$O
x%O
x&O
x'O
x(O
x)O
x*O
x+O
x,O
x-O
x.O
x/O
x0O
x1O
x2O
x3O
x4O
x5O
x6O
x7O
x9O
x:O
x;O
x<O
x=O
x?O
x@O
xAO
xBO
xCO
xEO
xFO
xGO
xHO
xIO
xKO
xLO
xMO
xNO
xOO
xRO
xSO
xTO
xUO
xVO
xWO
xXO
xYO
xZO
x[O
x\O
x]O
x^O
x_O
x`O
xaO
xbO
xcO
xdO
xeO
xfO
xgO
xhO
xiO
xjO
xkO
xlO
xnO
xoO
xpO
xqO
xrO
xtO
xuO
xvO
xwO
xxO
xzO
x{O
x|O
x}O
x~O
x"P
x#P
x$P
x%P
x&P
x)P
x*P
x+P
x,P
x-P
x.P
x/P
x0P
x1P
x2P
x3P
x4P
x5P
x6P
x7P
x8P
x9P
x:P
x;P
x<P
x=P
x>P
x?P
x@P
xAP
xBP
xCP
xEP
xFP
xGP
xHP
xIP
xKP
xLP
xMP
xNP
xOP
xQP
xRP
xSP
xTP
xUP
xWP
xXP
xYP
xZP
x[P
x^P
x_P
x`P
xaP
xbP
xcP
xdP
xeP
xfP
xgP
xhP
xiP
xjP
xkP
xlP
xmP
xnP
xoP
xpP
xqP
xrP
xsP
xtP
xuP
xvP
xwP
xxP
xzP
x{P
x|P
x}P
x~P
x"Q
x#Q
x$Q
x%Q
x&Q
x(Q
x)Q
x*Q
x+Q
x,Q
x.Q
x/Q
x0Q
x1Q
x2Q
0IK
0HK
0GK
0FK
1EK
zgQ
zfQ
zeQ
zdQ
zcQ
zbQ
zaQ
z`Q
z_Q
z^Q
z]Q
z\Q
z[Q
zZQ
zYQ
zXQ
zWQ
zVQ
zUQ
zTQ
zSQ
zRQ
zQQ
zPQ
zOQ
zNQ
zMQ
zLQ
zKQ
zJQ
zIQ
zHQ
z)R
z(R
z'R
z&R
z%R
z$R
z#R
z"R
z!R
z~Q
z}Q
z|Q
z{Q
zzQ
zyQ
zxQ
zwQ
zvQ
zuQ
ztQ
zsQ
zrQ
zqQ
zpQ
zoQ
znQ
zmQ
zlQ
zkQ
zjQ
ziQ
zhQ
zIR
zHR
zGR
zFR
zER
zDR
zCR
zBR
zAR
z@R
z?R
z>R
z=R
z<R
z;R
z:R
z9R
z8R
z7R
z6R
z5R
z4R
z3R
z2R
z1R
z0R
z/R
z.R
z-R
z,R
z+R
z*R
zoR
znR
zmR
zlR
zkR
zjR
ziR
zhR
zgR
zfR
zeR
zdR
zcR
zbR
zaR
z`R
z_R
z^R
z]R
z\R
z[R
zZR
zYR
zXR
zWR
zVR
zUR
zTR
zSR
zRR
zQR
zPR
z1S
z0S
z/S
z.S
z-S
z,S
z+S
z*S
z)S
z(S
z'S
z&S
z%S
z$S
z#S
z"S
z!S
z~R
z}R
z|R
z{R
zzR
zyR
zxR
zwR
zvR
zuR
ztR
zsR
zrR
zqR
zpR
zQS
zPS
zOS
zNS
zMS
zLS
zKS
zJS
zIS
zHS
zGS
zFS
zES
zDS
zCS
zBS
zAS
z@S
z?S
z>S
z=S
z<S
z;S
z:S
z9S
z8S
z7S
z6S
z5S
z4S
z3S
z2S
xUS
xVS
xWS
xXS
zYS
xZS
z[S
x\S
z]S
x^S
z_S
x`S
xaS
xbS
xcS
xdS
xeS
xfS
xgS
1hS
xiS
xjS
xkS
xnS
xoS
xpS
xqS
xrS
xsS
xtS
xuS
xvS
xwS
xxS
xyS
xzS
x{S
x|S
1}S
x~S
x!T
x"T
x#T
x$T
x%T
x&T
x'T
x(T
x)T
x*T
x,T
x-T
x.T
1/T
10T
x2T
x3T
x4T
x5T
x6T
x8T
x9T
x:T
x;T
x<T
x>T
x?T
x@T
xAT
xBT
xET
xFT
xGT
xHT
xIT
xJT
xKT
xLT
xMT
xNT
xOT
xPT
xQT
xRT
xST
xTT
xUT
xVT
xWT
xXT
xYT
xZT
x[T
x\T
x]T
x^T
x_T
xaT
xbT
xcT
xdT
xeT
xgT
xhT
xiT
xjT
xkT
xmT
xnT
xoT
xpT
xqT
xsT
xtT
xuT
xvT
xwT
xzT
x{T
x|T
x}T
x~T
x!U
x"U
x#U
x$U
x%U
x&U
x'U
x(U
x)U
x*U
x+U
x,U
x-U
x.U
x/U
x0U
x1U
x2U
x3U
x4U
x5U
x6U
x8U
x9U
x:U
x;U
x<U
x>U
x?U
x@U
xAU
xBU
xDU
xEU
xFU
xGU
xHU
xJU
xKU
xLU
xMU
xNU
xQU
xRU
xSU
xTU
xUU
xVU
xWU
xXU
xYU
xZU
x[U
x\U
x]U
x^U
x_U
x`U
xaU
xbU
xcU
xdU
xeU
xfU
xgU
xhU
xiU
xjU
xkU
xmU
xnU
xoU
xpU
xqU
xsU
xtU
xuU
xvU
xwU
xyU
xzU
x{U
x|U
x}U
x!V
x"V
x#V
x$V
x%V
xMV
xLV
xKV
xJV
xIV
xHV
xGV
xFV
xEV
xDV
xCV
xBV
xAV
x@V
x?V
x>V
x]V
x\V
x[V
xZV
xYV
xXV
xWV
xVV
xUV
xTV
xSV
xRV
xQV
xPV
xOV
xNV
x~V
x}V
x|V
x{V
xzV
xyV
xxV
xwV
xvV
xuV
xtV
xsV
xrV
xqV
xpV
xoV
x0W
x/W
x.W
x-W
x,W
x+W
x*W
x)W
x(W
x'W
x&W
x%W
x$W
x#W
x"W
x!W
xDW
xCW
xBW
xGW
xFW
xEW
xNW
xMW
xLW
xQW
xPW
xOW
xXW
xWW
xVW
x[W
xZW
xYW
xoW
xnW
xmW
xlW
xkW
xjW
xiW
xhW
xgW
xfW
xeW
xdW
xcW
xbW
xaW
x`W
x!X
x~W
x}W
x|W
x{W
xzW
xyW
xxW
xwW
xvW
xuW
xtW
xsW
xrW
xqW
xpW
xBX
xAX
x@X
x?X
x>X
x=X
x<X
x;X
x:X
x9X
x8X
x7X
x6X
x5X
x4X
x3X
xRX
xQX
xPX
xOX
xNX
xMX
xLX
xKX
xJX
xIX
xHX
xGX
xFX
xEX
xDX
xCX
xsX
xrX
xqX
xpX
xoX
xnX
xmX
xlX
xkX
xjX
xiX
xhX
xgX
xfX
xeX
xdX
x%Y
x$Y
x#Y
x"Y
x!Y
x~X
x}X
x|X
x{X
xzX
xyX
xxX
xwX
xvX
xuX
xtX
xcY
xbY
xaY
x`Y
x_Y
x^Y
x]Y
x\Y
x[Y
xZY
xYY
xXY
xWY
xVY
xUY
xTY
xsY
xrY
xqY
xpY
xoY
xnY
xmY
xlY
xkY
xjY
xiY
xhY
xgY
xfY
xeY
xdY
x6Z
x5Z
x4Z
x3Z
x2Z
x1Z
x0Z
x/Z
x.Z
x-Z
x,Z
x+Z
x*Z
x)Z
x(Z
x'Z
xFZ
xEZ
xDZ
xCZ
xBZ
xAZ
x@Z
x?Z
x>Z
x=Z
x<Z
x;Z
x:Z
x9Z
x8Z
x7Z
xZZ
xYZ
xXZ
x]Z
x\Z
x[Z
xdZ
xcZ
xbZ
xgZ
xfZ
xeZ
xnZ
xmZ
xlZ
xqZ
xpZ
xoZ
x'[
x&[
x%[
x$[
x#[
x"[
x![
x~Z
x}Z
x|Z
x{Z
xzZ
xyZ
xxZ
xwZ
xvZ
x7[
x6[
x5[
x4[
x3[
x2[
x1[
x0[
x/[
x.[
x-[
x,[
x+[
x*[
x)[
x([
xX[
xW[
xV[
xU[
xT[
xS[
xR[
xQ[
xP[
xO[
xN[
xM[
xL[
xK[
xJ[
xI[
xh[
xg[
xf[
xe[
xd[
xc[
xb[
xa[
x`[
x_[
x^[
x][
x\[
x[[
xZ[
xY[
x+\
x*\
x)\
x(\
x'\
x&\
x%\
x$\
x#\
x"\
x!\
x~[
x}[
x|[
x{[
xz[
x;\
x:\
x9\
x8\
x7\
x6\
x5\
x4\
x3\
x2\
x1\
x0\
x/\
x.\
x-\
x,\
x[\
xZ\
xY\
xX\
xW\
xV\
xU\
xT\
xS\
xR\
xQ\
xP\
xO\
xN\
xM\
xL\
1y[
1H[
1uZ
1kZ
1aZ
1WZ
1&Z
1SY
1cX
12X
1_W
1UW
1KW
1AW
1nV
1=V
1q=
1@=
1m<
1c<
1Y<
1O<
1|;
1K;
1x:
1G:
1|3
1r3
1h3
173
1d2
132
1`1
1/1
1m-
0l-
0%+
0$+
1#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
1A*
x&+
x?+
0[+
xa+
xg+
xm+
xt+
x2,
x8,
x>,
xD,
xK,
xg,
xm,
xs,
xy,
x"-
x>-
xD-
xJ-
xP-
0E.
0D.
1C.
0B.
0A.
0@.
0?.
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
05.
xF.
x_.
0{.
x#/
x)/
x//
x6/
xR/
xX/
x^/
xd/
xk/
x)0
x/0
x50
x;0
xB0
x^0
xd0
xj0
xp0
0SS
0MH
0xE
0FC
0r@
1q@
0p@
0o@
0n@
0m@
0l@
0k@
0j@
0i@
0h@
0g@
0f@
0e@
0d@
0c@
0b@
xa@
x`@
x_@
x^@
x]@
x\@
x[@
xZ@
xY@
xX@
xW@
xV@
xU@
xT@
xS@
xR@
xs@
x.A
xJA
xPA
xVA
x\A
xcA
x!B
x'B
x-B
x3B
x:B
xVB
x\B
xbB
xhB
xoB
x-C
x3C
x9C
x?C
xGC
x`C
x|C
x$D
x*D
x0D
x7D
xSD
xYD
x_D
xeD
xlD
x*E
x0E
x6E
x<E
xCE
x_E
xeE
xkE
xqE
xyE
x4F
xPF
xVF
x\F
xbF
xiF
x'G
x-G
x3G
x9G
x@G
x\G
xbG
xhG
xnG
xuG
x3H
x9H
x?H
xEH
0MR
xEQ
xDQ
xCQ
xBQ
xAQ
x@Q
x?Q
x>Q
x=Q
x<Q
x;Q
x:Q
x9Q
x8Q
x7Q
x6Q
1`N
x_N
x^N
x]N
x\N
x[N
xZN
xYN
xXN
xWN
xVN
xUN
xTN
xSN
xRN
xQN
xPN
x8L
xTL
xZL
x`L
xfL
xmL
x+M
x1M
x7M
x=M
xDM
x`M
xfM
xlM
xrM
xyM
x7N
x=N
xCN
xIN
xaN
xzN
x8O
x>O
xDO
xJO
xQO
xmO
xsO
xyO
x!P
x(P
xDP
xJP
xPP
xVP
x]P
xyP
x!Q
x'Q
x-Q
xTS
xmS
x+T
x1T
x7T
x=T
xDT
x`T
xfT
xlT
xrT
xyT
x7U
x=U
xCU
xIU
xPU
xlU
xrU
xxU
x~U
17Y
$end
#1
0,\
0-\
0.\
0/\
00\
01\
02\
03\
04\
05\
06\
07\
08\
09\
0:\
0;\
0Y[
0Z[
0[[
0\[
0][
0^[
0_[
0`[
0a[
0b[
0c[
0d[
0e[
0f[
0g[
0h[
0([
0)[
0*[
0+[
0,[
0-[
0.[
0/[
00[
01[
02[
03[
04[
05[
06[
07[
0oZ
0pZ
0qZ
0eZ
0fZ
0gZ
0[Z
0\Z
0]Z
07Z
08Z
09Z
0:Z
0;Z
0<Z
0=Z
0>Z
0?Z
0@Z
0AZ
0BZ
0CZ
0DZ
0EZ
0FZ
0dY
0eY
0fY
0gY
0hY
0iY
0jY
0kY
0lY
0mY
0nY
0oY
0pY
0qY
0rY
0sY
0X)
0tX
0uX
0vX
0wX
0xX
0yX
0zX
0{X
0|X
0}X
0~X
0!Y
0"Y
0#Y
0$Y
0%Y
0CX
0DX
0EX
0FX
0GX
0HX
0IX
0JX
0KX
0LX
0MX
0NX
0OX
0PX
0QX
0RX
0pW
0qW
0rW
0sW
0tW
0uW
0vW
0wW
0xW
0yW
0zW
0{W
0|W
0}W
0~W
0!X
0YW
0ZW
0[W
0OW
0PW
0QW
0EW
0FW
0GW
0!W
0"W
0#W
0$W
0%W
0&W
0'W
0(W
0)W
0*W
0+W
0,W
0-W
0.W
0/W
00W
0NV
0OV
0PV
0QV
0RV
0SV
0TV
0UV
0VV
0WV
0XV
0YV
0ZV
0[V
0\V
0]V
0W)
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
0g<
0h<
0i<
0]<
0^<
0_<
0S<
0T<
0U<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0V)
0"4
0#4
0$4
0v3
0w3
0x3
0l3
0m3
0n3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
0n)
0m)
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0Y%
0X%
0W%
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0*'
0)'
0('
0-'
0,'
0+'
00'
0/'
0.'
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0<(
0;(
0:(
0?(
0>(
0=(
0B(
0A(
0@(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0N)
0M)
0L)
0Q)
0P)
0O)
0T)
0S)
0R)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0z?
1R-
1T-
1r0
1t0
1L-
1N-
1l0
1n0
1F-
1H-
1f0
1h0
1@-
1B-
1`0
1b0
1{,
1},
1=0
1?0
1u,
1w,
170
190
1o,
1q,
110
130
1i,
1k,
1+0
1-0
1F,
1H,
1f/
1h/
1@,
1B,
1`/
1b/
1:,
1<,
1Z/
1\/
14,
16,
1T/
1V/
1o+
1q+
11/
13/
1i+
1k+
1+/
1-/
1b+
1d+
1-*
1$/
1&/
1|-
1]+
0.*
1}.
0}-
0c.
0C+
0#/
0f.
0a+
0F+
0)/
0g.
0g+
0G+
0//
0i.
0m+
0I+
0R/
0:/
02,
0x+
0X/
0</
08,
0z+
0^/
0>/
0>,
0|+
0d/
0@/
0D,
0~+
0)0
0o/
0g,
0O,
0/0
0q/
0m,
0Q,
050
0s/
0s,
0S,
0;0
0u/
0y,
0U,
0^0
0F0
0>-
0&-
0d0
0H0
0D-
0(-
0j0
0J0
0J-
0*-
0p0
0L0
0P-
0,-
15-
1U0
14-
16-
1T0
1V0
13-
1S0
12-
17-
1R0
1W0
1^,
1~/
1],
1_,
1}/
1!0
1\,
1|/
1[,
1`,
1{/
1"0
1),
1I/
1(,
1*,
1H/
1J/
1',
1G/
1&,
1+,
1F/
1K/
1R+
1r.
1Q+
1S+
1q.
1s.
1L+
1V+
1l.
1v.
1T+
1t.
0w.
0a.
0W+
0A+
0J.
0b.
0*+
0B+
0_.
0?+
07/
0u+
08/
0v+
0L.
09/
0,+
0w+
06/
0t+
0l/
0L,
0m/
0M,
0N.
0n/
0.+
0N,
0k/
0K,
0C0
0#-
0D0
0$-
0P.
0E0
00+
0%-
0B0
0"-
0})
1=+
0n-
1].
0~)
0o-
0!*
0p-
0#*
1<+
0r-
1\.
0$*
0s-
0%*
0t-
0'*
1;+
0v-
1[.
0(*
0w-
0)*
0x-
0+*
0z-
0,*
1Z+
0{-
1z.
0R.
02+
0H.
0(+
0I.
0)+
0F.
0&+
0"*
0q-
0&*
0u-
13+
1S.
0G.
0'+
0**
0y-
0[\
0Z\
0Y\
0X\
0W\
0V\
0U\
0T\
0S\
0R\
0Q\
0P\
0O\
0N\
0M\
0L\
0a!
0`!
0_!
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0>$
0=$
0<$
0;$
0:$
0+\
0*\
0)\
0(\
0'\
0&\
0%\
0$\
0#\
0"\
0!\
0~[
0}[
0|[
0{[
0z[
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0'[
0&[
0%[
0$[
0#[
0"[
0![
0~Z
0}Z
0|Z
0{Z
0zZ
0yZ
0xZ
0wZ
0vZ
0nZ
0mZ
0lZ
0dZ
0cZ
0bZ
0ZZ
0YZ
0XZ
06Z
05Z
04Z
03Z
02Z
01Z
00Z
0/Z
0.Z
0-Z
0,Z
0+Z
0*Z
0)Z
0(Z
0'Z
0cY
0bY
0aY
0`Y
0_Y
0^Y
0]Y
0\Y
0[Y
0ZY
0YY
0XY
0WY
0VY
0UY
0TY
05?
04?
03?
02?
01?
00?
0/?
0.?
0-?
0,?
0+?
0*?
0)?
0(?
0'?
0~V
0}V
0|V
0{V
0zV
0yV
0xV
0wV
0vV
0uV
0tV
0sV
0rV
0qV
0pV
0oV
0&?
0%?
0$?
0#?
0"?
0!?
0~>
0}>
0|>
0{>
0z>
0y>
0x>
0w>
0v>
0u>
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0t>
0s>
0r>
0q>
0p>
0o>
0n>
0m>
0l>
0k>
0j>
0i>
0h>
0g>
0f>
0e>
0XW
0WW
0VW
0NW
0MW
0LW
0DW
0CW
0BW
0y?
0x?
0oW
0nW
0mW
0lW
0kW
0jW
0iW
0hW
0gW
0fW
0eW
0dW
0cW
0bW
0aW
0`W
0f?
0e?
0d?
0c?
0b?
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
0Y?
0X?
0W?
0MV
0LV
0KV
0JV
0IV
0HV
0GV
0FV
0EV
0DV
0CV
0BV
0AV
0@V
0?V
0>V
0F?
0E?
0D?
0C?
0B?
0A?
0@?
0??
0>?
0=?
0<?
0;?
0:?
09?
08?
07?
0V?
0U?
0T?
0S?
0R?
0Q?
0P?
0O?
0N?
0M?
0L?
0K?
0J?
0I?
0H?
0G?
0R<
0Q<
0P<
0.<
0-<
0,<
0+<
0*<
0)<
0(<
0'<
0&<
0%<
0$<
0#<
0"<
0!<
0~;
0};
0[;
0Z;
0Y;
0X;
0W;
0V;
0U;
0T;
0S;
0R;
0Q;
0P;
0O;
0N;
0M;
0L;
0*;
0);
0(;
0';
0&;
0%;
0$;
0#;
0";
0!;
0~:
0}:
0|:
0{:
0z:
0y:
0W:
0V:
0U:
0T:
0S:
0R:
0Q:
0P:
0O:
0N:
0M:
0L:
0K:
0J:
0I:
0H:
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
0/.
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
1!V
1#V
1%V
1yU
1{U
1}U
1sU
1uU
1wU
1mU
1oU
1qU
1JU
1LU
1NU
1DU
1FU
1HU
1>U
1@U
1BU
18U
1:U
1<U
1sT
1uT
1wT
1mT
1oT
1qT
1gT
1iT
1kT
1aT
1cT
1eT
1>T
1@T
1BT
18T
1:T
1<T
12T
14T
16T
1,T
1.T
1rE
1tE
1uE
1FH
1HH
1IH
1lE
1nE
1oE
1@H
1BH
1CH
1fE
1hE
1iE
1:H
1<H
1=H
1`E
1bE
1cE
14H
16H
17H
1=E
1?E
1@E
1oG
1qG
1rG
17E
19E
1:E
1iG
1kG
1lG
11E
13E
14E
1cG
1eG
1fG
1+E
1-E
1.E
1]G
1_G
1`G
1fD
1hD
1iD
1:G
1<G
1=G
1`D
1bD
1cD
14G
16G
17G
1ZD
1\D
1]D
1.G
10G
11G
1TD
1VD
1WD
1(G
1*G
1+G
11D
13D
14D
1cF
1eF
1fF
1+D
1-D
1.D
1]F
1_F
1`F
1%D
1'D
1(D
1WF
1YF
1ZF
1}C
1!D
1QF
1SF
1Y4
0U4
0W4
0S4
0X4
0V4
0T4
0R4
0%6
0#6
0!6
0}5
0$6
0~5
0"6
0PF
09F
0|C
0eC
0;F
0gC
0=F
0iC
0?F
0kC
0nF
0<D
0pF
0>D
0rF
0@D
0tF
0BD
0EG
0qD
0GG
0sD
0IG
0uD
0KG
0wD
0zG
0HE
0|G
0JE
0~G
0LE
0"H
0NE
0+T
0rS
0tS
0vS
0xS
0IT
0KT
0MT
0OT
0~T
0"U
0$U
0&U
0UU
0WU
0YU
0[U
1_U
1^U
1fU
1]U
1gU
1\U
1iU
1*U
1)U
11U
1(U
12U
1'U
14U
1ST
1RT
1ZT
1QT
1[T
1PT
1]T
1|S
1{S
1%T
1zS
1&T
1yS
1(T
1RE
1&H
1QE
1YE
1%H
1-H
1PE
1ZE
1$H
1.H
1OE
1\E
1#H
10H
1{D
1OG
1zD
1$E
1NG
1VG
1yD
1%E
1MG
1WG
1xD
1'E
1LG
1YG
1FD
1xF
1ED
1MD
1wF
1!G
1DD
1ND
1vF
1"G
1CD
1PD
1uF
1$G
1oC
1CF
1nC
1vC
1BF
1JF
1mC
1wC
1AF
1KF
1lC
1yC
1@F
1MF
0NF
05F
0zC
0aC
0LF
0xC
0%G
0QD
0#G
0OD
0ZG
0(E
0XG
0&E
01H
0]E
0/H
0[E
0)T
0nS
0'T
0^T
0\T
05U
03U
0jU
0hU
1kU
16U
1_T
1*T
1~S
15T
1^E
12H
1)E
1[G
1RD
1&G
1{C
1OF
1qC
1)D
1EF
1[F
0VF
06F
0$D
0bC
0'F
0SC
0)F
0UC
0+F
0WC
0-F
0YC
01T
0oS
0`S
0bS
0dS
0fS
1gS
1eS
1cS
1aS
1!T
1;T
1ZC
1.F
1XC
1,F
1VC
1*F
1TC
1(F
1rC
1/D
1FF
1aF
0\F
07F
0*D
0cC
0zE
0HC
07T
0pS
0US
1TT
1dT
1iS
1"T
1AT
1GD
1XD
1\C
1yF
1,G
10F
1sC
15D
1GF
1gF
0bF
04F
00D
0`C
0{E
0'G
0jF
0IC
0SD
08D
0=T
0mS
0VS
0`T
0ET
1UT
1jT
1+U
1;U
1jS
1HD
1^D
1|D
1/E
1]C
1zF
12G
1PG
1aG
11F
0|E
0\G
0AG
0-G
0kF
0JC
0*E
0mD
0YD
09D
0WS
07U
0zT
0fT
0FT
1VT
1pT
1,U
1AU
1`U
1pU
1kS
1ID
1dD
1}D
15E
1SE
1dE
1^C
1{F
18G
1QG
1gG
1'H
18H
12F
0yE
03H
0vG
0bG
0BG
03G
0lF
0GC
0_E
0DE
00E
0nD
0_D
0:D
0TS
0lU
0QU
0=U
0{T
0lT
0GT
1WT
1vT
1-U
1GU
1aU
1vU
1JD
1jD
1~D
1;E
1TE
1jE
1|F
1>G
1RG
1mG
1(H
1>H
09H
0wG
0hG
0CG
09G
0iF
0eE
0EE
06E
0oD
0eD
07D
0rU
0RU
0CU
0|T
0rT
0DT
1.U
1MU
1bU
1|U
1!E
1AE
1UE
1pE
1SG
1sG
1)H
1DH
0?H
0xG
0nG
0@G
0kE
0FE
0<E
0lD
0xU
0SU
0IU
0yT
1cU
1$V
1VE
1vE
1*H
1JH
0EH
0uG
0qE
0CE
0~U
0PU
098
088
078
068
058
048
038
028
018
008
0/8
0.8
0-8
0,8
0+8
0*8
077
067
057
047
037
027
017
007
0/7
0.7
0-7
0,7
0+7
0*7
0)7
0(7
0;9
0:9
099
089
079
069
059
049
039
029
019
009
0/9
0.9
0-9
0,9
0e6
0d6
0c6
0b6
0a6
0`6
0_6
0^6
0]6
0\6
0[6
0Z6
0Y6
0X6
0W6
0V6
0g7
0f7
0e7
0d7
0c7
0b7
0a7
0`7
0_7
0^7
0]7
0\7
0[7
0Z7
0Y7
0X7
0i8
0h8
0g8
0f8
0e8
0d8
0c8
0b8
0a8
0`8
0_8
0^8
0]8
0\8
0[8
0Z8
0k9
0j9
0i9
0h9
0g9
0f9
0e9
0d9
0c9
0b9
0a9
0`9
0_9
0^9
0]9
0\9
0s"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0#>
0">
0!>
0~=
0}=
0|=
0{=
0z=
0y=
0x=
0w=
0v=
0u=
0t=
0s=
0r=
0T>
0S>
0R>
0Q>
0P>
0O>
0N>
0M>
0L>
0K>
0J>
0I>
0H>
0G>
0F>
0E>
0sX
0rX
0qX
0pX
0oX
0nX
0mX
0lX
0kX
0jX
0iX
0hX
0gX
0fX
0eX
0dX
1a@
1`@
1_@
1^@
1]@
1\@
1[@
1Z@
1Y@
1X@
1W@
1V@
1U@
1T@
1S@
1R@
0O[
0N[
0M[
0L[
0K[
0}
0|
0{
0z
0y
0D
0C
0B
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0AC
0;C
05C
0/C
0jB
0dB
0^B
0XB
05B
0/B
0)B
0#B
0^A
0XA
0RA
0KA
0MA
0O@
1"V
0U>
1zU
0V>
1tU
0W>
1nU
0X>
1KU
0Y>
1EU
0Z>
1?U
0[>
19U
0\>
1tT
0]>
1nT
0^>
1hT
0_>
1bT
0`>
1?T
0a>
19T
0b>
13T
0c>
1-T
0d>
0qS
0sS
0uS
0wS
0HT
0JT
0LT
0NT
0}T
0!U
0#U
0%U
0TU
0VU
0XU
0ZU
1~C
0?@
1RF
0/@
1JA
13A
14A
16A
18A
1gA
1iA
1kA
1mA
1>B
1@B
1BB
1DB
1sB
1uB
1wB
1yB
0%C
0&C
0NB
0OB
0wA
0xA
0BA
0CA
0GA
0:A
08F
0dC
1dU
1eU
1/U
10U
1XT
1YT
1#T
1$T
0XS
0ZS
0\S
0^S
1uC
1IF
1/A
1HA
1w@
1y@
1{@
1}@
0IA
0?A
0TA
0N@
0}E
0KC
1&D
0>@
1XF
0.@
1PA
10A
1!A
0"A
0@A
0ZA
0M@
0:F
0fC
1,D
0=@
1^F
0-@
1VA
11A
1t@
0sA
0%B
0K@
0*A
0AA
0`A
0L@
0<F
0hC
1tC
1HF
12D
0<@
1dF
0,@
1\A
1.A
1u@
1UD
0;@
1)G
0+@
1!B
1dA
0tA
0+B
0J@
0mF
0;D
0JB
0ZB
0G@
0+A
0>F
0jC
1v@
1,E
07@
1^G
0'@
1VB
1;B
1LD
1~F
1[D
0:@
1/G
0*@
1'B
1eA
0uA
01B
0I@
0oF
0=D
0!F
0MC
0KB
0`B
0F@
0DG
0pD
0!C
01C
0C@
0,A
1s@
1aE
03@
15H
0#@
1-C
1pB
1#E
1UG
12E
06@
1dG
0&@
1\B
1<B
1aD
09@
15G
0)@
1-B
1fA
0vA
07B
0H@
0qF
0?D
0LB
0fB
0E@
0FG
0rD
0#F
0OC
0"C
07C
0B@
0yG
0GE
1XE
1,H
1gE
02@
1;H
0"@
13C
1qB
18E
05@
1jG
0%@
1bB
1=B
1KD
1}F
1gD
08@
1;G
0(@
13B
1cA
0sF
0AD
0MB
0lB
0D@
0HG
0tD
0#C
0=C
0A@
0{G
0IE
0%F
0QC
1mE
01@
1AH
0!@
19C
1rB
1"E
1TG
1>E
04@
1pG
0$@
1hB
1:B
0JG
0vD
0$C
0CC
0@@
0}G
0KE
1WE
1+H
1sE
00@
1GH
0~?
1?C
1oB
0P@
0!H
0ME
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
056
046
036
026
016
006
0/6
0.6
0-6
0,6
0+6
0*6
0)6
0(6
0'6
0&6
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0t2
0r2
0q2
0p2
0o2
0n2
0m2
0l2
0k2
0j2
0i2
0h2
0g2
0f2
0e2
1#"
1""
1!"
1~!
1}!
1|!
1{!
1z!
1y!
0x!
0w!
0v!
0u!
0t!
1s!
1r!
0S%
0R%
0Q%
0V%
0U%
0T%
0i4
0h4
0g4
0f4
0e4
0d4
0c4
0b4
0a4
0`4
0_4
0^4
0]4
0\4
0[4
0Z4
0y4
0x4
0w4
0v4
0u4
0t4
0s4
0r4
0q4
0p4
0o4
0n4
0m4
0l4
0k4
0j4
0+5
0*5
0)5
0(5
0'5
0&5
0%5
0$5
0#5
0"5
0!5
0~4
0}4
0|4
0{4
0z4
0;5
0:5
095
085
075
065
055
045
035
025
015
005
0/5
0.5
0-5
0,5
0K5
0J5
0I5
0H5
0G5
0F5
0E5
0D5
0C5
0B5
0A5
0@5
0?5
0>5
0=5
0<5
0[5
0Z5
0Y5
0X5
0W5
0V5
0U5
0T5
0S5
0R5
0Q5
0P5
0O5
0N5
0M5
0L5
0k5
0j5
0i5
0h5
0g5
0f5
0e5
0d5
0c5
0b5
0a5
0`5
0_5
0^5
0]5
0\5
0{5
0z5
0y5
0x5
0w5
0v5
0u5
0t5
0s5
0r5
0q5
0p5
0o5
0n5
0m5
0l5
0f<
0e<
0d<
0U!
0T!
0S!
0\<
0[<
0Z<
1X!
0W!
0V!
1[!
1Z!
1Y!
1^!
1q!
1p!
1o!
1n!
1m!
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1c"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
0Z"
0Y"
1G3
1F3
1E3
1D3
1C3
1B3
1A3
1@3
1?3
0>3
0=3
0<3
0;3
0:3
193
183
1@
1?
1>
1=
1<
1;
1:
19
18
07
06
05
04
03
12
11
0[)
1C2
1B2
1A2
1@2
1?2
1>2
1=2
1<2
1;2
0:2
092
1p1
1o1
1n1
1m1
1l1
1k1
1j1
1i1
1?1
1>1
1=1
1<1
1;1
1!4
1u3
1t3
1s3
1k3
0j3
0i3
0\)
0U)
1..
b0 /:
b0 .:
0c-
0`-
0a-
0j-
0X-
0i-
0h-
0g-
1V-
1W-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
1b-
0d-
1e-
1f-
b0 k-
0H!
0E!
0F!
0P!
0<!
0N!
0M!
0O!
1;!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1G!
0I!
1J!
1K!
0R!
0Q!
084
074
064
054
044
034
024
014
004
0/4
0.4
0-4
0,4
0+4
0*4
0)4
0H4
0G4
0F4
0E4
0D4
0C4
0B4
0A4
0@4
0?4
0>4
0=4
0<4
0;4
0:4
094
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
1l!
1k!
1j!
0]!
0\!
1r"
1s2
0~3
0}3
1:1
191
181
0}<
0|<
0{<
0z<
0y<
0x<
0w<
0v<
0u<
0t<
0s<
0r<
0q<
0p<
0o<
0n<
0P=
0O=
0N=
0M=
0L=
0K=
0J=
0I=
0H=
0G=
0F=
0E=
0D=
0C=
0B=
0A=
#50
08!
05!
#100
18!
15!
1v0
1w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
1$1
0%1
0&1
1'1
1(1
0)1
0*1
0+1
0,1
0-1
0.1
b10 :!
#101
0]$
0^$
0\$
0[$
0Z$
0Y$
1X$
1W$
0V$
0U$
1T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
1I$
1H$
#150
08!
05!
#200
18!
15!
10:
11:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
1<:
0=:
0>:
1?:
1@:
0A:
0B:
0C:
0D:
0E:
0F:
b11 :!
#201
0o%
0p%
0n%
0m%
0l%
0k%
1j%
1i%
0h%
0g%
1f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
1[%
1Z%
1{?
1w?
0}?
0Z)
03K
02K
01K
00K
0/K
0.K
0-K
0,K
0+K
0*K
0)K
0(K
0'K
0&K
0%K
0$K
0CK
0BK
0AK
0@K
0?K
0>K
0=K
0<K
0;K
0:K
09K
08K
07K
06K
05K
04K
1KN
1NN
1.Q
10Q
11Q
1EN
1HN
1(Q
1*Q
1+Q
1?N
1BN
1"Q
1$Q
1%Q
19N
1<N
1zP
1|P
1}P
1tM
1wM
1WP
1YP
1ZP
1nM
1qM
1QP
1SP
1TP
1hM
1kM
1KP
1MP
1NP
1bM
1eM
1EP
1GP
1HP
1?M
1BM
1"P
1$P
1%P
19M
1<M
1zO
1|O
1}O
13M
16M
1tO
1vO
1wO
1-M
10M
1nO
1pO
1qO
1hL
1kL
1KO
1MO
1NO
1bL
1eL
1EO
1GO
1HO
1\L
1_L
1?O
1AO
1BO
1VL
0aJ
19O
1;O
1<O
1JN
1LN
1MN
1DN
1FN
1GN
1>N
1@N
1AN
18N
1:N
1;N
1sM
1uM
1vM
1mM
1oM
1pM
1gM
1iM
1jM
1aM
1cM
1dM
1>M
1@M
1AM
18M
1:M
1;M
12M
14M
15M
1,M
1.M
1/M
1gL
1iL
1jL
1aL
1cL
1dL
1[L
1]L
1^L
1UL
1WL
0TL
0=L
0ZL
0?L
0`L
0AL
0fL
0CL
0+M
0rL
01M
0tL
07M
0vL
0=M
0xL
0`M
0IM
0fM
0KM
0lM
0MM
0rM
0OM
07N
0~M
0=N
0"N
0CN
0$N
0IN
0&N
0!O
0<L
0#O
0>L
0%O
0@L
0'O
0BL
0VO
0qL
0XO
0sL
0ZO
0uL
0\O
0wL
0-P
0HM
0/P
0JM
01P
0LM
03P
0NM
0bP
0}M
0dP
0!N
0fP
0#N
0hP
0%N
1.N
1lP
1-N
1/N
1kP
1sP
1,N
1jP
1tP
1+N
10N
1iP
1vP
1WM
17P
1VM
1XM
16P
1>P
1UM
15P
1?P
1TM
1YM
14P
1AP
1"M
1`O
1!M
1#M
1_O
1gO
1~L
1^O
1hO
1}L
1$M
1]O
1jO
1KL
1+O
1JL
1LL
1*O
12O
1IL
1)O
13O
1ML
1(O
15O
1*N
1)N
11N
1(N
12N
1'N
14N
1SM
1RM
1ZM
1QM
1[M
1PM
1]M
1|L
1{L
1%M
1zL
1&M
1yL
1(M
1GL
1FL
1NL
1EL
1OL
1DL
1QL
09L
0PL
0:L
0;L
08L
0nL
0'M
0oL
0pL
0mL
0EM
0\M
0FM
0GM
0DM
0zM
03N
0{M
0|M
0yM
06O
04O
0#L
0RL
0kO
0iO
0%L
0)M
0BP
0@P
0'L
0^M
0wP
0uP
0)L
05N
16N
16L
1xP
1_M
15L
1CP
1*M
14L
1lO
1SL
17O
0RJ
0SJ
0TJ
0VJ
0WJ
0XJ
0ZJ
0[J
0\J
0^J
0_J
0`J
0mN
0+L
0oN
0-L
0qN
0/L
0sN
01L
12L
1tN
10L
1rN
1.L
1pN
1,L
1nN
0~K
0!L
0"L
0DK
0|?
0@*
0UJ
0YJ
0]J
0qJ
0pJ
0oJ
0nJ
0mJ
0lJ
0kJ
0jJ
0iJ
0hJ
0gJ
0fJ
0eJ
0dJ
0cJ
0bJ
1_N
1^N
1]N
1\N
1[N
1ZN
1YN
1XN
1WN
1VN
1UN
1TN
1SN
1RN
1QN
1PN
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0SK
0RK
0QK
0PK
0OK
0NK
0MK
01J
00J
0/J
0.J
0-J
0,J
0+J
0*J
0)J
0(J
0'J
0&J
0%J
0$J
0#J
0"J
0AJ
0@J
0?J
0>J
0=J
0<J
0;J
0:J
09J
08J
07J
06J
05J
04J
03J
02J
0QJ
0PJ
0OJ
0NJ
0MJ
0LJ
0KJ
0JJ
0IJ
0HJ
0GJ
0FJ
0EJ
0DJ
0CJ
0BJ
0/Q
0)Q
0#Q
0{P
0XP
0RP
0LP
0FP
0#P
0{O
0uO
0oO
0LO
0FO
0@O
0:O
0=O
0#K
18O
1~N
1"O
1$O
1&O
1UO
1WO
1YO
1[O
1,P
1.P
10P
12P
1aP
1cP
1eP
1gP
0qP
0rP
0<P
0=P
0eO
0fO
00O
01O
0,O
1{N
1eN
1gN
1iN
1kN
0uN
0-O
0CO
0"K
1>O
1|N
1bN
0aO
0rO
0}J
0vN
0.O
0IO
0!K
1DO
1}N
1cN
1mO
1RO
0bO
0xO
0|J
08P
0IP
0yJ
0wN
0/O
0OO
0~J
1JO
1zN
1dN
1DP
1)P
1sO
1SO
0cO
0~O
0{J
09P
0OP
0xJ
0mP
0~P
0uJ
0xN
1aN
1yP
1^P
1JP
1*P
1yO
1TO
0dO
0&P
0zJ
0:P
0UP
0wJ
0nP
0&Q
0tJ
1!Q
1_P
1PP
1+P
1!P
1QO
0;P
0[P
0vJ
0oP
0,Q
0sJ
1'Q
1`P
1VP
1(P
0pP
02Q
0rJ
1-Q
1]P
1?*
0lK
0kK
0jK
0iK
0hK
0gK
0fK
0eK
0dK
0cK
0bK
0aK
0`K
0_K
0^K
0]K
0v?
0u?
0t?
0s?
0r?
0q?
0p?
0o?
0n?
0m?
0l?
0k?
0j?
0i?
0h?
0g?
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0|K
0{K
0zK
0yK
0xK
0wK
0vK
0uK
0tK
0sK
0rK
0qK
0pK
0oK
0nK
0mK
0oI
0nI
0mI
0lI
0kI
0jI
0iI
0hI
0gI
0fI
0eI
0dI
0cI
0bI
0aI
0`I
0BX
0AX
0@X
0?X
0>X
0=X
0<X
0;X
0:X
09X
08X
07X
06X
05X
04X
03X
0!J
0~I
0}I
0|I
0{I
0zI
0yI
0xI
0wI
0vI
0uI
0tI
0sI
0rI
0qI
0pI
0EQ
0DQ
0CQ
0BQ
0AQ
0@Q
0?Q
0>Q
0=Q
0<Q
0;Q
0:Q
09Q
08Q
07Q
06Q
09!
07!
1k)
1P*
b0 FQ
b0 GQ
bx0000000000000000 NR
bx0000000000000000 OR
0_I
0^I
0]I
0\I
xOI
xNI
xMI
xLI
xKI
xJI
xII
xHI
xGI
xFI
xEI
xDI
xCI
xBI
xAI
x@I
0]H
0\H
0[H
0ZH
0mH
0lH
0kH
0jH
0iH
0hH
0gH
0fH
0eH
0dH
0cH
0bH
0aH
0`H
0_H
0^H
b0 NR
b0 OR
0OI
0NI
0MI
0LI
0KI
0JI
0II
0HI
0GI
0FI
0EI
0DI
0CI
0BI
0AI
0@I
#250
08!
05!
#300
18!
15!
1c*
b10000000000000000000000000000011 2.
b0 3.
b1 3.
b10 3.
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1(3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1f3
1g3
1o3
1y3
1z3
1{3
1%4
1&V
1'V
0(V
0)V
0*V
0+V
0,V
0-V
0.V
0/V
00V
01V
12V
03V
04V
15V
16V
07V
08V
09V
0:V
0;V
0<V
b10000000000000000000000000000011 :Y
b0 ;Y
b1 ;Y
b10 ;Y
xi[
xj[
xk[
xl[
xm[
xn[
xo[
xp[
xq[
xw[
xx[
b100 :!
#301
xY[
xZ[
x`[
xa[
xb[
xc[
xd[
xe[
xf[
xg[
xh[
0F'
0G'
0E'
0D'
0C'
0B'
1A'
1@'
0?'
0>'
1='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
12'
11'
1$4
1v3
1w3
1x3
1n3
1H3
1I3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1%3
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1`*
0V
0U
1{)
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
10%
1/%
1.%
1-%
1,%
1+%
1*%
1)%
1(%
1?%
1P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1B%
1A%
1Y%
1G$
1F$
1E$
1D$
1C$
1B$
1A$
1@$
1?$
19$
18$
xi(
xh(
xg(
xf(
xe(
xd(
xc(
xb(
xa(
x[(
xZ(
0b+
0d+
0-*
0$/
0&/
0|-
1#/
1f.
1a+
1F+
0L+
0l.
1a.
1A+
1,*
1{-
1[)
0k)
1j)
x[\
xZ\
xY\
xX\
xW\
xV\
xU\
xT\
xS\
xM\
xL\
1X[
1W[
1V[
1U[
1T[
1S[
1R[
1Q[
1P[
1J[
1I[
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1x
1w
1R<
1.<
1-<
1,<
1+<
1*<
1)<
1(<
1'<
1&<
1~;
1};
1Z;
1*;
1);
1(;
1';
1&;
1%;
1$;
1#;
1";
1W:
1V:
1U:
1T:
1S:
1R:
1Q:
1P:
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
19"
18"
17"
16"
15"
14"
0..
1-.
1/
1\)
1U)
1k)
0j)
1..
0-.
0r"
1q"
1#>
1">
1!>
1~=
1}=
1|=
1{=
1z=
1y=
1x=
1w=
1v=
1u=
1t=
1s=
1r=
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x)$
x($
0P*
1O*
x56
x46
x36
x26
x16
x06
x/6
x.6
x-6
x'6
x&6
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
xW#
xV#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xg#
xf#
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xF
xE
0k)
1j)
0s2
1r2
1r"
0q"
1P*
0O*
1k)
0j)
1s2
0r2
0P*
1O*
xP=
xO=
xN=
xM=
xL=
xK=
xJ=
xI=
xH=
xB=
xA=
x}<
x|<
x{<
xz<
xy<
xx<
xw<
xv<
xu<
xo<
xn<
1P*
0O*
0y!
1x!
1S%
1V%
1U%
1T%
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0g#
0f#
1f<
1e<
1d<
1U!
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0W#
0V#
1\<
0X!
1W!
0^!
1]!
0["
1Z"
0?3
1>3
08
17
0[)
0;2
1:2
0!4
1~3
0k3
1j3
0}<
0|<
0{<
0z<
0y<
0x<
0w<
0v<
0u<
0o<
0n<
0P=
0O=
0N=
0M=
0L=
0K=
0J=
0I=
0H=
0B=
0A=
0\)
0U)
0k)
1j)
0..
1-.
0r"
1q"
0P*
1O*
0s2
1r2
#350
08!
05!
#400
18