library IEEE;
use IEEE.std_logic_1164.all;

entity cubefsm is
  port(
	  clk : in std_logic;
	  valid_in : in std_logic;
	  valid_out : out std_logic;
	  b_select : out std_logic
  );
end cubefsm;

architecture synth of cubefsm is
begin

end;

