
BLDC_Experiments.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d78  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002f00  08002f00  00003f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f40  08002f40  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002f40  08002f40  00003f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f48  08002f48  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f48  08002f48  00003f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002f4c  08002f4c  00003f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002f50  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004004  2**0
                  CONTENTS
 10 .bss          00000168  20000004  20000004  00004004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000016c  2000016c  00004004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003858  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000b9c  00000000  00000000  0000788c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000318  00000000  00000000  00008428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000245  00000000  00000000  00008740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016d4f  00000000  00000000  00008985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000387b  00000000  00000000  0001f6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080203  00000000  00000000  00022f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a3152  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000c34  00000000  00000000  000a3198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000a3dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002ee8 	.word	0x08002ee8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002ee8 	.word	0x08002ee8

080001c8 <__aeabi_ldivmod>:
 80001c8:	b97b      	cbnz	r3, 80001ea <__aeabi_ldivmod+0x22>
 80001ca:	b972      	cbnz	r2, 80001ea <__aeabi_ldivmod+0x22>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bfbe      	ittt	lt
 80001d0:	2000      	movlt	r0, #0
 80001d2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80001d6:	e006      	blt.n	80001e6 <__aeabi_ldivmod+0x1e>
 80001d8:	bf08      	it	eq
 80001da:	2800      	cmpeq	r0, #0
 80001dc:	bf1c      	itt	ne
 80001de:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80001e2:	f04f 30ff 	movne.w	r0, #4294967295
 80001e6:	f000 b9bb 	b.w	8000560 <__aeabi_idiv0>
 80001ea:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f2:	2900      	cmp	r1, #0
 80001f4:	db09      	blt.n	800020a <__aeabi_ldivmod+0x42>
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	db1a      	blt.n	8000230 <__aeabi_ldivmod+0x68>
 80001fa:	f000 f835 	bl	8000268 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4770      	bx	lr
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	db1b      	blt.n	800024c <__aeabi_ldivmod+0x84>
 8000214:	f000 f828 	bl	8000268 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4240      	negs	r0, r0
 8000224:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000228:	4252      	negs	r2, r2
 800022a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800022e:	4770      	bx	lr
 8000230:	4252      	negs	r2, r2
 8000232:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000236:	f000 f817 	bl	8000268 <__udivmoddi4>
 800023a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000242:	b004      	add	sp, #16
 8000244:	4240      	negs	r0, r0
 8000246:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024a:	4770      	bx	lr
 800024c:	4252      	negs	r2, r2
 800024e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000252:	f000 f809 	bl	8000268 <__udivmoddi4>
 8000256:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025e:	b004      	add	sp, #16
 8000260:	4252      	negs	r2, r2
 8000262:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	468e      	mov	lr, r1
 8000270:	4604      	mov	r4, r0
 8000272:	4688      	mov	r8, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d962      	bls.n	8000344 <__udivmoddi4+0xdc>
 800027e:	fab2 f682 	clz	r6, r2
 8000282:	b14e      	cbz	r6, 8000298 <__udivmoddi4+0x30>
 8000284:	f1c6 0320 	rsb	r3, r6, #32
 8000288:	fa01 f806 	lsl.w	r8, r1, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	40b7      	lsls	r7, r6
 8000292:	ea43 0808 	orr.w	r8, r3, r8
 8000296:	40b4      	lsls	r4, r6
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	fa1f fc87 	uxth.w	ip, r7
 80002a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002a4:	0c23      	lsrs	r3, r4, #16
 80002a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ae:	fb01 f20c 	mul.w	r2, r1, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002bc:	f080 80ea 	bcs.w	8000494 <__udivmoddi4+0x22c>
 80002c0:	429a      	cmp	r2, r3
 80002c2:	f240 80e7 	bls.w	8000494 <__udivmoddi4+0x22c>
 80002c6:	3902      	subs	r1, #2
 80002c8:	443b      	add	r3, r7
 80002ca:	1a9a      	subs	r2, r3, r2
 80002cc:	b2a3      	uxth	r3, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002da:	fb00 fc0c 	mul.w	ip, r0, ip
 80002de:	459c      	cmp	ip, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x8e>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e8:	f080 80d6 	bcs.w	8000498 <__udivmoddi4+0x230>
 80002ec:	459c      	cmp	ip, r3
 80002ee:	f240 80d3 	bls.w	8000498 <__udivmoddi4+0x230>
 80002f2:	443b      	add	r3, r7
 80002f4:	3802      	subs	r0, #2
 80002f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fa:	eba3 030c 	sub.w	r3, r3, ip
 80002fe:	2100      	movs	r1, #0
 8000300:	b11d      	cbz	r5, 800030a <__udivmoddi4+0xa2>
 8000302:	40f3      	lsrs	r3, r6
 8000304:	2200      	movs	r2, #0
 8000306:	e9c5 3200 	strd	r3, r2, [r5]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d905      	bls.n	800031e <__udivmoddi4+0xb6>
 8000312:	b10d      	cbz	r5, 8000318 <__udivmoddi4+0xb0>
 8000314:	e9c5 0100 	strd	r0, r1, [r5]
 8000318:	2100      	movs	r1, #0
 800031a:	4608      	mov	r0, r1
 800031c:	e7f5      	b.n	800030a <__udivmoddi4+0xa2>
 800031e:	fab3 f183 	clz	r1, r3
 8000322:	2900      	cmp	r1, #0
 8000324:	d146      	bne.n	80003b4 <__udivmoddi4+0x14c>
 8000326:	4573      	cmp	r3, lr
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xc8>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 8105 	bhi.w	800053a <__udivmoddi4+0x2d2>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb6e 0203 	sbc.w	r2, lr, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4690      	mov	r8, r2
 800033a:	2d00      	cmp	r5, #0
 800033c:	d0e5      	beq.n	800030a <__udivmoddi4+0xa2>
 800033e:	e9c5 4800 	strd	r4, r8, [r5]
 8000342:	e7e2      	b.n	800030a <__udivmoddi4+0xa2>
 8000344:	2a00      	cmp	r2, #0
 8000346:	f000 8090 	beq.w	800046a <__udivmoddi4+0x202>
 800034a:	fab2 f682 	clz	r6, r2
 800034e:	2e00      	cmp	r6, #0
 8000350:	f040 80a4 	bne.w	800049c <__udivmoddi4+0x234>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	b280      	uxth	r0, r0
 800035e:	b2bc      	uxth	r4, r7
 8000360:	2101      	movs	r1, #1
 8000362:	fbb2 fcfe 	udiv	ip, r2, lr
 8000366:	fb0e 221c 	mls	r2, lr, ip, r2
 800036a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036e:	fb04 f20c 	mul.w	r2, r4, ip
 8000372:	429a      	cmp	r2, r3
 8000374:	d907      	bls.n	8000386 <__udivmoddi4+0x11e>
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	f10c 38ff 	add.w	r8, ip, #4294967295
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x11c>
 800037e:	429a      	cmp	r2, r3
 8000380:	f200 80e0 	bhi.w	8000544 <__udivmoddi4+0x2dc>
 8000384:	46c4      	mov	ip, r8
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	fbb3 f2fe 	udiv	r2, r3, lr
 800038c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000390:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000394:	fb02 f404 	mul.w	r4, r2, r4
 8000398:	429c      	cmp	r4, r3
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x144>
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	f102 30ff 	add.w	r0, r2, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x142>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f200 80ca 	bhi.w	800053e <__udivmoddi4+0x2d6>
 80003aa:	4602      	mov	r2, r0
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003b2:	e7a5      	b.n	8000300 <__udivmoddi4+0x98>
 80003b4:	f1c1 0620 	rsb	r6, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 f706 	lsr.w	r7, r2, r6
 80003be:	431f      	orrs	r7, r3
 80003c0:	fa0e f401 	lsl.w	r4, lr, r1
 80003c4:	fa20 f306 	lsr.w	r3, r0, r6
 80003c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	fa1f fc87 	uxth.w	ip, r7
 80003da:	fbbe f0f9 	udiv	r0, lr, r9
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x1a0>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003fa:	f080 809c 	bcs.w	8000536 <__udivmoddi4+0x2ce>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f240 8099 	bls.w	8000536 <__udivmoddi4+0x2ce>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	eba4 040e 	sub.w	r4, r4, lr
 800040c:	fa1f fe83 	uxth.w	lr, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800041c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000420:	45a4      	cmp	ip, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1ce>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f103 3eff 	add.w	lr, r3, #4294967295
 800042a:	f080 8082 	bcs.w	8000532 <__udivmoddi4+0x2ca>
 800042e:	45a4      	cmp	ip, r4
 8000430:	d97f      	bls.n	8000532 <__udivmoddi4+0x2ca>
 8000432:	3b02      	subs	r3, #2
 8000434:	443c      	add	r4, r7
 8000436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000442:	4564      	cmp	r4, ip
 8000444:	4673      	mov	r3, lr
 8000446:	46e1      	mov	r9, ip
 8000448:	d362      	bcc.n	8000510 <__udivmoddi4+0x2a8>
 800044a:	d05f      	beq.n	800050c <__udivmoddi4+0x2a4>
 800044c:	b15d      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 800044e:	ebb8 0203 	subs.w	r2, r8, r3
 8000452:	eb64 0409 	sbc.w	r4, r4, r9
 8000456:	fa04 f606 	lsl.w	r6, r4, r6
 800045a:	fa22 f301 	lsr.w	r3, r2, r1
 800045e:	431e      	orrs	r6, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 6400 	strd	r6, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e74f      	b.n	800030a <__udivmoddi4+0xa2>
 800046a:	fbb1 fcf2 	udiv	ip, r1, r2
 800046e:	0c01      	lsrs	r1, r0, #16
 8000470:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000474:	b280      	uxth	r0, r0
 8000476:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800047a:	463b      	mov	r3, r7
 800047c:	4638      	mov	r0, r7
 800047e:	463c      	mov	r4, r7
 8000480:	46b8      	mov	r8, r7
 8000482:	46be      	mov	lr, r7
 8000484:	2620      	movs	r6, #32
 8000486:	fbb1 f1f7 	udiv	r1, r1, r7
 800048a:	eba2 0208 	sub.w	r2, r2, r8
 800048e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000492:	e766      	b.n	8000362 <__udivmoddi4+0xfa>
 8000494:	4601      	mov	r1, r0
 8000496:	e718      	b.n	80002ca <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e72c      	b.n	80002f6 <__udivmoddi4+0x8e>
 800049c:	f1c6 0220 	rsb	r2, r6, #32
 80004a0:	fa2e f302 	lsr.w	r3, lr, r2
 80004a4:	40b7      	lsls	r7, r6
 80004a6:	40b1      	lsls	r1, r6
 80004a8:	fa20 f202 	lsr.w	r2, r0, r2
 80004ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b0:	430a      	orrs	r2, r1
 80004b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004bc:	0c11      	lsrs	r1, r2, #16
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb08 f904 	mul.w	r9, r8, r4
 80004c6:	40b0      	lsls	r0, r6
 80004c8:	4589      	cmp	r9, r1
 80004ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ce:	b280      	uxth	r0, r0
 80004d0:	d93e      	bls.n	8000550 <__udivmoddi4+0x2e8>
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d8:	d201      	bcs.n	80004de <__udivmoddi4+0x276>
 80004da:	4589      	cmp	r9, r1
 80004dc:	d81f      	bhi.n	800051e <__udivmoddi4+0x2b6>
 80004de:	eba1 0109 	sub.w	r1, r1, r9
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fb09 f804 	mul.w	r8, r9, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	b292      	uxth	r2, r2
 80004f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d229      	bcs.n	800054c <__udivmoddi4+0x2e4>
 80004f8:	18ba      	adds	r2, r7, r2
 80004fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80004fe:	d2c4      	bcs.n	800048a <__udivmoddi4+0x222>
 8000500:	4542      	cmp	r2, r8
 8000502:	d2c2      	bcs.n	800048a <__udivmoddi4+0x222>
 8000504:	f1a9 0102 	sub.w	r1, r9, #2
 8000508:	443a      	add	r2, r7
 800050a:	e7be      	b.n	800048a <__udivmoddi4+0x222>
 800050c:	45f0      	cmp	r8, lr
 800050e:	d29d      	bcs.n	800044c <__udivmoddi4+0x1e4>
 8000510:	ebbe 0302 	subs.w	r3, lr, r2
 8000514:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000518:	3801      	subs	r0, #1
 800051a:	46e1      	mov	r9, ip
 800051c:	e796      	b.n	800044c <__udivmoddi4+0x1e4>
 800051e:	eba7 0909 	sub.w	r9, r7, r9
 8000522:	4449      	add	r1, r9
 8000524:	f1a8 0c02 	sub.w	ip, r8, #2
 8000528:	fbb1 f9fe 	udiv	r9, r1, lr
 800052c:	fb09 f804 	mul.w	r8, r9, r4
 8000530:	e7db      	b.n	80004ea <__udivmoddi4+0x282>
 8000532:	4673      	mov	r3, lr
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1ce>
 8000536:	4650      	mov	r0, sl
 8000538:	e766      	b.n	8000408 <__udivmoddi4+0x1a0>
 800053a:	4608      	mov	r0, r1
 800053c:	e6fd      	b.n	800033a <__udivmoddi4+0xd2>
 800053e:	443b      	add	r3, r7
 8000540:	3a02      	subs	r2, #2
 8000542:	e733      	b.n	80003ac <__udivmoddi4+0x144>
 8000544:	f1ac 0c02 	sub.w	ip, ip, #2
 8000548:	443b      	add	r3, r7
 800054a:	e71c      	b.n	8000386 <__udivmoddi4+0x11e>
 800054c:	4649      	mov	r1, r9
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x222>
 8000550:	eba1 0109 	sub.w	r1, r1, r9
 8000554:	46c4      	mov	ip, r8
 8000556:	fbb1 f9fe 	udiv	r9, r1, lr
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	e7c4      	b.n	80004ea <__udivmoddi4+0x282>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000568:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <SystemInit+0x20>)
 800056a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800056e:	4a05      	ldr	r2, [pc, #20]	@ (8000584 <SystemInit+0x20>)
 8000570:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000574:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000588:	b480      	push	{r7}
 800058a:	b087      	sub	sp, #28
 800058c:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800058e:	4b34      	ldr	r3, [pc, #208]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	f003 030c 	and.w	r3, r3, #12
 8000596:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000598:	693b      	ldr	r3, [r7, #16]
 800059a:	2b08      	cmp	r3, #8
 800059c:	d011      	beq.n	80005c2 <SystemCoreClockUpdate+0x3a>
 800059e:	693b      	ldr	r3, [r7, #16]
 80005a0:	2b08      	cmp	r3, #8
 80005a2:	d844      	bhi.n	800062e <SystemCoreClockUpdate+0xa6>
 80005a4:	693b      	ldr	r3, [r7, #16]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d003      	beq.n	80005b2 <SystemCoreClockUpdate+0x2a>
 80005aa:	693b      	ldr	r3, [r7, #16]
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	d004      	beq.n	80005ba <SystemCoreClockUpdate+0x32>
 80005b0:	e03d      	b.n	800062e <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80005b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 80005b4:	4a2c      	ldr	r2, [pc, #176]	@ (8000668 <SystemCoreClockUpdate+0xe0>)
 80005b6:	601a      	str	r2, [r3, #0]
      break;
 80005b8:	e03d      	b.n	8000636 <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80005ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 80005bc:	4a2b      	ldr	r2, [pc, #172]	@ (800066c <SystemCoreClockUpdate+0xe4>)
 80005be:	601a      	str	r2, [r3, #0]
      break;
 80005c0:	e039      	b.n	8000636 <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80005c2:	4b27      	ldr	r3, [pc, #156]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	0d9b      	lsrs	r3, r3, #22
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80005ce:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005d6:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d00c      	beq.n	80005f8 <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80005de:	4a23      	ldr	r2, [pc, #140]	@ (800066c <SystemCoreClockUpdate+0xe4>)
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e6:	4a1e      	ldr	r2, [pc, #120]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 80005e8:	6852      	ldr	r2, [r2, #4]
 80005ea:	0992      	lsrs	r2, r2, #6
 80005ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80005f0:	fb02 f303 	mul.w	r3, r2, r3
 80005f4:	617b      	str	r3, [r7, #20]
 80005f6:	e00b      	b.n	8000610 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80005f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000668 <SystemCoreClockUpdate+0xe0>)
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000600:	4a17      	ldr	r2, [pc, #92]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 8000602:	6852      	ldr	r2, [r2, #4]
 8000604:	0992      	lsrs	r2, r2, #6
 8000606:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800060a:	fb02 f303 	mul.w	r3, r2, r3
 800060e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000610:	4b13      	ldr	r3, [pc, #76]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	0c1b      	lsrs	r3, r3, #16
 8000616:	f003 0303 	and.w	r3, r3, #3
 800061a:	3301      	adds	r3, #1
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8000620:	697a      	ldr	r2, [r7, #20]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	fbb2 f3f3 	udiv	r3, r2, r3
 8000628:	4a0e      	ldr	r2, [pc, #56]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 800062a:	6013      	str	r3, [r2, #0]
      break;
 800062c:	e003      	b.n	8000636 <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 800062e:	4b0d      	ldr	r3, [pc, #52]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 8000630:	4a0d      	ldr	r2, [pc, #52]	@ (8000668 <SystemCoreClockUpdate+0xe0>)
 8000632:	601a      	str	r2, [r3, #0]
      break;
 8000634:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <SystemCoreClockUpdate+0xd8>)
 8000638:	689b      	ldr	r3, [r3, #8]
 800063a:	091b      	lsrs	r3, r3, #4
 800063c:	f003 030f 	and.w	r3, r3, #15
 8000640:	4a0b      	ldr	r2, [pc, #44]	@ (8000670 <SystemCoreClockUpdate+0xe8>)
 8000642:	5cd3      	ldrb	r3, [r2, r3]
 8000644:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	693b      	ldr	r3, [r7, #16]
 800064c:	fa22 f303 	lsr.w	r3, r2, r3
 8000650:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <SystemCoreClockUpdate+0xdc>)
 8000652:	6013      	str	r3, [r2, #0]
}
 8000654:	bf00      	nop
 8000656:	371c      	adds	r7, #28
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	40023800 	.word	0x40023800
 8000664:	20000000 	.word	0x20000000
 8000668:	00f42400 	.word	0x00f42400
 800066c:	016e3600 	.word	0x016e3600
 8000670:	08002f00 	.word	0x08002f00

08000674 <q16_from_int>:

typedef int32_t q16_t;


static inline q16_t q16_from_int(int32_t x)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	return (q16_t) (x << Q16_FBITS);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	041b      	lsls	r3, r3, #16
}
 8000680:	4618      	mov	r0, r3
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <q16_mul>:
		return (q16_t) ((x + 1 - Q16_HALF) >> Q16_FBITS);
	}
}

static inline q16_t q16_mul(q16_t a, q16_t b)
{
 800068c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000690:	b085      	sub	sp, #20
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	6039      	str	r1, [r7, #0]
	int64_t t = (int64_t) a * (int64_t) b;
 8000698:	6879      	ldr	r1, [r7, #4]
 800069a:	17c8      	asrs	r0, r1, #31
 800069c:	468a      	mov	sl, r1
 800069e:	4683      	mov	fp, r0
 80006a0:	6839      	ldr	r1, [r7, #0]
 80006a2:	17c8      	asrs	r0, r1, #31
 80006a4:	4688      	mov	r8, r1
 80006a6:	4681      	mov	r9, r0
 80006a8:	fb08 f00b 	mul.w	r0, r8, fp
 80006ac:	fb0a f109 	mul.w	r1, sl, r9
 80006b0:	4401      	add	r1, r0
 80006b2:	fbaa 2308 	umull	r2, r3, sl, r8
 80006b6:	4419      	add	r1, r3
 80006b8:	460b      	mov	r3, r1
 80006ba:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80006be:	e9c7 2302 	strd	r2, r3, [r7, #8]
	t = (t + (int64_t) Q16_HALF) >> Q16_FBITS;
 80006c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006c6:	f512 4400 	adds.w	r4, r2, #32768	@ 0x8000
 80006ca:	f143 0500 	adc.w	r5, r3, #0
 80006ce:	f04f 0200 	mov.w	r2, #0
 80006d2:	f04f 0300 	mov.w	r3, #0
 80006d6:	0c22      	lsrs	r2, r4, #16
 80006d8:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80006dc:	142b      	asrs	r3, r5, #16
 80006de:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (t > (int64_t) Q16_MAX)
 80006e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006e6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80006ea:	f173 0300 	sbcs.w	r3, r3, #0
 80006ee:	db02      	blt.n	80006f6 <q16_mul+0x6a>
		return Q16_MAX;
 80006f0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80006f4:	e00a      	b.n	800070c <q16_mul+0x80>
	if (t < (int64_t) Q16_MIN)
 80006f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006fa:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80006fe:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8000702:	da02      	bge.n	800070a <q16_mul+0x7e>
		return Q16_MIN;
 8000704:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000708:	e000      	b.n	800070c <q16_mul+0x80>
	return (q16_t) t;
 800070a:	68bb      	ldr	r3, [r7, #8]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3714      	adds	r7, #20
 8000710:	46bd      	mov	sp, r7
 8000712:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000716:	4770      	bx	lr

08000718 <q16_div>:

static inline q16_t q16_div(q16_t a, q16_t b)
{
 8000718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800071c:	b08c      	sub	sp, #48	@ 0x30
 800071e:	af00      	add	r7, sp, #0
 8000720:	61f8      	str	r0, [r7, #28]
 8000722:	61b9      	str	r1, [r7, #24]
	if (b == 0)
 8000724:	69bb      	ldr	r3, [r7, #24]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d108      	bne.n	800073c <q16_div+0x24>
		return (a >= 0) ? Q16_MAX : Q16_MIN;
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db02      	blt.n	8000736 <q16_div+0x1e>
 8000730:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000734:	e07a      	b.n	800082c <q16_div+0x114>
 8000736:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800073a:	e077      	b.n	800082c <q16_div+0x114>
	int64_t t = ((int64_t) a << Q16_FBITS);
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	17da      	asrs	r2, r3, #31
 8000740:	461c      	mov	r4, r3
 8000742:	4615      	mov	r5, r2
 8000744:	f04f 0200 	mov.w	r2, #0
 8000748:	f04f 0300 	mov.w	r3, #0
 800074c:	042b      	lsls	r3, r5, #16
 800074e:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8000752:	0422      	lsls	r2, r4, #16
 8000754:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	if ((t >= 0 && b > 0) || (t < 0 && b < 0))
 8000758:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800075c:	2b00      	cmp	r3, #0
 800075e:	db02      	blt.n	8000766 <q16_div+0x4e>
 8000760:	69bb      	ldr	r3, [r7, #24]
 8000762:	2b00      	cmp	r3, #0
 8000764:	dc06      	bgt.n	8000774 <q16_div+0x5c>
 8000766:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800076a:	2b00      	cmp	r3, #0
 800076c:	da1f      	bge.n	80007ae <q16_div+0x96>
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da1c      	bge.n	80007ae <q16_div+0x96>
		t += (b > 0) ? (b / 2) : (-b / 2);
 8000774:	69bb      	ldr	r3, [r7, #24]
 8000776:	2b00      	cmp	r3, #0
 8000778:	dd04      	ble.n	8000784 <q16_div+0x6c>
 800077a:	69bb      	ldr	r3, [r7, #24]
 800077c:	0fda      	lsrs	r2, r3, #31
 800077e:	4413      	add	r3, r2
 8000780:	105b      	asrs	r3, r3, #1
 8000782:	e004      	b.n	800078e <q16_div+0x76>
 8000784:	69bb      	ldr	r3, [r7, #24]
 8000786:	425b      	negs	r3, r3
 8000788:	0fda      	lsrs	r2, r3, #31
 800078a:	4413      	add	r3, r2
 800078c:	105b      	asrs	r3, r3, #1
 800078e:	17da      	asrs	r2, r3, #31
 8000790:	469a      	mov	sl, r3
 8000792:	4693      	mov	fp, r2
 8000794:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000798:	eb12 010a 	adds.w	r1, r2, sl
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	eb43 030b 	adc.w	r3, r3, fp
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80007a8:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 80007ac:	e01b      	b.n	80007e6 <q16_div+0xce>
	else
		t -= (b > 0) ? (b / 2) : (-b / 2);
 80007ae:	69bb      	ldr	r3, [r7, #24]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	dd04      	ble.n	80007be <q16_div+0xa6>
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	0fda      	lsrs	r2, r3, #31
 80007b8:	4413      	add	r3, r2
 80007ba:	105b      	asrs	r3, r3, #1
 80007bc:	e004      	b.n	80007c8 <q16_div+0xb0>
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	425b      	negs	r3, r3
 80007c2:	0fda      	lsrs	r2, r3, #31
 80007c4:	4413      	add	r3, r2
 80007c6:	105b      	asrs	r3, r3, #1
 80007c8:	17da      	asrs	r2, r3, #31
 80007ca:	4698      	mov	r8, r3
 80007cc:	4691      	mov	r9, r2
 80007ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80007d2:	ebb2 0108 	subs.w	r1, r2, r8
 80007d6:	6039      	str	r1, [r7, #0]
 80007d8:	eb63 0309 	sbc.w	r3, r3, r9
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	e9d7 3400 	ldrd	r3, r4, [r7]
 80007e2:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
	int64_t q = t / b;
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	17da      	asrs	r2, r3, #31
 80007ea:	613b      	str	r3, [r7, #16]
 80007ec:	617a      	str	r2, [r7, #20]
 80007ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80007f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80007f6:	f7ff fce7 	bl	80001c8 <__aeabi_ldivmod>
 80007fa:	4602      	mov	r2, r0
 80007fc:	460b      	mov	r3, r1
 80007fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (q > (int64_t) Q16_MAX)
 8000802:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000806:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800080a:	f173 0300 	sbcs.w	r3, r3, #0
 800080e:	db02      	blt.n	8000816 <q16_div+0xfe>
		return Q16_MAX;
 8000810:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000814:	e00a      	b.n	800082c <q16_div+0x114>
	if (q < (int64_t) Q16_MIN)
 8000816:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800081a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800081e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8000822:	da02      	bge.n	800082a <q16_div+0x112>
		return Q16_MIN;
 8000824:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000828:	e000      	b.n	800082c <q16_div+0x114>
	return (q16_t) q;
 800082a:	6a3b      	ldr	r3, [r7, #32]
}
 800082c:	4618      	mov	r0, r3
 800082e:	3730      	adds	r7, #48	@ 0x30
 8000830:	46bd      	mov	sp, r7
 8000832:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000836 <q16_add_sat>:

static inline q16_t q16_add_sat(q16_t a, q16_t b)
{
 8000836:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
	int64_t s = (int64_t) a + (int64_t) b;
 8000842:	6879      	ldr	r1, [r7, #4]
 8000844:	17c8      	asrs	r0, r1, #31
 8000846:	460c      	mov	r4, r1
 8000848:	4605      	mov	r5, r0
 800084a:	6839      	ldr	r1, [r7, #0]
 800084c:	17c8      	asrs	r0, r1, #31
 800084e:	460a      	mov	r2, r1
 8000850:	4603      	mov	r3, r0
 8000852:	eb14 0802 	adds.w	r8, r4, r2
 8000856:	eb45 0903 	adc.w	r9, r5, r3
 800085a:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (s > (int64_t) Q16_MAX)
 800085e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000862:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000866:	f173 0300 	sbcs.w	r3, r3, #0
 800086a:	db02      	blt.n	8000872 <q16_add_sat+0x3c>
		return Q16_MAX;
 800086c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000870:	e00a      	b.n	8000888 <q16_add_sat+0x52>
	if (s < (int64_t) Q16_MIN)
 8000872:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000876:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800087a:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800087e:	da02      	bge.n	8000886 <q16_add_sat+0x50>
		return Q16_MIN;
 8000880:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000884:	e000      	b.n	8000888 <q16_add_sat+0x52>
	return (q16_t) s;
 8000886:	68bb      	ldr	r3, [r7, #8]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000892:	4770      	bx	lr

08000894 <q16_sub_sat>:

static inline q16_t q16_sub_sat(q16_t a, q16_t b)
{
 8000894:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000898:	b085      	sub	sp, #20
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
 800089e:	6039      	str	r1, [r7, #0]
	int64_t d = (int64_t) a - (int64_t) b;
 80008a0:	6879      	ldr	r1, [r7, #4]
 80008a2:	17c8      	asrs	r0, r1, #31
 80008a4:	460c      	mov	r4, r1
 80008a6:	4605      	mov	r5, r0
 80008a8:	6839      	ldr	r1, [r7, #0]
 80008aa:	17c8      	asrs	r0, r1, #31
 80008ac:	460a      	mov	r2, r1
 80008ae:	4603      	mov	r3, r0
 80008b0:	ebb4 0802 	subs.w	r8, r4, r2
 80008b4:	eb65 0903 	sbc.w	r9, r5, r3
 80008b8:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (d > (int64_t) Q16_MAX)
 80008bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80008c0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008c4:	f173 0300 	sbcs.w	r3, r3, #0
 80008c8:	db02      	blt.n	80008d0 <q16_sub_sat+0x3c>
		return Q16_MAX;
 80008ca:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80008ce:	e00a      	b.n	80008e6 <q16_sub_sat+0x52>
	if (d < (int64_t) Q16_MIN)
 80008d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80008d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008d8:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80008dc:	da02      	bge.n	80008e4 <q16_sub_sat+0x50>
		return Q16_MIN;
 80008de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80008e2:	e000      	b.n	80008e6 <q16_sub_sat+0x52>
	return (q16_t) d;
 80008e4:	68bb      	ldr	r3, [r7, #8]
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80008f0:	4770      	bx	lr

080008f2 <angle_wrap_q16>:

static inline q16_t angle_wrap_q16(q16_t th)
{
 80008f2:	b480      	push	{r7}
 80008f4:	b083      	sub	sp, #12
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
	if (th > Q16_ONE)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000900:	dd04      	ble.n	800090c <angle_wrap_q16+0x1a>
		th -= (Q16_ONE + 1);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	f1a3 1301 	sub.w	r3, r3, #65537	@ 0x10001
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	e007      	b.n	800091c <angle_wrap_q16+0x2a>
	else if (th < -(Q16_ONE))
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f113 1f01 	cmn.w	r3, #65537	@ 0x10001
 8000912:	dc03      	bgt.n	800091c <angle_wrap_q16+0x2a>
		th += (Q16_ONE + 1);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 800091a:	607b      	str	r3, [r7, #4]
	return th;
 800091c:	687b      	ldr	r3, [r7, #4]
}
 800091e:	4618      	mov	r0, r3
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
	...

0800092c <adc_vcal_init>:
	uint8_t valid; /* 有効更新済みフラグ */
} adc_vcal_t;

static inline void adc_vcal_init(adc_vcal_t *s, q16_t v_ref_in,
		q16_t alpha)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
	s->v_ref_in = v_ref_in;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	68ba      	ldr	r2, [r7, #8]
 800093c:	601a      	str	r2, [r3, #0]
	s->alpha = alpha;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	609a      	str	r2, [r3, #8]
	s->valid = 0;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2200      	movs	r2, #0
 8000948:	731a      	strb	r2, [r3, #12]
	/* 初期：名目 3.3V → V/LSB = 3.3/4095 */
	q16_t vdda_nom = Q16_FRAC(33, 10);
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <adc_vcal_init+0x44>)
 800094c:	617b      	str	r3, [r7, #20]
	s->v_per_lsb = q16_div(vdda_nom, q16_from_int(4095));
 800094e:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8000952:	f7ff fe8f 	bl	8000674 <q16_from_int>
 8000956:	4603      	mov	r3, r0
 8000958:	4619      	mov	r1, r3
 800095a:	6978      	ldr	r0, [r7, #20]
 800095c:	f7ff fedc 	bl	8000718 <q16_div>
 8000960:	4602      	mov	r2, r0
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	605a      	str	r2, [r3, #4]
}
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	00034ccd 	.word	0x00034ccd

08000974 <adc_vcal_update>:

static inline void adc_vcal_update(adc_vcal_t *s, int32_t adc_raw_pa0)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
	if (adc_raw_pa0 <= 0)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	dd3a      	ble.n	80009fa <adc_vcal_update+0x86>
		return;
	q16_t den = q16_from_int(adc_raw_pa0);
 8000984:	6838      	ldr	r0, [r7, #0]
 8000986:	f7ff fe75 	bl	8000674 <q16_from_int>
 800098a:	6278      	str	r0, [r7, #36]	@ 0x24
	q16_t q4095 = q16_from_int(4095);
 800098c:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8000990:	f7ff fe70 	bl	8000674 <q16_from_int>
 8000994:	6238      	str	r0, [r7, #32]
	q16_t vdda_est = q16_div(q16_mul(s->v_ref_in, q4095), den);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	6a39      	ldr	r1, [r7, #32]
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fe75 	bl	800068c <q16_mul>
 80009a2:	4603      	mov	r3, r0
 80009a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff feb6 	bl	8000718 <q16_div>
 80009ac:	61f8      	str	r0, [r7, #28]
	q16_t vlsb_est = q16_div(vdda_est, q4095);
 80009ae:	6a39      	ldr	r1, [r7, #32]
 80009b0:	69f8      	ldr	r0, [r7, #28]
 80009b2:	f7ff feb1 	bl	8000718 <q16_div>
 80009b6:	61b8      	str	r0, [r7, #24]
	q16_t one_minus = q16_sub_sat(Q16_ONE, s->alpha);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	4619      	mov	r1, r3
 80009be:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80009c2:	f7ff ff67 	bl	8000894 <q16_sub_sat>
 80009c6:	6178      	str	r0, [r7, #20]
	q16_t tmp = q16_mul(one_minus, s->v_per_lsb);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	4619      	mov	r1, r3
 80009ce:	6978      	ldr	r0, [r7, #20]
 80009d0:	f7ff fe5c 	bl	800068c <q16_mul>
 80009d4:	6138      	str	r0, [r7, #16]
	q16_t tmp2 = q16_mul(s->alpha, vlsb_est);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	69b9      	ldr	r1, [r7, #24]
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fe55 	bl	800068c <q16_mul>
 80009e2:	60f8      	str	r0, [r7, #12]
	s->v_per_lsb = q16_add_sat(tmp, tmp2);
 80009e4:	68f9      	ldr	r1, [r7, #12]
 80009e6:	6938      	ldr	r0, [r7, #16]
 80009e8:	f7ff ff25 	bl	8000836 <q16_add_sat>
 80009ec:	4602      	mov	r2, r0
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	605a      	str	r2, [r3, #4]
	s->valid = 1;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2201      	movs	r2, #1
 80009f6:	731a      	strb	r2, [r3, #12]
 80009f8:	e000      	b.n	80009fc <adc_vcal_update+0x88>
		return;
 80009fa:	bf00      	nop
}
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <q16_abs>:
static q16_t s_omg_step = 0;			/* 1周期あたりのΔθ */
static q16_t s_iq_cmd = 0;				/* 開ループ中の Iq 指令 */
static q16_t s_tick = 0;				/* 経過tick */

static inline q16_t q16_abs(q16_t x)
{
 8000a02:	b480      	push	{r7}
 8000a04:	b083      	sub	sp, #12
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	6078      	str	r0, [r7, #4]
	return (x >= 0) ? x : -(x);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	bfb8      	it	lt
 8000a10:	425b      	neglt	r3, r3
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <q16_min>:
static inline q16_t q16_min(q16_t a, q16_t b)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
 8000a26:	6039      	str	r1, [r7, #0]
	return (a < b) ? a : b;
 8000a28:	683a      	ldr	r2, [r7, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	bfa8      	it	ge
 8000a30:	4613      	movge	r3, r2
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <emf_strength_q16>:
	return (a > b) ? a : b;
}

/* 推定BEMFの強さの簡易指標: |e| ≈ max(|eα|,|eβ|) */
static inline q16_t emf_strength_q16(const BEMF_PLL_t *o)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b084      	sub	sp, #16
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
	q16_t ea = q16_abs(o->e_alpha_q16);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff ffd9 	bl	8000a02 <q16_abs>
 8000a50:	60f8      	str	r0, [r7, #12]
	q16_t eb = q16_abs(o->e_beta_q16);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff ffd3 	bl	8000a02 <q16_abs>
 8000a5c:	60b8      	str	r0, [r7, #8]
	return (ea > eb) ? ea : eb;
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4293      	cmp	r3, r2
 8000a64:	bfb8      	it	lt
 8000a66:	4613      	movlt	r3, r2
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <atan_turn_i_q16>:

static inline q16_t atan_turn_i_q16(int i)
{
 8000a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a74:	b090      	sub	sp, #64	@ 0x40
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6178      	str	r0, [r7, #20]
	if (i <= k_atan_anchor[0].i)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	4293      	cmp	r3, r2
 8000a82:	dc02      	bgt.n	8000a8a <atan_turn_i_q16+0x1a>
		return k_atan_anchor[0].v;
 8000a84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a88:	e06b      	b.n	8000b62 <atan_turn_i_q16+0xf2>
	if (i >= k_atan_anchor[3].i)
 8000a8a:	230c      	movs	r3, #12
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	4293      	cmp	r3, r2
 8000a92:	db01      	blt.n	8000a98 <atan_turn_i_q16+0x28>
		return k_atan_anchor[3].v;
 8000a94:	2303      	movs	r3, #3
 8000a96:	e064      	b.n	8000b62 <atan_turn_i_q16+0xf2>
	for (int k = 0; k < 3; k++)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a9c:	e05d      	b.n	8000b5a <atan_turn_i_q16+0xea>
	{
		int i0 = k_atan_anchor[k].i;
 8000a9e:	4a33      	ldr	r2, [pc, #204]	@ (8000b6c <atan_turn_i_q16+0xfc>)
 8000aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aa2:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8000aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
		int i1 = k_atan_anchor[k + 1].i;
 8000aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4a2f      	ldr	r2, [pc, #188]	@ (8000b6c <atan_turn_i_q16+0xfc>)
 8000aae:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8000ab2:	637b      	str	r3, [r7, #52]	@ 0x34
		if (i >= i0 && i <= i1)
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	db4b      	blt.n	8000b54 <atan_turn_i_q16+0xe4>
 8000abc:	697a      	ldr	r2, [r7, #20]
 8000abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	dc47      	bgt.n	8000b54 <atan_turn_i_q16+0xe4>
		{
			q16_t y0 = k_atan_anchor[k].v;
 8000ac4:	4a29      	ldr	r2, [pc, #164]	@ (8000b6c <atan_turn_i_q16+0xfc>)
 8000ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	4413      	add	r3, r2
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	633b      	str	r3, [r7, #48]	@ 0x30
			q16_t y1 = k_atan_anchor[k + 1].v;
 8000ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	4a25      	ldr	r2, [pc, #148]	@ (8000b6c <atan_turn_i_q16+0xfc>)
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	4413      	add	r3, r2
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			q16_t di = (q16_t) (i - i0);
 8000ade:	697a      	ldr	r2, [r7, #20]
 8000ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
			q16_t wi = (q16_t) (i1 - i0);
 8000ae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
			q16_t dy = q16_sub_sat(y1, y0);
 8000aee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000af0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000af2:	f7ff fecf 	bl	8000894 <q16_sub_sat>
 8000af6:	6238      	str	r0, [r7, #32]
			q16_t t = (q16_t) ((((int64_t) di << 16) + (wi / 2)) / wi); /* di/wi をQ16に */
 8000af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000afa:	17da      	asrs	r2, r3, #31
 8000afc:	4698      	mov	r8, r3
 8000afe:	4691      	mov	r9, r2
 8000b00:	ea4f 4528 	mov.w	r5, r8, asr #16
 8000b04:	ea4f 4408 	mov.w	r4, r8, lsl #16
 8000b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0a:	0fda      	lsrs	r2, r3, #31
 8000b0c:	4413      	add	r3, r2
 8000b0e:	105b      	asrs	r3, r3, #1
 8000b10:	17da      	asrs	r2, r3, #31
 8000b12:	469a      	mov	sl, r3
 8000b14:	4693      	mov	fp, r2
 8000b16:	eb14 030a 	adds.w	r3, r4, sl
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	eb45 030b 	adc.w	r3, r5, fp
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b24:	17da      	asrs	r2, r3, #31
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	607a      	str	r2, [r7, #4]
 8000b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000b2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b32:	f7ff fb49 	bl	80001c8 <__aeabi_ldivmod>
 8000b36:	4602      	mov	r2, r0
 8000b38:	460b      	mov	r3, r1
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	61fb      	str	r3, [r7, #28]
			return q16_add_sat(y0, q16_mul(dy, t));
 8000b3e:	69f9      	ldr	r1, [r7, #28]
 8000b40:	6a38      	ldr	r0, [r7, #32]
 8000b42:	f7ff fda3 	bl	800068c <q16_mul>
 8000b46:	4603      	mov	r3, r0
 8000b48:	4619      	mov	r1, r3
 8000b4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000b4c:	f7ff fe73 	bl	8000836 <q16_add_sat>
 8000b50:	4603      	mov	r3, r0
 8000b52:	e006      	b.n	8000b62 <atan_turn_i_q16+0xf2>
	for (int k = 0; k < 3; k++)
 8000b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b56:	3301      	adds	r3, #1
 8000b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	dd9e      	ble.n	8000a9e <atan_turn_i_q16+0x2e>
		}
	}
	return k_atan_anchor[3].v;
 8000b60:	2303      	movs	r3, #3
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3740      	adds	r7, #64	@ 0x40
 8000b66:	46bd      	mov	sp, r7
 8000b68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000b6c:	08002f10 	.word	0x08002f10

08000b70 <sincos_q16>:

void sincos_q16(q16_t th, q16_t *s, q16_t *c)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08c      	sub	sp, #48	@ 0x30
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
	th = angle_wrap_q16(th);
 8000b7c:	68f8      	ldr	r0, [r7, #12]
 8000b7e:	f7ff feb8 	bl	80008f2 <angle_wrap_q16>
 8000b82:	60f8      	str	r0, [r7, #12]

	int8_t q = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (th > Q16_ONE / 4)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b90:	dd07      	ble.n	8000ba2 <sincos_q16+0x32>
	{
		th -= (Q16_ONE / 2);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000b98:	60fb      	str	r3, [r7, #12]
		q = +1;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ba0:	e00a      	b.n	8000bb8 <sincos_q16+0x48>
	}
	else if (th < -Q16_ONE / 4)
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	f513 4f80 	cmn.w	r3, #16384	@ 0x4000
 8000ba8:	da06      	bge.n	8000bb8 <sincos_q16+0x48>
	{
		th += (Q16_ONE / 2);
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000bb0:	60fb      	str	r3, [r7, #12]
		q = -1;
 8000bb2:	23ff      	movs	r3, #255	@ 0xff
 8000bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	}

	q16_t x = k_cordic_K_q16; /* cos */
 8000bb8:	f649 3375 	movw	r3, #39797	@ 0x9b75
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	q16_t y = 0; /* sin */
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
	q16_t z = th; /* turn-Q16 */
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	623b      	str	r3, [r7, #32]

	for (int i = 0; i < CORDIC_ITERS; i++)
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
 8000bca:	e032      	b.n	8000c32 <sincos_q16+0xc2>
	{
		q16_t angle_i = atan_turn_i_q16(i); /* 線形補間で取得 */
 8000bcc:	69f8      	ldr	r0, [r7, #28]
 8000bce:	f7ff ff4f 	bl	8000a70 <atan_turn_i_q16>
 8000bd2:	61b8      	str	r0, [r7, #24]
		q16_t dx = (y >> i);
 8000bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	fa42 f303 	asr.w	r3, r2, r3
 8000bdc:	617b      	str	r3, [r7, #20]
		q16_t dy = (x >> i);
 8000bde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000be0:	69fb      	ldr	r3, [r7, #28]
 8000be2:	fa42 f303 	asr.w	r3, r2, r3
 8000be6:	613b      	str	r3, [r7, #16]
		if (z >= 0)
 8000be8:	6a3b      	ldr	r3, [r7, #32]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	db0f      	blt.n	8000c0e <sincos_q16+0x9e>
		{
			x = q16_sub_sat(x, dx);
 8000bee:	6979      	ldr	r1, [r7, #20]
 8000bf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000bf2:	f7ff fe4f 	bl	8000894 <q16_sub_sat>
 8000bf6:	62b8      	str	r0, [r7, #40]	@ 0x28
			y = q16_add_sat(y, dy);
 8000bf8:	6939      	ldr	r1, [r7, #16]
 8000bfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000bfc:	f7ff fe1b 	bl	8000836 <q16_add_sat>
 8000c00:	6278      	str	r0, [r7, #36]	@ 0x24
			z = q16_sub_sat(z, angle_i);
 8000c02:	69b9      	ldr	r1, [r7, #24]
 8000c04:	6a38      	ldr	r0, [r7, #32]
 8000c06:	f7ff fe45 	bl	8000894 <q16_sub_sat>
 8000c0a:	6238      	str	r0, [r7, #32]
 8000c0c:	e00e      	b.n	8000c2c <sincos_q16+0xbc>
		}
		else
		{
			x = q16_add_sat(x, dx);
 8000c0e:	6979      	ldr	r1, [r7, #20]
 8000c10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c12:	f7ff fe10 	bl	8000836 <q16_add_sat>
 8000c16:	62b8      	str	r0, [r7, #40]	@ 0x28
			y = q16_sub_sat(y, dy);
 8000c18:	6939      	ldr	r1, [r7, #16]
 8000c1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000c1c:	f7ff fe3a 	bl	8000894 <q16_sub_sat>
 8000c20:	6278      	str	r0, [r7, #36]	@ 0x24
			z = q16_add_sat(z, angle_i);
 8000c22:	69b9      	ldr	r1, [r7, #24]
 8000c24:	6a38      	ldr	r0, [r7, #32]
 8000c26:	f7ff fe06 	bl	8000836 <q16_add_sat>
 8000c2a:	6238      	str	r0, [r7, #32]
	for (int i = 0; i < CORDIC_ITERS; i++)
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	61fb      	str	r3, [r7, #28]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	2b0b      	cmp	r3, #11
 8000c36:	ddc9      	ble.n	8000bcc <sincos_q16+0x5c>
		}
	}

	if (q > 0)
 8000c38:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	dd07      	ble.n	8000c50 <sincos_q16+0xe0>
	{
		*s = x;
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c44:	601a      	str	r2, [r3, #0]
		*c = -y;
 8000c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c48:	425a      	negs	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	601a      	str	r2, [r3, #0]
	else
	{
		*s = y;
		*c = x;
	}
}
 8000c4e:	e011      	b.n	8000c74 <sincos_q16+0x104>
	else if (q < 0)
 8000c50:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	da07      	bge.n	8000c68 <sincos_q16+0xf8>
		*s = -x;
 8000c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c5a:	425a      	negs	r2, r3
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	601a      	str	r2, [r3, #0]
		*c = y;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c64:	601a      	str	r2, [r3, #0]
}
 8000c66:	e005      	b.n	8000c74 <sincos_q16+0x104>
		*s = y;
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c6c:	601a      	str	r2, [r3, #0]
		*c = x;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c72:	601a      	str	r2, [r3, #0]
}
 8000c74:	bf00      	nop
 8000c76:	3730      	adds	r7, #48	@ 0x30
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <adc_to_q16>:
int16_t motor_current_buff[3];

extern Encoder_t s_enc;

static inline q16_t adc_to_q16(uint16_t v)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	80fb      	strh	r3, [r7, #6]
	return (q16_t) ((int64_t) v * (int64_t) (Q16_ONE >> 11));
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	015b      	lsls	r3, r3, #5
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <clarke_q16>:

static inline void clarke_q16(q16_t ia, q16_t ib, q16_t ic,
		q16_t *ialpha, q16_t *ibeta)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b086      	sub	sp, #24
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	60f8      	str	r0, [r7, #12]
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
 8000ca2:	603b      	str	r3, [r7, #0]
	*ialpha = ia;
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	601a      	str	r2, [r3, #0]
	q16_t two_ib = q16_add_sat(ib, ib);
 8000caa:	68b9      	ldr	r1, [r7, #8]
 8000cac:	68b8      	ldr	r0, [r7, #8]
 8000cae:	f7ff fdc2 	bl	8000836 <q16_add_sat>
 8000cb2:	6178      	str	r0, [r7, #20]
	q16_t sum = q16_add_sat(ia, two_ib);
 8000cb4:	6979      	ldr	r1, [r7, #20]
 8000cb6:	68f8      	ldr	r0, [r7, #12]
 8000cb8:	f7ff fdbd 	bl	8000836 <q16_add_sat>
 8000cbc:	6138      	str	r0, [r7, #16]
	*ibeta = q16_mul(sum, Q16_INV_SQRT3);
 8000cbe:	f249 31cd 	movw	r1, #37837	@ 0x93cd
 8000cc2:	6938      	ldr	r0, [r7, #16]
 8000cc4:	f7ff fce2 	bl	800068c <q16_mul>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	6a3b      	ldr	r3, [r7, #32]
 8000ccc:	601a      	str	r2, [r3, #0]
}
 8000cce:	bf00      	nop
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
	...

08000cd8 <throttle_shape_q16>:

static inline q16_t throttle_shape_q16(q16_t thr_raw_q16)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	/* デッドバンド */
	if (thr_raw_q16 < THR_DEADBAND_Q16)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f240 521e 	movw	r2, #1310	@ 0x51e
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	dc01      	bgt.n	8000cee <throttle_shape_q16+0x16>
		thr_raw_q16 = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]

	/* LPF: y = αx + (1-α)y */
	q16_t one_minus_a = q16_sub_sat(Q16_ONE, THR_LPF_ALPHA_Q16);
 8000cee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000cf6:	f7ff fdcd 	bl	8000894 <q16_sub_sat>
 8000cfa:	60f8      	str	r0, [r7, #12]
	s_thr_filt_q16 = q16_add_sat(q16_mul(THR_LPF_ALPHA_Q16, thr_raw_q16),
 8000cfc:	6879      	ldr	r1, [r7, #4]
 8000cfe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d02:	f7ff fcc3 	bl	800068c <q16_mul>
 8000d06:	4604      	mov	r4, r0
 8000d08:	4b23      	ldr	r3, [pc, #140]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	68f8      	ldr	r0, [r7, #12]
 8000d10:	f7ff fcbc 	bl	800068c <q16_mul>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4619      	mov	r1, r3
 8000d18:	4620      	mov	r0, r4
 8000d1a:	f7ff fd8c 	bl	8000836 <q16_add_sat>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4a1d      	ldr	r2, [pc, #116]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d22:	6013      	str	r3, [r2, #0]
			q16_mul(one_minus_a, s_thr_filt_q16));

	/* スルーレート（入力の瞬間変化を更に縛りたい場合は、前回値を覚えて制限） */
	static q16_t prev = 0;
	q16_t diff = q16_sub_sat(s_thr_filt_q16, prev);
 8000d24:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1c      	ldr	r2, [pc, #112]	@ (8000d9c <throttle_shape_q16+0xc4>)
 8000d2a:	6812      	ldr	r2, [r2, #0]
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff fdb0 	bl	8000894 <q16_sub_sat>
 8000d34:	60b8      	str	r0, [r7, #8]
	if (diff > THR_SLEW_PER_TICK_Q16)
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	f5b3 7fa4 	cmp.w	r3, #328	@ 0x148
 8000d3c:	dd0a      	ble.n	8000d54 <throttle_shape_q16+0x7c>
		s_thr_filt_q16 = q16_add_sat(prev, THR_SLEW_PER_TICK_Q16);
 8000d3e:	4b17      	ldr	r3, [pc, #92]	@ (8000d9c <throttle_shape_q16+0xc4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fd75 	bl	8000836 <q16_add_sat>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	4a12      	ldr	r2, [pc, #72]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	e00d      	b.n	8000d70 <throttle_shape_q16+0x98>
	else if (diff < -THR_SLEW_PER_TICK_Q16)
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	f513 7fa4 	cmn.w	r3, #328	@ 0x148
 8000d5a:	da09      	bge.n	8000d70 <throttle_shape_q16+0x98>
		s_thr_filt_q16 = q16_sub_sat(prev, THR_SLEW_PER_TICK_Q16);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <throttle_shape_q16+0xc4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fd95 	bl	8000894 <q16_sub_sat>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d6e:	6013      	str	r3, [r2, #0]
	prev = s_thr_filt_q16;
 8000d70:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a09      	ldr	r2, [pc, #36]	@ (8000d9c <throttle_shape_q16+0xc4>)
 8000d76:	6013      	str	r3, [r2, #0]

	/* 上限 */
	if (s_thr_filt_q16 > THR_ADC_MAX_Q16)
 8000d78:	4b07      	ldr	r3, [pc, #28]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d80:	dd03      	ble.n	8000d8a <throttle_shape_q16+0xb2>
		s_thr_filt_q16 = THR_ADC_MAX_Q16;
 8000d82:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d84:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d88:	601a      	str	r2, [r3, #0]
	return s_thr_filt_q16;
 8000d8a:	4b03      	ldr	r3, [pc, #12]	@ (8000d98 <throttle_shape_q16+0xc0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd90      	pop	{r4, r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200000c4 	.word	0x200000c4
 8000d9c:	200000ec 	.word	0x200000ec

08000da0 <speed_pid_to_iq_q16>:

/* 速度PI（PLLのωを使って Iq_ref を作る） */
static inline q16_t speed_pid_to_iq_q16(q16_t omega_ref_step_q16,
		q16_t omega_meas_step_q16)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
	q16_t e = q16_sub_sat(omega_ref_step_q16, omega_meas_step_q16);
 8000daa:	6839      	ldr	r1, [r7, #0]
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fd71 	bl	8000894 <q16_sub_sat>
 8000db2:	60b8      	str	r0, [r7, #8]
	s_speed_int_q16 = q16_add_sat(s_speed_int_q16, q16_mul(SPEED_KI_Q16, e));
 8000db4:	4b28      	ldr	r3, [pc, #160]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000db6:	681c      	ldr	r4, [r3, #0]
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff fc66 	bl	800068c <q16_mul>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	f7ff fd36 	bl	8000836 <q16_add_sat>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	4a22      	ldr	r2, [pc, #136]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000dce:	6013      	str	r3, [r2, #0]
	s_speed_diff_q16 = q16_div(q16_mul(SPEED_KD_Q16, e), CONFIG_DT_S_Q16);
 8000dd0:	68b9      	ldr	r1, [r7, #8]
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f7ff fc5a 	bl	800068c <q16_mul>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2103      	movs	r1, #3
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fc9b 	bl	8000718 <q16_div>
 8000de2:	4603      	mov	r3, r0
 8000de4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e5c <speed_pid_to_iq_q16+0xbc>)
 8000de6:	6013      	str	r3, [r2, #0]

	/* 積分アンチワインドアップ：Iqの範囲に収める */
	if (s_speed_int_q16 > IQ_MAX_Q16)
 8000de8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000df0:	4293      	cmp	r3, r2
 8000df2:	dd03      	ble.n	8000dfc <speed_pid_to_iq_q16+0x5c>
		s_speed_int_q16 = IQ_MAX_Q16;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000df6:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000dfa:	601a      	str	r2, [r3, #0]
	if (s_speed_int_q16 < IQ_MIN_Q16)
 8000dfc:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a17      	ldr	r2, [pc, #92]	@ (8000e60 <speed_pid_to_iq_q16+0xc0>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	da02      	bge.n	8000e0c <speed_pid_to_iq_q16+0x6c>
		s_speed_int_q16 = IQ_MIN_Q16; /* 順回転限定なら0～に */
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000e08:	4a15      	ldr	r2, [pc, #84]	@ (8000e60 <speed_pid_to_iq_q16+0xc0>)
 8000e0a:	601a      	str	r2, [r3, #0]

	q16_t out = q16_add_sat(q16_add_sat(q16_mul(SPEED_KP_Q16, e), s_speed_int_q16), s_speed_diff_q16);
 8000e0c:	68b9      	ldr	r1, [r7, #8]
 8000e0e:	f240 501f 	movw	r0, #1311	@ 0x51f
 8000e12:	f7ff fc3b 	bl	800068c <q16_mul>
 8000e16:	4602      	mov	r2, r0
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <speed_pid_to_iq_q16+0xb8>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4610      	mov	r0, r2
 8000e20:	f7ff fd09 	bl	8000836 <q16_add_sat>
 8000e24:	4602      	mov	r2, r0
 8000e26:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <speed_pid_to_iq_q16+0xbc>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	f7ff fd02 	bl	8000836 <q16_add_sat>
 8000e32:	60f8      	str	r0, [r7, #12]

	/* 出力リミット */
	if (out > IQ_MAX_Q16)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	dd02      	ble.n	8000e44 <speed_pid_to_iq_q16+0xa4>
		out = IQ_MAX_Q16;
 8000e3e:	f243 3333 	movw	r3, #13107	@ 0x3333
 8000e42:	60fb      	str	r3, [r7, #12]
	if (out < 0)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	da01      	bge.n	8000e4e <speed_pid_to_iq_q16+0xae>
		out = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60fb      	str	r3, [r7, #12]
	return out; /* Iq_ref */
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd90      	pop	{r4, r7, pc}
 8000e58:	200000cc 	.word	0x200000cc
 8000e5c:	200000d0 	.word	0x200000d0
 8000e60:	ffffccce 	.word	0xffffccce

08000e64 <APP_Init>:

void APP_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
	FOC_Init(&s_foc);
 8000e68:	481f      	ldr	r0, [pc, #124]	@ (8000ee8 <APP_Init+0x84>)
 8000e6a:	f001 fc49 	bl	8002700 <FOC_Init>
	BEMF_PLL_Init(&s_pll);
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <APP_Init+0x88>)
 8000e70:	f000 fb89 	bl	8001586 <BEMF_PLL_Init>

	/*
	 * ADC 較正の初期化。
	 * v_ref_in = 1.235V, alpha = 0.1（1kHz更新なら時定数約9ms）
	 */
	adc_vcal_init(&g_vcal, Q16_FRAC(1235, 1000),
 8000e74:	f641 129a 	movw	r2, #6554	@ 0x199a
 8000e78:	491d      	ldr	r1, [pc, #116]	@ (8000ef0 <APP_Init+0x8c>)
 8000e7a:	481e      	ldr	r0, [pc, #120]	@ (8000ef4 <APP_Init+0x90>)
 8000e7c:	f7ff fd56 	bl	800092c <adc_vcal_init>
			Q16_FRAC(1, 10));

	s_pll.Ts_q16 = (q16_t) (((int64_t) 1 << 31) / (int64_t) PWM_FREQ_HZ);
 8000e80:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <APP_Init+0x88>)
 8000e82:	4a1d      	ldr	r2, [pc, #116]	@ (8000ef8 <APP_Init+0x94>)
 8000e84:	621a      	str	r2, [r3, #32]
	s_pll.Rs_q16 = CONFIG_RSHUNT_OHM_Q16;
 8000e86:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <APP_Init+0x88>)
 8000e88:	f640 42cd 	movw	r2, #3277	@ 0xccd
 8000e8c:	619a      	str	r2, [r3, #24]
	s_pll.alpha_q16 = CONF_OBS_ALPHA_Q16;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <APP_Init+0x88>)
 8000e90:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000e94:	629a      	str	r2, [r3, #40]	@ 0x28
	s_pll.kp_q16 = SPEED_KP_Q16;
 8000e96:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <APP_Init+0x88>)
 8000e98:	f240 521f 	movw	r2, #1311	@ 0x51f
 8000e9c:	609a      	str	r2, [r3, #8]
	s_pll.ki_q16 = SPEED_KI_Q16;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <APP_Init+0x88>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
	s_pll.kd_q16 = SPEED_KD_Q16;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <APP_Init+0x88>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	611a      	str	r2, [r3, #16]
	s_pll.omega_min_q16 = CONF_OMEGA_STEP_MIN_Q16;
 8000eaa:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <APP_Init+0x88>)
 8000eac:	4a13      	ldr	r2, [pc, #76]	@ (8000efc <APP_Init+0x98>)
 8000eae:	645a      	str	r2, [r3, #68]	@ 0x44
	s_pll.omega_max_q16 = CONF_OMEGA_STEP_MAX_Q16;
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <APP_Init+0x88>)
 8000eb2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8000eb6:	649a      	str	r2, [r3, #72]	@ 0x48
	s_pll.integ_min_q16 = CONF_PLL_INT_MIN_Q16;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <APP_Init+0x88>)
 8000eba:	4a11      	ldr	r2, [pc, #68]	@ (8000f00 <APP_Init+0x9c>)
 8000ebc:	64da      	str	r2, [r3, #76]	@ 0x4c
	s_pll.integ_max_q16 = CONF_PLL_INT_MAX_Q16;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <APP_Init+0x88>)
 8000ec0:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000ec4:	651a      	str	r2, [r3, #80]	@ 0x50

	s_st = ST_ALIGN;
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <APP_Init+0xa0>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	701a      	strb	r2, [r3, #0]
	s_tick = 0;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f08 <APP_Init+0xa4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
	s_th_forced = 0;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <APP_Init+0xa8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
	s_omg_step = ST_OMEGA_STEP_INIT_Q16;
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <APP_Init+0xac>)
 8000eda:	2203      	movs	r2, #3
 8000edc:	601a      	str	r2, [r3, #0]
	s_iq_cmd = 0;
 8000ede:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <APP_Init+0xb0>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000044 	.word	0x20000044
 8000eec:	20000070 	.word	0x20000070
 8000ef0:	00013c29 	.word	0x00013c29
 8000ef4:	20000020 	.word	0x20000020
 8000ef8:	00018f75 	.word	0x00018f75
 8000efc:	fffffc1c 	.word	0xfffffc1c
 8000f00:	ffffccce 	.word	0xffffccce
 8000f04:	20000030 	.word	0x20000030
 8000f08:	20000040 	.word	0x20000040
 8000f0c:	20000034 	.word	0x20000034
 8000f10:	20000038 	.word	0x20000038
 8000f14:	2000003c 	.word	0x2000003c

08000f18 <APP_OnCurrents>:

void APP_OnCurrents(uint16_t iU, uint16_t iV, uint16_t iW)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80fb      	strh	r3, [r7, #6]
 8000f22:	460b      	mov	r3, r1
 8000f24:	80bb      	strh	r3, [r7, #4]
 8000f26:	4613      	mov	r3, r2
 8000f28:	807b      	strh	r3, [r7, #2]
	s_iPacked = (q16_t) (iV << 16) | (q16_t) (iU);
 8000f2a:	88bb      	ldrh	r3, [r7, #4]
 8000f2c:	041a      	lsls	r2, r3, #16
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	4a08      	ldr	r2, [pc, #32]	@ (8000f54 <APP_OnCurrents+0x3c>)
 8000f34:	6013      	str	r3, [r2, #0]

	s_current[0] = iU;
 8000f36:	4a08      	ldr	r2, [pc, #32]	@ (8000f58 <APP_OnCurrents+0x40>)
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	8013      	strh	r3, [r2, #0]
	s_current[1] = iV;
 8000f3c:	4a06      	ldr	r2, [pc, #24]	@ (8000f58 <APP_OnCurrents+0x40>)
 8000f3e:	88bb      	ldrh	r3, [r7, #4]
 8000f40:	8053      	strh	r3, [r2, #2]
	s_current[2] = iW;
 8000f42:	4a05      	ldr	r2, [pc, #20]	@ (8000f58 <APP_OnCurrents+0x40>)
 8000f44:	887b      	ldrh	r3, [r7, #2]
 8000f46:	8093      	strh	r3, [r2, #4]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	200000e8 	.word	0x200000e8
 8000f58:	200000e0 	.word	0x200000e0

08000f5c <APP_OnVphase>:

void APP_OnVphase(uint16_t *v_adc)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	s_vphase_adc[0] = *v_adc;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	881a      	ldrh	r2, [r3, #0]
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <APP_OnVphase+0x34>)
 8000f6a:	801a      	strh	r2, [r3, #0]
	s_vphase_adc[1] = *(v_adc + 1);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	885a      	ldrh	r2, [r3, #2]
 8000f70:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <APP_OnVphase+0x34>)
 8000f72:	805a      	strh	r2, [r3, #2]
	s_vphase_adc[2] = *(v_adc + 2);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	889a      	ldrh	r2, [r3, #4]
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <APP_OnVphase+0x34>)
 8000f7a:	809a      	strh	r2, [r3, #4]
	s_vphase_adc[3] = *(v_adc + 3);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	88da      	ldrh	r2, [r3, #6]
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <APP_OnVphase+0x34>)
 8000f82:	80da      	strh	r2, [r3, #6]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	200000d8 	.word	0x200000d8

08000f94 <APP_OnVoltage>:

void APP_OnVoltage(uint16_t *v_adc)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	/*
	 * ここでは v_adc[0] を PA0(1.235V)と仮定して較正更新を行う。
	 * プロジェクトでの実CH割付に合わせてインデックスを調整すること。
	 */
	s_voltage[0] = *v_adc;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	881a      	ldrh	r2, [r3, #0]
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <APP_OnVoltage+0x40>)
 8000fa2:	801a      	strh	r2, [r3, #0]
	adc_vcal_update(&g_vcal, (q16_t) s_voltage[0]);
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <APP_OnVoltage+0x40>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	4619      	mov	r1, r3
 8000fac:	480a      	ldr	r0, [pc, #40]	@ (8000fd8 <APP_OnVoltage+0x44>)
 8000fae:	f7ff fce1 	bl	8000974 <adc_vcal_update>

	s_voltage[1] = *(v_adc + 1);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	885a      	ldrh	r2, [r3, #2]
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <APP_OnVoltage+0x40>)
 8000fb8:	805a      	strh	r2, [r3, #2]
	s_voltage[2] = *(v_adc + 2);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	889a      	ldrh	r2, [r3, #4]
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <APP_OnVoltage+0x40>)
 8000fc0:	809a      	strh	r2, [r3, #4]
	s_voltage[3] = *(v_adc + 3);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	88da      	ldrh	r2, [r3, #6]
 8000fc6:	4b03      	ldr	r3, [pc, #12]	@ (8000fd4 <APP_OnVoltage+0x40>)
 8000fc8:	80da      	strh	r2, [r3, #6]
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200000d4 	.word	0x200000d4
 8000fd8:	20000020 	.word	0x20000020

08000fdc <APP_Step>:

void APP_Step(void)
{
 8000fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fe0:	b096      	sub	sp, #88	@ 0x58
 8000fe2:	af02      	add	r7, sp, #8
	ENC_Update(&s_enc);
 8000fe4:	48ad      	ldr	r0, [pc, #692]	@ (800129c <APP_Step+0x2c0>)
 8000fe6:	f000 fc69 	bl	80018bc <ENC_Update>

	uint16_t adc1 = (uint16_t) (s_iPacked & 0xFFFF);
 8000fea:	4bad      	ldr	r3, [pc, #692]	@ (80012a0 <APP_Step+0x2c4>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint16_t adc2 = (uint16_t) ((s_iPacked >> 16) & 0xFFFF);
 8000ff2:	4bab      	ldr	r3, [pc, #684]	@ (80012a0 <APP_Step+0x2c4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	141b      	asrs	r3, r3, #16
 8000ff8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

	q16_t ia = adc_to_q16(adc1);
 8000ffc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fe3b 	bl	8000c7c <adc_to_q16>
 8001006:	64b8      	str	r0, [r7, #72]	@ 0x48
	q16_t ib = adc_to_q16(adc2);
 8001008:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fe35 	bl	8000c7c <adc_to_q16>
 8001012:	6478      	str	r0, [r7, #68]	@ 0x44
	q16_t ic = q16_sub_sat(0, q16_add_sat(ia, ib));
 8001014:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001016:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001018:	f7ff fc0d 	bl	8000836 <q16_add_sat>
 800101c:	4603      	mov	r3, r0
 800101e:	4619      	mov	r1, r3
 8001020:	2000      	movs	r0, #0
 8001022:	f7ff fc37 	bl	8000894 <q16_sub_sat>
 8001026:	6438      	str	r0, [r7, #64]	@ 0x40

	q16_t ialpha, ibeta;
	clarke_q16(ia, ib, ic, &ialpha, &ibeta);
 8001028:	f107 0214 	add.w	r2, r7, #20
 800102c:	f107 0310 	add.w	r3, r7, #16
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	4613      	mov	r3, r2
 8001034:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001036:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001038:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800103a:	f7ff fe2c 	bl	8000c96 <clarke_q16>

	q16_t v_alpha = s_foc.v_alpha_q16;
 800103e:	4b99      	ldr	r3, [pc, #612]	@ (80012a4 <APP_Step+0x2c8>)
 8001040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001042:	63fb      	str	r3, [r7, #60]	@ 0x3c
	q16_t v_beta = s_foc.v_beta_q16;
 8001044:	4b97      	ldr	r3, [pc, #604]	@ (80012a4 <APP_Step+0x2c8>)
 8001046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001048:	63bb      	str	r3, [r7, #56]	@ 0x38

	BEMF_PLL_Step(&s_pll, v_alpha, v_beta, ialpha, ibeta);
 800104a:	697a      	ldr	r2, [r7, #20]
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	4613      	mov	r3, r2
 8001052:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001054:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001056:	4894      	ldr	r0, [pc, #592]	@ (80012a8 <APP_Step+0x2cc>)
 8001058:	f000 faba 	bl	80015d0 <BEMF_PLL_Step>

	FOC_CurrentLoopStep(&s_foc, ia, ib, ic, s_pll.theta_q16);
 800105c:	4b92      	ldr	r3, [pc, #584]	@ (80012a8 <APP_Step+0x2cc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001066:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001068:	488e      	ldr	r0, [pc, #568]	@ (80012a4 <APP_Step+0x2c8>)
 800106a:	f001 fb77 	bl	800275c <FOC_CurrentLoopStep>

	q16_t thr01 = throttle_shape_q16(s_enc.current_q16);
 800106e:	4b8b      	ldr	r3, [pc, #556]	@ (800129c <APP_Step+0x2c0>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fe30 	bl	8000cd8 <throttle_shape_q16>
 8001078:	6378      	str	r0, [r7, #52]	@ 0x34

	if (!s_mode_speed)
 800107a:	4b8c      	ldr	r3, [pc, #560]	@ (80012ac <APP_Step+0x2d0>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d108      	bne.n	8001094 <APP_Step+0xb8>
	{
		/* トルク（Iq）直結：0..1 → 0..IQ_MAX */
		s_foc.Iq_ref_q16 = q16_mul(thr01, IQ_MAX_Q16);
 8001082:	f243 3133 	movw	r1, #13107	@ 0x3333
 8001086:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001088:	f7ff fb00 	bl	800068c <q16_mul>
 800108c:	4603      	mov	r3, r0
 800108e:	4a85      	ldr	r2, [pc, #532]	@ (80012a4 <APP_Step+0x2c8>)
 8001090:	6053      	str	r3, [r2, #4]
 8001092:	e00f      	b.n	80010b4 <APP_Step+0xd8>
	}
	else
	{
		/* 速度モード：0..1 → 0..OMEGA_REF_MAX_STEP */
		q16_t omega_ref = q16_mul(thr01, CONF_OMEGA_STEP_MAX_Q16);
 8001094:	f44f 7179 	mov.w	r1, #996	@ 0x3e4
 8001098:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800109a:	f7ff faf7 	bl	800068c <q16_mul>
 800109e:	6338      	str	r0, [r7, #48]	@ 0x30
		/* 測定ωは PLLの o->omega_q16 をそのまま「turn/step」想定で使用 */
		q16_t omega_meas = s_pll.omega_q16;
 80010a0:	4b81      	ldr	r3, [pc, #516]	@ (80012a8 <APP_Step+0x2cc>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		s_foc.Iq_ref_q16 = speed_pid_to_iq_q16(omega_ref, omega_meas);
 80010a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80010a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80010aa:	f7ff fe79 	bl	8000da0 <speed_pid_to_iq_q16>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a7c      	ldr	r2, [pc, #496]	@ (80012a4 <APP_Step+0x2c8>)
 80010b2:	6053      	str	r3, [r2, #4]
	}

	uint16_t c1, c2, c3;
	FOC_AlphaBetaToSVPWM(&s_foc, &c1, &c2, &c3, (uint16_t) TIM1_ARR);
 80010b4:	f107 030a 	add.w	r3, r7, #10
 80010b8:	f107 020c 	add.w	r2, r7, #12
 80010bc:	f107 010e 	add.w	r1, r7, #14
 80010c0:	f640 709f 	movw	r0, #3999	@ 0xf9f
 80010c4:	9000      	str	r0, [sp, #0]
 80010c6:	4877      	ldr	r0, [pc, #476]	@ (80012a4 <APP_Step+0x2c8>)
 80010c8:	f001 fd70 	bl	8002bac <FOC_AlphaBetaToSVPWM>

	/* === Startup control === */
	s_tick++;
 80010cc:	4b78      	ldr	r3, [pc, #480]	@ (80012b0 <APP_Step+0x2d4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	4a77      	ldr	r2, [pc, #476]	@ (80012b0 <APP_Step+0x2d4>)
 80010d4:	6013      	str	r3, [r2, #0]

	switch (s_st)
 80010d6:	4b77      	ldr	r3, [pc, #476]	@ (80012b4 <APP_Step+0x2d8>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	3b01      	subs	r3, #1
 80010dc:	2b04      	cmp	r3, #4
 80010de:	f200 8108 	bhi.w	80012f2 <APP_Step+0x316>
 80010e2:	a201      	add	r2, pc, #4	@ (adr r2, 80010e8 <APP_Step+0x10c>)
 80010e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e8:	080010fd 	.word	0x080010fd
 80010ec:	08001137 	.word	0x08001137
 80010f0:	08001207 	.word	0x08001207
 80010f4:	080012f3 	.word	0x080012f3
 80010f8:	080012e5 	.word	0x080012e5
	{
	case ST_ALIGN:
		/* d磁化で固定（ロータ吸着） */
		s_foc.Id_ref_q16 = ST_ALIGN_ID_Q16;
 80010fc:	4b69      	ldr	r3, [pc, #420]	@ (80012a4 <APP_Step+0x2c8>)
 80010fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001102:	601a      	str	r2, [r3, #0]
		s_foc.Iq_ref_q16 = 0;
 8001104:	4b67      	ldr	r3, [pc, #412]	@ (80012a4 <APP_Step+0x2c8>)
 8001106:	2200      	movs	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
		/* 角はまだ使わないが、以後のために強制角を0付近に保持 */
		s_th_forced = 0;
 800110a:	4b6b      	ldr	r3, [pc, #428]	@ (80012b8 <APP_Step+0x2dc>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
		if (s_tick >= ST_ALIGN_TIME_TICKS)
 8001110:	4b67      	ldr	r3, [pc, #412]	@ (80012b0 <APP_Step+0x2d4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001118:	f2c0 80ed 	blt.w	80012f6 <APP_Step+0x31a>
		{
			s_st = ST_RAMP;
 800111c:	4b65      	ldr	r3, [pc, #404]	@ (80012b4 <APP_Step+0x2d8>)
 800111e:	2202      	movs	r2, #2
 8001120:	701a      	strb	r2, [r3, #0]
			s_tick = 0;
 8001122:	4b63      	ldr	r3, [pc, #396]	@ (80012b0 <APP_Step+0x2d4>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
			s_iq_cmd = 0;
 8001128:	4b64      	ldr	r3, [pc, #400]	@ (80012bc <APP_Step+0x2e0>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
			s_omg_step = ST_OMEGA_STEP_INIT_Q16;
 800112e:	4b64      	ldr	r3, [pc, #400]	@ (80012c0 <APP_Step+0x2e4>)
 8001130:	2203      	movs	r2, #3
 8001132:	601a      	str	r2, [r3, #0]
		}
		break;
 8001134:	e0df      	b.n	80012f6 <APP_Step+0x31a>

	case ST_RAMP:
		/* Idは少し残す（コギング対策／起動補助）。慣れたら0に落としてOK */
		s_foc.Id_ref_q16 = ST_ALIGN_ID_Q16 >> 2; /* 1/4へ */
 8001136:	4b5b      	ldr	r3, [pc, #364]	@ (80012a4 <APP_Step+0x2c8>)
 8001138:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800113c:	601a      	str	r2, [r3, #0]
		/* Iq をスルーレートで増やす */
		if (s_iq_cmd < ST_RAMP_IQ_Q16)
 800113e:	4b5f      	ldr	r3, [pc, #380]	@ (80012bc <APP_Step+0x2e0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f640 42cc 	movw	r2, #3276	@ 0xccc
 8001146:	4293      	cmp	r3, r2
 8001148:	dc0e      	bgt.n	8001168 <APP_Step+0x18c>
			s_iq_cmd = q16_min(ST_RAMP_IQ_Q16,
 800114a:	4b5c      	ldr	r3, [pc, #368]	@ (80012bc <APP_Step+0x2e0>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	21a4      	movs	r1, #164	@ 0xa4
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fb70 	bl	8000836 <q16_add_sat>
 8001156:	4603      	mov	r3, r0
 8001158:	4619      	mov	r1, r3
 800115a:	f640 40cd 	movw	r0, #3277	@ 0xccd
 800115e:	f7ff fc5e 	bl	8000a1e <q16_min>
 8001162:	4603      	mov	r3, r0
 8001164:	4a55      	ldr	r2, [pc, #340]	@ (80012bc <APP_Step+0x2e0>)
 8001166:	6013      	str	r3, [r2, #0]
					q16_add_sat(s_iq_cmd, ST_RAMP_DIDQ_TICK_Q16));
		s_foc.Iq_ref_q16 = s_iq_cmd;
 8001168:	4b54      	ldr	r3, [pc, #336]	@ (80012bc <APP_Step+0x2e0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a4d      	ldr	r2, [pc, #308]	@ (80012a4 <APP_Step+0x2c8>)
 800116e:	6053      	str	r3, [r2, #4]

		/* 強制角を回す（ωstepもゆっくり上げる） */
		if (s_omg_step < ST_OMEGA_STEP_MAX_Q16)
 8001170:	4b53      	ldr	r3, [pc, #332]	@ (80012c0 <APP_Step+0x2e4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b20      	cmp	r3, #32
 8001176:	dc0d      	bgt.n	8001194 <APP_Step+0x1b8>
			s_omg_step = q16_min(ST_OMEGA_STEP_MAX_Q16,
 8001178:	4b51      	ldr	r3, [pc, #324]	@ (80012c0 <APP_Step+0x2e4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fb59 	bl	8000836 <q16_add_sat>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	2021      	movs	r0, #33	@ 0x21
 800118a:	f7ff fc48 	bl	8000a1e <q16_min>
 800118e:	4603      	mov	r3, r0
 8001190:	4a4b      	ldr	r2, [pc, #300]	@ (80012c0 <APP_Step+0x2e4>)
 8001192:	6013      	str	r3, [r2, #0]
					q16_add_sat(s_omg_step, ST_OMEGA_STEP_SLEW_Q16));
		s_th_forced = angle_wrap_q16(q16_add_sat(s_th_forced, s_omg_step));
 8001194:	4b48      	ldr	r3, [pc, #288]	@ (80012b8 <APP_Step+0x2dc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <APP_Step+0x2e4>)
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	4611      	mov	r1, r2
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fb49 	bl	8000836 <q16_add_sat>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fba3 	bl	80008f2 <angle_wrap_q16>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4a42      	ldr	r2, [pc, #264]	@ (80012b8 <APP_Step+0x2dc>)
 80011b0:	6013      	str	r3, [r2, #0]

		/* FOC側で使う角は「強制角」 */
		{
			q16_t s, c;
			sincos_q16(s_th_forced, &s, &c);
 80011b2:	4b41      	ldr	r3, [pc, #260]	@ (80012b8 <APP_Step+0x2dc>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	463a      	mov	r2, r7
 80011b8:	1d39      	adds	r1, r7, #4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fcd8 	bl	8000b70 <sincos_q16>
			 * ここで再計算して inv_park→SVPWM まで流す or 既存thetaを差し替える実装に。
			 */
		}

		/* ハンドオフ条件：一定時間を過ぎ、かつ BEMFまたはPLL速度が閾値超え */
		if (s_tick >= ST_HANDOFF_MIN_TICKS)
 80011c0:	4b3b      	ldr	r3, [pc, #236]	@ (80012b0 <APP_Step+0x2d4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80011c8:	db14      	blt.n	80011f4 <APP_Step+0x218>
		{
			if (q16_abs(s_pll.omega_q16) >= ST_HANDOFF_OMEGA_MIN
 80011ca:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <APP_Step+0x2cc>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fc17 	bl	8000a02 <q16_abs>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b0f      	cmp	r3, #15
 80011d8:	dc06      	bgt.n	80011e8 <APP_Step+0x20c>
					|| emf_strength_q16(&s_pll) >= ST_HANDOFF_EMF_MIN)
 80011da:	4833      	ldr	r0, [pc, #204]	@ (80012a8 <APP_Step+0x2cc>)
 80011dc:	f7ff fc2f 	bl	8000a3e <emf_strength_q16>
 80011e0:	4603      	mov	r3, r0
 80011e2:	f5b3 7fa4 	cmp.w	r3, #328	@ 0x148
 80011e6:	db05      	blt.n	80011f4 <APP_Step+0x218>
			{
				s_st = ST_BLEND;
 80011e8:	4b32      	ldr	r3, [pc, #200]	@ (80012b4 <APP_Step+0x2d8>)
 80011ea:	2203      	movs	r2, #3
 80011ec:	701a      	strb	r2, [r3, #0]
				s_tick = 0;
 80011ee:	4b30      	ldr	r3, [pc, #192]	@ (80012b0 <APP_Step+0x2d4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
			}
		}
		if (s_tick >= ST_TIMEOUT_TICKS)
 80011f4:	4b2e      	ldr	r3, [pc, #184]	@ (80012b0 <APP_Step+0x2d4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80011fc:	db7d      	blt.n	80012fa <APP_Step+0x31e>
		{
			s_st = ST_FAIL;
 80011fe:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <APP_Step+0x2d8>)
 8001200:	2205      	movs	r2, #5
 8001202:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001204:	e079      	b.n	80012fa <APP_Step+0x31e>
	{
		/*
		 * 強制角→PLL角への滑らかな切替
		 * w = s_tick / ST_BLEND_TICKS (0→1), θ = (1-w)*θ_forced + w*θ_pll
		 */
		q16_t n = (s_tick >= ST_BLEND_TICKS) ? ST_BLEND_TICKS : s_tick;
 8001206:	4b2a      	ldr	r3, [pc, #168]	@ (80012b0 <APP_Step+0x2d4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2bc8      	cmp	r3, #200	@ 0xc8
 800120c:	bfa8      	it	ge
 800120e:	23c8      	movge	r3, #200	@ 0xc8
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
		q16_t w = (q16_t) ((((int64_t) n << 31) + (ST_BLEND_TICKS / 2))
 8001212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001214:	17da      	asrs	r2, r3, #31
 8001216:	4698      	mov	r8, r3
 8001218:	4691      	mov	r9, r2
 800121a:	ea4f 0568 	mov.w	r5, r8, asr #1
 800121e:	ea4f 74c8 	mov.w	r4, r8, lsl #31
 8001222:	f114 0a64 	adds.w	sl, r4, #100	@ 0x64
 8001226:	f145 0b00 	adc.w	fp, r5, #0
				/ ST_BLEND_TICKS);
 800122a:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	4650      	mov	r0, sl
 8001234:	4659      	mov	r1, fp
 8001236:	f7fe ffc7 	bl	80001c8 <__aeabi_ldivmod>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
		q16_t w = (q16_t) ((((int64_t) n << 31) + (ST_BLEND_TICKS / 2))
 800123e:	4613      	mov	r3, r2
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
		q16_t w1 = q16_sub_sat(Q16_ONE, w);
 8001242:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001244:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8001248:	f7ff fb24 	bl	8000894 <q16_sub_sat>
 800124c:	6238      	str	r0, [r7, #32]

		q16_t th = q16_add_sat(q16_mul(w1, s_th_forced),
 800124e:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <APP_Step+0x2dc>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4619      	mov	r1, r3
 8001254:	6a38      	ldr	r0, [r7, #32]
 8001256:	f7ff fa19 	bl	800068c <q16_mul>
 800125a:	4604      	mov	r4, r0
 800125c:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <APP_Step+0x2cc>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001264:	f7ff fa12 	bl	800068c <q16_mul>
 8001268:	4603      	mov	r3, r0
 800126a:	4619      	mov	r1, r3
 800126c:	4620      	mov	r0, r4
 800126e:	f7ff fae2 	bl	8000836 <q16_add_sat>
 8001272:	61f8      	str	r0, [r7, #28]
				q16_mul(w, s_pll.theta_q16));

		/* Id をゆっくり 0 へ、Iqは維持 */
		if (s_foc.Id_ref_q16 > 0)
 8001274:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <APP_Step+0x2c8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	dd26      	ble.n	80012ca <APP_Step+0x2ee>
		{
			q16_t step = ST_ALIGN_ID_Q16 >> 4;
 800127c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001280:	61bb      	str	r3, [r7, #24]
			s_foc.Id_ref_q16 =
					(s_foc.Id_ref_q16 > step) ?
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <APP_Step+0x2c8>)
 8001284:	681b      	ldr	r3, [r3, #0]
							q16_sub_sat(s_foc.Id_ref_q16, step) : 0;
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	429a      	cmp	r2, r3
 800128a:	da1b      	bge.n	80012c4 <APP_Step+0x2e8>
 800128c:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <APP_Step+0x2c8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	69b9      	ldr	r1, [r7, #24]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fafe 	bl	8000894 <q16_sub_sat>
 8001298:	4603      	mov	r3, r0
 800129a:	e014      	b.n	80012c6 <APP_Step+0x2ea>
 800129c:	20000100 	.word	0x20000100
 80012a0:	200000e8 	.word	0x200000e8
 80012a4:	20000044 	.word	0x20000044
 80012a8:	20000070 	.word	0x20000070
 80012ac:	200000c8 	.word	0x200000c8
 80012b0:	20000040 	.word	0x20000040
 80012b4:	20000030 	.word	0x20000030
 80012b8:	20000034 	.word	0x20000034
 80012bc:	2000003c 	.word	0x2000003c
 80012c0:	20000038 	.word	0x20000038
 80012c4:	2300      	movs	r3, #0
			s_foc.Id_ref_q16 =
 80012c6:	4a13      	ldr	r2, [pc, #76]	@ (8001314 <APP_Step+0x338>)
 80012c8:	6013      	str	r3, [r2, #0]
		/*
		 * θ=th を使って FOC を回す（既存のθ参照箇所をここで差し替える）
		 * sincos_q16(th, &s, &c); ... （以下略）
		 */

		if (s_tick >= ST_BLEND_TICKS)
 80012ca:	4b13      	ldr	r3, [pc, #76]	@ (8001318 <APP_Step+0x33c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80012d0:	dd02      	ble.n	80012d8 <APP_Step+0x2fc>
		{
			s_st = ST_RUN;
 80012d2:	4b12      	ldr	r3, [pc, #72]	@ (800131c <APP_Step+0x340>)
 80012d4:	2204      	movs	r2, #4
 80012d6:	701a      	strb	r2, [r3, #0]
		}
		s_tick++;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <APP_Step+0x33c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3301      	adds	r3, #1
 80012de:	4a0e      	ldr	r2, [pc, #56]	@ (8001318 <APP_Step+0x33c>)
 80012e0:	6013      	str	r3, [r2, #0]
		(void) th;
	}
	break;
 80012e2:	e00b      	b.n	80012fc <APP_Step+0x320>
		 */
		break;

	case ST_FAIL:
		/* 失敗時：安全停止（Iq=0, Id=0, 角固定/ゼロ）。必要なら再トライへ */
		s_foc.Id_ref_q16 = 0;
 80012e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <APP_Step+0x338>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
		s_foc.Iq_ref_q16 = 0;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001314 <APP_Step+0x338>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	605a      	str	r2, [r3, #4]
		break;
 80012f0:	e004      	b.n	80012fc <APP_Step+0x320>

	default:
		break;
 80012f2:	bf00      	nop
 80012f4:	e002      	b.n	80012fc <APP_Step+0x320>
		break;
 80012f6:	bf00      	nop
 80012f8:	e000      	b.n	80012fc <APP_Step+0x320>
		break;
 80012fa:	bf00      	nop
	}

	FW_SetPWMDuties(c1, c2, c3);
 80012fc:	89fb      	ldrh	r3, [r7, #14]
 80012fe:	89b9      	ldrh	r1, [r7, #12]
 8001300:	897a      	ldrh	r2, [r7, #10]
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fd7a 	bl	8001dfc <FW_SetPWMDuties>
}
 8001308:	bf00      	nop
 800130a:	3750      	adds	r7, #80	@ 0x50
 800130c:	46bd      	mov	sp, r7
 800130e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001312:	bf00      	nop
 8001314:	20000044 	.word	0x20000044
 8001318:	20000040 	.word	0x20000040
 800131c:	20000030 	.word	0x20000030

08001320 <q16_mul>:
{
 8001320:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001324:	b085      	sub	sp, #20
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
	int64_t t = (int64_t) a * (int64_t) b;
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	17c8      	asrs	r0, r1, #31
 8001330:	468a      	mov	sl, r1
 8001332:	4683      	mov	fp, r0
 8001334:	6839      	ldr	r1, [r7, #0]
 8001336:	17c8      	asrs	r0, r1, #31
 8001338:	4688      	mov	r8, r1
 800133a:	4681      	mov	r9, r0
 800133c:	fb08 f00b 	mul.w	r0, r8, fp
 8001340:	fb0a f109 	mul.w	r1, sl, r9
 8001344:	4401      	add	r1, r0
 8001346:	fbaa 2308 	umull	r2, r3, sl, r8
 800134a:	4419      	add	r1, r3
 800134c:	460b      	mov	r3, r1
 800134e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001352:	e9c7 2302 	strd	r2, r3, [r7, #8]
	t = (t + (int64_t) Q16_HALF) >> Q16_FBITS;
 8001356:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135a:	f512 4400 	adds.w	r4, r2, #32768	@ 0x8000
 800135e:	f143 0500 	adc.w	r5, r3, #0
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	0c22      	lsrs	r2, r4, #16
 800136c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8001370:	142b      	asrs	r3, r5, #16
 8001372:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (t > (int64_t) Q16_MAX)
 8001376:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800137a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800137e:	f173 0300 	sbcs.w	r3, r3, #0
 8001382:	db02      	blt.n	800138a <q16_mul+0x6a>
		return Q16_MAX;
 8001384:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001388:	e00a      	b.n	80013a0 <q16_mul+0x80>
	if (t < (int64_t) Q16_MIN)
 800138a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800138e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001392:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001396:	da02      	bge.n	800139e <q16_mul+0x7e>
		return Q16_MIN;
 8001398:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800139c:	e000      	b.n	80013a0 <q16_mul+0x80>
	return (q16_t) t;
 800139e:	68bb      	ldr	r3, [r7, #8]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80013aa:	4770      	bx	lr

080013ac <q16_div>:
{
 80013ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013b0:	b08c      	sub	sp, #48	@ 0x30
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	61f8      	str	r0, [r7, #28]
 80013b6:	61b9      	str	r1, [r7, #24]
	if (b == 0)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d108      	bne.n	80013d0 <q16_div+0x24>
		return (a >= 0) ? Q16_MAX : Q16_MIN;
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	db02      	blt.n	80013ca <q16_div+0x1e>
 80013c4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80013c8:	e07a      	b.n	80014c0 <q16_div+0x114>
 80013ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80013ce:	e077      	b.n	80014c0 <q16_div+0x114>
	int64_t t = ((int64_t) a << Q16_FBITS);
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	17da      	asrs	r2, r3, #31
 80013d4:	461c      	mov	r4, r3
 80013d6:	4615      	mov	r5, r2
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	042b      	lsls	r3, r5, #16
 80013e2:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80013e6:	0422      	lsls	r2, r4, #16
 80013e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	if ((t >= 0 && b > 0) || (t < 0 && b < 0))
 80013ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	db02      	blt.n	80013fa <q16_div+0x4e>
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	dc06      	bgt.n	8001408 <q16_div+0x5c>
 80013fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80013fe:	2b00      	cmp	r3, #0
 8001400:	da1f      	bge.n	8001442 <q16_div+0x96>
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	2b00      	cmp	r3, #0
 8001406:	da1c      	bge.n	8001442 <q16_div+0x96>
		t += (b > 0) ? (b / 2) : (-b / 2);
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	2b00      	cmp	r3, #0
 800140c:	dd04      	ble.n	8001418 <q16_div+0x6c>
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	0fda      	lsrs	r2, r3, #31
 8001412:	4413      	add	r3, r2
 8001414:	105b      	asrs	r3, r3, #1
 8001416:	e004      	b.n	8001422 <q16_div+0x76>
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	425b      	negs	r3, r3
 800141c:	0fda      	lsrs	r2, r3, #31
 800141e:	4413      	add	r3, r2
 8001420:	105b      	asrs	r3, r3, #1
 8001422:	17da      	asrs	r2, r3, #31
 8001424:	469a      	mov	sl, r3
 8001426:	4693      	mov	fp, r2
 8001428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800142c:	eb12 010a 	adds.w	r1, r2, sl
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	eb43 030b 	adc.w	r3, r3, fp
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800143c:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 8001440:	e01b      	b.n	800147a <q16_div+0xce>
		t -= (b > 0) ? (b / 2) : (-b / 2);
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	2b00      	cmp	r3, #0
 8001446:	dd04      	ble.n	8001452 <q16_div+0xa6>
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	0fda      	lsrs	r2, r3, #31
 800144c:	4413      	add	r3, r2
 800144e:	105b      	asrs	r3, r3, #1
 8001450:	e004      	b.n	800145c <q16_div+0xb0>
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	425b      	negs	r3, r3
 8001456:	0fda      	lsrs	r2, r3, #31
 8001458:	4413      	add	r3, r2
 800145a:	105b      	asrs	r3, r3, #1
 800145c:	17da      	asrs	r2, r3, #31
 800145e:	4698      	mov	r8, r3
 8001460:	4691      	mov	r9, r2
 8001462:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001466:	ebb2 0108 	subs.w	r1, r2, r8
 800146a:	6039      	str	r1, [r7, #0]
 800146c:	eb63 0309 	sbc.w	r3, r3, r9
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001476:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
	int64_t q = t / b;
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	17da      	asrs	r2, r3, #31
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	617a      	str	r2, [r7, #20]
 8001482:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001486:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800148a:	f7fe fe9d 	bl	80001c8 <__aeabi_ldivmod>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (q > (int64_t) Q16_MAX)
 8001496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800149a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800149e:	f173 0300 	sbcs.w	r3, r3, #0
 80014a2:	db02      	blt.n	80014aa <q16_div+0xfe>
		return Q16_MAX;
 80014a4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80014a8:	e00a      	b.n	80014c0 <q16_div+0x114>
	if (q < (int64_t) Q16_MIN)
 80014aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014ae:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80014b2:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80014b6:	da02      	bge.n	80014be <q16_div+0x112>
		return Q16_MIN;
 80014b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80014bc:	e000      	b.n	80014c0 <q16_div+0x114>
	return (q16_t) q;
 80014be:	6a3b      	ldr	r3, [r7, #32]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3730      	adds	r7, #48	@ 0x30
 80014c4:	46bd      	mov	sp, r7
 80014c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080014ca <q16_add_sat>:
{
 80014ca:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
	int64_t s = (int64_t) a + (int64_t) b;
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	17c8      	asrs	r0, r1, #31
 80014da:	460c      	mov	r4, r1
 80014dc:	4605      	mov	r5, r0
 80014de:	6839      	ldr	r1, [r7, #0]
 80014e0:	17c8      	asrs	r0, r1, #31
 80014e2:	460a      	mov	r2, r1
 80014e4:	4603      	mov	r3, r0
 80014e6:	eb14 0802 	adds.w	r8, r4, r2
 80014ea:	eb45 0903 	adc.w	r9, r5, r3
 80014ee:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (s > (int64_t) Q16_MAX)
 80014f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014f6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80014fa:	f173 0300 	sbcs.w	r3, r3, #0
 80014fe:	db02      	blt.n	8001506 <q16_add_sat+0x3c>
		return Q16_MAX;
 8001500:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001504:	e00a      	b.n	800151c <q16_add_sat+0x52>
	if (s < (int64_t) Q16_MIN)
 8001506:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800150a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800150e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001512:	da02      	bge.n	800151a <q16_add_sat+0x50>
		return Q16_MIN;
 8001514:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001518:	e000      	b.n	800151c <q16_add_sat+0x52>
	return (q16_t) s;
 800151a:	68bb      	ldr	r3, [r7, #8]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001526:	4770      	bx	lr

08001528 <q16_sub_sat>:
{
 8001528:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800152c:	b085      	sub	sp, #20
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	6039      	str	r1, [r7, #0]
	int64_t d = (int64_t) a - (int64_t) b;
 8001534:	6879      	ldr	r1, [r7, #4]
 8001536:	17c8      	asrs	r0, r1, #31
 8001538:	460c      	mov	r4, r1
 800153a:	4605      	mov	r5, r0
 800153c:	6839      	ldr	r1, [r7, #0]
 800153e:	17c8      	asrs	r0, r1, #31
 8001540:	460a      	mov	r2, r1
 8001542:	4603      	mov	r3, r0
 8001544:	ebb4 0802 	subs.w	r8, r4, r2
 8001548:	eb65 0903 	sbc.w	r9, r5, r3
 800154c:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (d > (int64_t) Q16_MAX)
 8001550:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001554:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001558:	f173 0300 	sbcs.w	r3, r3, #0
 800155c:	db02      	blt.n	8001564 <q16_sub_sat+0x3c>
		return Q16_MAX;
 800155e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001562:	e00a      	b.n	800157a <q16_sub_sat+0x52>
	if (d < (int64_t) Q16_MIN)
 8001564:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001568:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800156c:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001570:	da02      	bge.n	8001578 <q16_sub_sat+0x50>
		return Q16_MIN;
 8001572:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001576:	e000      	b.n	800157a <q16_sub_sat+0x52>
	return (q16_t) d;
 8001578:	68bb      	ldr	r3, [r7, #8]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001584:	4770      	bx	lr

08001586 <BEMF_PLL_Init>:
#include "bemf_pll.h"
#include "app.h"


void BEMF_PLL_Init(BEMF_PLL_t *o)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
	o->theta_q16 = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
	o->omega_q16 = 0;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
	o->integ_q16 = 0;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	615a      	str	r2, [r3, #20]
	o->i_alpha_prev = 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	o->i_beta_prev = 0;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	631a      	str	r2, [r3, #48]	@ 0x30
	o->di_alpha_q16 = 0;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	635a      	str	r2, [r3, #52]	@ 0x34
	o->di_beta_q16 = 0;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	639a      	str	r2, [r3, #56]	@ 0x38
	o->e_alpha_q16 = 0;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	o->e_beta_q16 = 0;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <BEMF_PLL_Step>:

void BEMF_PLL_Step(BEMF_PLL_t *o, q16_t v_alpha_q16, q16_t v_beta_q16,
		q16_t i_alpha_q16, q16_t i_beta_q16)
{
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b099      	sub	sp, #100	@ 0x64
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]
	q16_t di_a = q16_sub_sat(i_alpha_q16, o->i_alpha_prev);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015e2:	4619      	mov	r1, r3
 80015e4:	6838      	ldr	r0, [r7, #0]
 80015e6:	f7ff ff9f 	bl	8001528 <q16_sub_sat>
 80015ea:	65f8      	str	r0, [r7, #92]	@ 0x5c
	q16_t di_b = q16_sub_sat(i_beta_q16, o->i_beta_prev);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f0:	4619      	mov	r1, r3
 80015f2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80015f4:	f7ff ff98 	bl	8001528 <q16_sub_sat>
 80015f8:	65b8      	str	r0, [r7, #88]	@ 0x58

	q16_t di_alpha_inst = q16_div(di_a, o->Ts_q16);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4619      	mov	r1, r3
 8001600:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001602:	f7ff fed3 	bl	80013ac <q16_div>
 8001606:	6578      	str	r0, [r7, #84]	@ 0x54
	q16_t di_beta_inst = q16_div(di_b, o->Ts_q16);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	4619      	mov	r1, r3
 800160e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001610:	f7ff fecc 	bl	80013ac <q16_div>
 8001614:	6538      	str	r0, [r7, #80]	@ 0x50

	q16_t one_minus_alpha = q16_sub_sat(Q16_ONE, o->alpha_q16);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161a:	4619      	mov	r1, r3
 800161c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8001620:	f7ff ff82 	bl	8001528 <q16_sub_sat>
 8001624:	64f8      	str	r0, [r7, #76]	@ 0x4c
	o->di_alpha_q16 = q16_add_sat(q16_mul(o->alpha_q16, di_alpha_inst),
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fe77 	bl	8001320 <q16_mul>
 8001632:	4604      	mov	r4, r0
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001638:	4619      	mov	r1, r3
 800163a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800163c:	f7ff fe70 	bl	8001320 <q16_mul>
 8001640:	4603      	mov	r3, r0
 8001642:	4619      	mov	r1, r3
 8001644:	4620      	mov	r0, r4
 8001646:	f7ff ff40 	bl	80014ca <q16_add_sat>
 800164a:	4602      	mov	r2, r0
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	635a      	str	r2, [r3, #52]	@ 0x34
			q16_mul(one_minus_alpha, o->di_alpha_q16));
	o->di_beta_q16 = q16_add_sat(q16_mul(o->alpha_q16, di_beta_inst),
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001654:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fe62 	bl	8001320 <q16_mul>
 800165c:	4604      	mov	r4, r0
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001662:	4619      	mov	r1, r3
 8001664:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001666:	f7ff fe5b 	bl	8001320 <q16_mul>
 800166a:	4603      	mov	r3, r0
 800166c:	4619      	mov	r1, r3
 800166e:	4620      	mov	r0, r4
 8001670:	f7ff ff2b 	bl	80014ca <q16_add_sat>
 8001674:	4602      	mov	r2, r0
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	639a      	str	r2, [r3, #56]	@ 0x38
			q16_mul(one_minus_alpha, o->di_beta_q16));

	o->i_alpha_prev = i_alpha_q16;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	62da      	str	r2, [r3, #44]	@ 0x2c
	o->i_beta_prev = i_beta_q16;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001684:	631a      	str	r2, [r3, #48]	@ 0x30

	q16_t Ri_a = q16_mul(o->Rs_q16, i_alpha_q16);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	6839      	ldr	r1, [r7, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff fe47 	bl	8001320 <q16_mul>
 8001692:	64b8      	str	r0, [r7, #72]	@ 0x48
	q16_t Ri_b = q16_mul(o->Rs_q16, i_beta_q16);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fe40 	bl	8001320 <q16_mul>
 80016a0:	6478      	str	r0, [r7, #68]	@ 0x44
	q16_t Ldidt_a = q16_mul(o->Ls_q16, o->di_alpha_q16);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016aa:	4619      	mov	r1, r3
 80016ac:	4610      	mov	r0, r2
 80016ae:	f7ff fe37 	bl	8001320 <q16_mul>
 80016b2:	6438      	str	r0, [r7, #64]	@ 0x40
	q16_t Ldidt_b = q16_mul(o->Ls_q16, o->di_beta_q16);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	69da      	ldr	r2, [r3, #28]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016bc:	4619      	mov	r1, r3
 80016be:	4610      	mov	r0, r2
 80016c0:	f7ff fe2e 	bl	8001320 <q16_mul>
 80016c4:	63f8      	str	r0, [r7, #60]	@ 0x3c

	q16_t sub_a = q16_add_sat(Ri_a, Ldidt_a);
 80016c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80016c8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80016ca:	f7ff fefe 	bl	80014ca <q16_add_sat>
 80016ce:	63b8      	str	r0, [r7, #56]	@ 0x38
	q16_t sub_b = q16_add_sat(Ri_b, Ldidt_b);
 80016d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016d2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80016d4:	f7ff fef9 	bl	80014ca <q16_add_sat>
 80016d8:	6378      	str	r0, [r7, #52]	@ 0x34

	q16_t e_a = q16_sub_sat(v_alpha_q16, sub_a);
 80016da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80016dc:	68b8      	ldr	r0, [r7, #8]
 80016de:	f7ff ff23 	bl	8001528 <q16_sub_sat>
 80016e2:	6338      	str	r0, [r7, #48]	@ 0x30
	q16_t e_b = q16_sub_sat(v_beta_q16, sub_b);
 80016e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ff1e 	bl	8001528 <q16_sub_sat>
 80016ec:	62f8      	str	r0, [r7, #44]	@ 0x2c

	o->e_alpha_q16 = e_a;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	o->e_beta_q16 = e_b;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016f8:	641a      	str	r2, [r3, #64]	@ 0x40

	q16_t s, c;
	sincos_q16(o->theta_q16, &s, &c);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f107 0210 	add.w	r2, r7, #16
 8001702:	f107 0114 	add.w	r1, r7, #20
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fa32 	bl	8000b70 <sincos_q16>
	q16_t e_q1 = q16_mul(e_a, -s);
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	425b      	negs	r3, r3
 8001710:	4619      	mov	r1, r3
 8001712:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001714:	f7ff fe04 	bl	8001320 <q16_mul>
 8001718:	62b8      	str	r0, [r7, #40]	@ 0x28
	q16_t e_q2 = q16_mul(e_b, c);
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4619      	mov	r1, r3
 800171e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001720:	f7ff fdfe 	bl	8001320 <q16_mul>
 8001724:	6278      	str	r0, [r7, #36]	@ 0x24
	q16_t eps = q16_add_sat(e_q1, e_q2);
 8001726:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800172a:	f7ff fece 	bl	80014ca <q16_add_sat>
 800172e:	6238      	str	r0, [r7, #32]

	o->integ_q16 = q16_add_sat(o->integ_q16, q16_mul(o->ki_q16, eps));
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	695c      	ldr	r4, [r3, #20]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	6a39      	ldr	r1, [r7, #32]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fdf0 	bl	8001320 <q16_mul>
 8001740:	4603      	mov	r3, r0
 8001742:	4619      	mov	r1, r3
 8001744:	4620      	mov	r0, r4
 8001746:	f7ff fec0 	bl	80014ca <q16_add_sat>
 800174a:	4602      	mov	r2, r0
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	615a      	str	r2, [r3, #20]
	if (o->integ_q16 > o->integ_max_q16)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001758:	429a      	cmp	r2, r3
 800175a:	dd03      	ble.n	8001764 <BEMF_PLL_Step+0x194>
		o->integ_q16 = o->integ_max_q16;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	615a      	str	r2, [r3, #20]
	if (o->integ_q16 < o->integ_min_q16)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	695a      	ldr	r2, [r3, #20]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176c:	429a      	cmp	r2, r3
 800176e:	da03      	bge.n	8001778 <BEMF_PLL_Step+0x1a8>
		o->integ_q16 = o->integ_min_q16;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	615a      	str	r2, [r3, #20]

	q16_t prop = q16_mul(o->kp_q16, eps);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	6a39      	ldr	r1, [r7, #32]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fdce 	bl	8001320 <q16_mul>
 8001784:	61f8      	str	r0, [r7, #28]
	q16_t domega = q16_add_sat(prop, o->integ_q16);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	4619      	mov	r1, r3
 800178c:	69f8      	ldr	r0, [r7, #28]
 800178e:	f7ff fe9c 	bl	80014ca <q16_add_sat>
 8001792:	61b8      	str	r0, [r7, #24]
	o->omega_q16 = q16_add_sat(o->omega_q16, domega);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	69b9      	ldr	r1, [r7, #24]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fe95 	bl	80014ca <q16_add_sat>
 80017a0:	4602      	mov	r2, r0
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	605a      	str	r2, [r3, #4]

	if (o->omega_q16 > o->omega_max_q16)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ae:	429a      	cmp	r2, r3
 80017b0:	dd03      	ble.n	80017ba <BEMF_PLL_Step+0x1ea>
		o->omega_q16 = o->omega_max_q16;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	605a      	str	r2, [r3, #4]
}
 80017ba:	bf00      	nop
 80017bc:	3764      	adds	r7, #100	@ 0x64
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd90      	pop	{r4, r7, pc}

080017c2 <ENC_Init>:

#include "encoder.h"

// ---- 初期化 ----
void ENC_Init(Encoder_t *enc, q16_t step_q16, q16_t min_q16, q16_t max_q16)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b085      	sub	sp, #20
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	603b      	str	r3, [r7, #0]
    enc->a = 0;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
    enc->b = 0;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2200      	movs	r2, #0
 80017da:	705a      	strb	r2, [r3, #1]
    enc->prev_state = 0;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2200      	movs	r2, #0
 80017e0:	709a      	strb	r2, [r3, #2]
    enc->counter = 0;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2200      	movs	r2, #0
 80017e6:	605a      	str	r2, [r3, #4]
    enc->filt_counter = 0;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
    enc->step_q16 = step_q16;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	60da      	str	r2, [r3, #12]
    enc->min_q16 = min_q16;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	611a      	str	r2, [r3, #16]
    enc->max_q16 = max_q16;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	615a      	str	r2, [r3, #20]
    enc->current_q16 = 0;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
}
 8001806:	bf00      	nop
 8001808:	3714      	adds	r7, #20
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <ENC_Scan>:

// ---- A/B入力から回転方向を算出する ----
// 呼び出し周期: 約1〜2ms（タイマ割り込み内）
void ENC_Scan(Encoder_t *enc, const uint8_t encoder_data)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	70fb      	strb	r3, [r7, #3]
	static uint8_t buff0 = 0, buff1 = 0, buff2 = 0;
    uint8_t prev = (buff2 & 1);
 8001820:	4b23      	ldr	r3, [pc, #140]	@ (80018b0 <ENC_Scan+0x9c>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	f003 0301 	and.w	r3, r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]

    buff0 = encoder_data;
 800182a:	4a22      	ldr	r2, [pc, #136]	@ (80018b4 <ENC_Scan+0xa0>)
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	7013      	strb	r3, [r2, #0]
    buff2 &= (buff1 | buff0);
 8001830:	4b21      	ldr	r3, [pc, #132]	@ (80018b8 <ENC_Scan+0xa4>)
 8001832:	781a      	ldrb	r2, [r3, #0]
 8001834:	4b1f      	ldr	r3, [pc, #124]	@ (80018b4 <ENC_Scan+0xa0>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4313      	orrs	r3, r2
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <ENC_Scan+0x9c>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	4013      	ands	r3, r2
 8001842:	b2da      	uxtb	r2, r3
 8001844:	4b1a      	ldr	r3, [pc, #104]	@ (80018b0 <ENC_Scan+0x9c>)
 8001846:	701a      	strb	r2, [r3, #0]
    buff2 |= (buff1 & buff0);
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <ENC_Scan+0xa4>)
 800184a:	781a      	ldrb	r2, [r3, #0]
 800184c:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <ENC_Scan+0xa0>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4013      	ands	r3, r2
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b16      	ldr	r3, [pc, #88]	@ (80018b0 <ENC_Scan+0x9c>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4313      	orrs	r3, r2
 800185a:	b2da      	uxtb	r2, r3
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <ENC_Scan+0x9c>)
 800185e:	701a      	strb	r2, [r3, #0]
    buff1 = buff0;
 8001860:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <ENC_Scan+0xa0>)
 8001862:	781a      	ldrb	r2, [r3, #0]
 8001864:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <ENC_Scan+0xa4>)
 8001866:	701a      	strb	r2, [r3, #0]


    if(prev != (buff2 & 1))
 8001868:	7bfa      	ldrb	r2, [r7, #15]
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <ENC_Scan+0x9c>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	429a      	cmp	r2, r3
 8001874:	d016      	beq.n	80018a4 <ENC_Scan+0x90>
    {
    	if((buff2 & 1) != 0)
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <ENC_Scan+0x9c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	d010      	beq.n	80018a4 <ENC_Scan+0x90>
    	{
    		if((buff2 & 2) == 0)
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <ENC_Scan+0x9c>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d105      	bne.n	800189a <ENC_Scan+0x86>
    		{
    			enc->counter++;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	605a      	str	r2, [r3, #4]
    		{
    			enc->counter--;
    		}
    	}
    }
}
 8001898:	e004      	b.n	80018a4 <ENC_Scan+0x90>
    			enc->counter--;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	1e5a      	subs	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	605a      	str	r2, [r3, #4]
}
 80018a4:	bf00      	nop
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	200000f0 	.word	0x200000f0
 80018b4:	200000f1 	.word	0x200000f1
 80018b8:	200000f2 	.word	0x200000f2

080018bc <ENC_Update>:

// ---- カウント値からq16出力へ更新 ----
void ENC_Update(Encoder_t *enc)
{
 80018bc:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80018c0:	b087      	sub	sp, #28
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
    // LPFで滑らかにする（フィルタ係数 α=1/8 固定）
    int32_t diff = enc->counter - enc->filt_counter;
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	6848      	ldr	r0, [r1, #4]
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	6889      	ldr	r1, [r1, #8]
 80018ce:	1a41      	subs	r1, r0, r1
 80018d0:	6139      	str	r1, [r7, #16]
    enc->filt_counter += diff >> 3;
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	6888      	ldr	r0, [r1, #8]
 80018d6:	6939      	ldr	r1, [r7, #16]
 80018d8:	10c9      	asrs	r1, r1, #3
 80018da:	4408      	add	r0, r1
 80018dc:	6879      	ldr	r1, [r7, #4]
 80018de:	6088      	str	r0, [r1, #8]

    // q16正規化：1クリックあたり step_q16 増減
    int64_t tmp = (int64_t)enc->filt_counter * (int64_t)enc->step_q16;
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	6889      	ldr	r1, [r1, #8]
 80018e4:	17c8      	asrs	r0, r1, #31
 80018e6:	4688      	mov	r8, r1
 80018e8:	4681      	mov	r9, r0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	68c9      	ldr	r1, [r1, #12]
 80018ee:	17c8      	asrs	r0, r1, #31
 80018f0:	460c      	mov	r4, r1
 80018f2:	4605      	mov	r5, r0
 80018f4:	fb04 f009 	mul.w	r0, r4, r9
 80018f8:	fb08 f105 	mul.w	r1, r8, r5
 80018fc:	4401      	add	r1, r0
 80018fe:	fba8 2304 	umull	r2, r3, r8, r4
 8001902:	4419      	add	r1, r3
 8001904:	460b      	mov	r3, r1
 8001906:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800190a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    q16_t q16_val = (int32_t)tmp;
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	617b      	str	r3, [r7, #20]

    if (q16_val > enc->max_q16) q16_val = enc->max_q16;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	429a      	cmp	r2, r3
 800191a:	dd02      	ble.n	8001922 <ENC_Update+0x66>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	617b      	str	r3, [r7, #20]
    if (q16_val < enc->min_q16) q16_val = enc->min_q16;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	429a      	cmp	r2, r3
 800192a:	da02      	bge.n	8001932 <ENC_Update+0x76>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	617b      	str	r3, [r7, #20]

    enc->current_q16 = q16_val;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	619a      	str	r2, [r3, #24]
}
 8001938:	bf00      	nop
 800193a:	371c      	adds	r7, #28
 800193c:	46bd      	mov	sp, r7
 800193e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001942:	4770      	bx	lr

08001944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	db0b      	blt.n	800196e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	f003 021f 	and.w	r2, r3, #31
 800195c:	4907      	ldr	r1, [pc, #28]	@ (800197c <__NVIC_EnableIRQ+0x38>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	095b      	lsrs	r3, r3, #5
 8001964:	2001      	movs	r0, #1
 8001966:	fa00 f202 	lsl.w	r2, r0, r2
 800196a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000e100 	.word	0xe000e100

08001980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	6039      	str	r1, [r7, #0]
 800198a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001990:	2b00      	cmp	r3, #0
 8001992:	db0a      	blt.n	80019aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	b2da      	uxtb	r2, r3
 8001998:	490c      	ldr	r1, [pc, #48]	@ (80019cc <__NVIC_SetPriority+0x4c>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	0112      	lsls	r2, r2, #4
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	440b      	add	r3, r1
 80019a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a8:	e00a      	b.n	80019c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	4908      	ldr	r1, [pc, #32]	@ (80019d0 <__NVIC_SetPriority+0x50>)
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	3b04      	subs	r3, #4
 80019b8:	0112      	lsls	r2, r2, #4
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	440b      	add	r3, r1
 80019be:	761a      	strb	r2, [r3, #24]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	e000e100 	.word	0xe000e100
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <FW_InitClocksAndGPIO>:

volatile uint8_t count_flag = 0;
Encoder_t s_enc;

void FW_InitClocksAndGPIO(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	FW_InitClock();
 80019d8:	f000 f81a 	bl	8001a10 <FW_InitClock>
	FW_InitGPIO();
 80019dc:	f000 f894 	bl	8001b08 <FW_InitGPIO>

	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_ADC1EN;
 80019e0:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 80019e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e4:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 80019e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	4a05      	ldr	r2, [pc, #20]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 80019f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019fa:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM3EN | RCC_APB1ENR_TIM7EN;
 80019fc:	4b03      	ldr	r3, [pc, #12]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 80019fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a00:	4a02      	ldr	r2, [pc, #8]	@ (8001a0c <FW_InitClocksAndGPIO+0x38>)
 8001a02:	f043 0323 	orr.w	r3, r3, #35	@ 0x23
 8001a06:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40023800 	.word	0x40023800

08001a10 <FW_InitClock>:

void FW_InitClock(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON;
 8001a16:	4b3b      	ldr	r3, [pc, #236]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a20:	6013      	str	r3, [r2, #0]
	while((RCC->CR) & RCC_CR_HSERDY)
 8001a22:	bf00      	nop
 8001a24:	4b37      	ldr	r3, [pc, #220]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f9      	bne.n	8001a24 <FW_InitClock+0x14>
	{
		/* 何もしない */
	}

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC;
 8001a30:	4b34      	ldr	r3, [pc, #208]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	4a33      	ldr	r2, [pc, #204]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a36:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a3a:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= (~(63 << RCC_PLLCFGR_PLLM_Pos));
 8001a3c:	4b31      	ldr	r3, [pc, #196]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	4a30      	ldr	r2, [pc, #192]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a42:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a46:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (12 << RCC_PLLCFGR_PLLM_Pos);
 8001a48:	4b2e      	ldr	r3, [pc, #184]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a4e:	f043 030c 	orr.w	r3, r3, #12
 8001a52:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= (~(511 << RCC_PLLCFGR_PLLN_Pos));
 8001a54:	4b2b      	ldr	r3, [pc, #172]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	4a2a      	ldr	r2, [pc, #168]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a5a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a62:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (168 << RCC_PLLCFGR_PLLN_Pos);
 8001a64:	4b27      	ldr	r3, [pc, #156]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	4a26      	ldr	r2, [pc, #152]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a6a:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8001a6e:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= (3 << RCC_PLLCFGR_PLLP_Pos);
 8001a70:	4b24      	ldr	r3, [pc, #144]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	4a23      	ldr	r2, [pc, #140]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a7a:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (0 << RCC_PLLCFGR_PLLP_Pos);
 8001a7c:	4b21      	ldr	r3, [pc, #132]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a7e:	4a21      	ldr	r2, [pc, #132]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= (~(15 << RCC_PLLCFGR_PLLQ_Pos));
 8001a84:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	4a1e      	ldr	r2, [pc, #120]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a8a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001a8e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (7 << RCC_PLLCFGR_PLLQ_Pos);
 8001a90:	4b1c      	ldr	r3, [pc, #112]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	4a1b      	ldr	r2, [pc, #108]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a96:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001a9a:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= (5 << RCC_CFGR_PPRE1_Pos);	/* 4分周 */
 8001a9c:	4b19      	ldr	r3, [pc, #100]	@ (8001b04 <FW_InitClock+0xf4>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	4a18      	ldr	r2, [pc, #96]	@ (8001b04 <FW_InitClock+0xf4>)
 8001aa2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8001aa6:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (4 << RCC_CFGR_PPRE2_Pos);	/* 2分周 */
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <FW_InitClock+0xf4>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	4a15      	ldr	r2, [pc, #84]	@ (8001b04 <FW_InitClock+0xf4>)
 8001aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ab2:	6093      	str	r3, [r2, #8]

	RCC->CR |= RCC_CR_PLLON;
 8001ab4:	4b13      	ldr	r3, [pc, #76]	@ (8001b04 <FW_InitClock+0xf4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a12      	ldr	r2, [pc, #72]	@ (8001b04 <FW_InitClock+0xf4>)
 8001aba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001abe:	6013      	str	r3, [r2, #0]
	while((RCC->CR) & RCC_CR_PLLRDY)
 8001ac0:	bf00      	nop
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <FW_InitClock+0xf4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f9      	bne.n	8001ac2 <FW_InitClock+0xb2>
	{
		/* 何もしない */
	}

	uint32_t tmp = (RCC->CFGR);
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <FW_InitClock+0xf4>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	607b      	str	r3, [r7, #4]
	tmp &= (~(RCC_CFGR_SW_Msk));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f023 0303 	bic.w	r3, r3, #3
 8001ada:	607b      	str	r3, [r7, #4]
	tmp |= (RCC_CFGR_SW_PLL);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f043 0302 	orr.w	r3, r3, #2
 8001ae2:	607b      	str	r3, [r7, #4]
	RCC->CFGR = tmp;
 8001ae4:	4a07      	ldr	r2, [pc, #28]	@ (8001b04 <FW_InitClock+0xf4>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6093      	str	r3, [r2, #8]
	while(((RCC->CFGR) & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL)
 8001aea:	bf00      	nop
 8001aec:	4b05      	ldr	r3, [pc, #20]	@ (8001b04 <FW_InitClock+0xf4>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 030c 	and.w	r3, r3, #12
 8001af4:	2b08      	cmp	r3, #8
 8001af6:	d0f9      	beq.n	8001aec <FW_InitClock+0xdc>
	{
		/* 何もしない */
	}

	SystemCoreClockUpdate();
 8001af8:	f7fe fd46 	bl	8000588 <SystemCoreClockUpdate>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800

08001b08 <FW_InitGPIO>:

void FW_InitGPIO(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN |
 8001b0c:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <FW_InitGPIO+0x5c>)
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b10:	4a14      	ldr	r2, [pc, #80]	@ (8001b64 <FW_InitGPIO+0x5c>)
 8001b12:	f043 030b 	orr.w	r3, r3, #11
 8001b16:	6313      	str	r3, [r2, #48]	@ 0x30
			RCC_AHB1ENR_GPIODEN);

	GPIOA->MODER = 0x282Affff;
 8001b18:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <FW_InitGPIO+0x60>)
 8001b1a:	4a14      	ldr	r2, [pc, #80]	@ (8001b6c <FW_InitGPIO+0x64>)
 8001b1c:	601a      	str	r2, [r3, #0]
	GPIOA->OSPEEDR = 0x0C3F0000;
 8001b1e:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <FW_InitGPIO+0x60>)
 8001b20:	4a13      	ldr	r2, [pc, #76]	@ (8001b70 <FW_InitGPIO+0x68>)
 8001b22:	609a      	str	r2, [r3, #8]
	GPIOA->AFR[0] = 0x00000000;
 8001b24:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <FW_InitGPIO+0x60>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[1] = 0x00000111;
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <FW_InitGPIO+0x60>)
 8001b2c:	f240 1211 	movw	r2, #273	@ 0x111
 8001b30:	625a      	str	r2, [r3, #36]	@ 0x24

	GPIOB->MODER = 0xA800A003;
 8001b32:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <FW_InitGPIO+0x6c>)
 8001b34:	4a10      	ldr	r2, [pc, #64]	@ (8001b78 <FW_InitGPIO+0x70>)
 8001b36:	601a      	str	r2, [r3, #0]
	GPIOB->OSPEEDR = 0xFC003000;
 8001b38:	4b0e      	ldr	r3, [pc, #56]	@ (8001b74 <FW_InitGPIO+0x6c>)
 8001b3a:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <FW_InitGPIO+0x74>)
 8001b3c:	609a      	str	r2, [r3, #8]
	GPIOB->AFR[0] = 0x77000000;
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <FW_InitGPIO+0x6c>)
 8001b40:	f04f 42ee 	mov.w	r2, #1996488704	@ 0x77000000
 8001b44:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[1] = 0x11100000;
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <FW_InitGPIO+0x6c>)
 8001b48:	4a0d      	ldr	r2, [pc, #52]	@ (8001b80 <FW_InitGPIO+0x78>)
 8001b4a:	625a      	str	r2, [r3, #36]	@ 0x24

	GPIOD->MODER = 0x00000010;
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <FW_InitGPIO+0x7c>)
 8001b4e:	2210      	movs	r2, #16
 8001b50:	601a      	str	r2, [r3, #0]
	GPIOD->OSPEEDR = 0x00000000;
 8001b52:	4b0c      	ldr	r3, [pc, #48]	@ (8001b84 <FW_InitGPIO+0x7c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	282affff 	.word	0x282affff
 8001b70:	0c3f0000 	.word	0x0c3f0000
 8001b74:	40020400 	.word	0x40020400
 8001b78:	a800a003 	.word	0xa800a003
 8001b7c:	fc003000 	.word	0xfc003000
 8001b80:	11100000 	.word	0x11100000
 8001b84:	40020c00 	.word	0x40020c00

08001b88 <FW_TIM1_InitPWM>:

void FW_TIM1_InitPWM(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	TIM1->PSC = 0;
 8001b8c:	4b48      	ldr	r3, [pc, #288]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM1->ARR = TIM1_ARR;
 8001b92:	4b47      	ldr	r3, [pc, #284]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001b94:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001b98:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM1->CR1 &= ~TIM_CR1_DIR;
 8001b9a:	4b45      	ldr	r3, [pc, #276]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a44      	ldr	r2, [pc, #272]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001ba0:	f023 0310 	bic.w	r3, r3, #16
 8001ba4:	6013      	str	r3, [r2, #0]
	TIM1->CR1 &= ~TIM_CR1_CMS;
 8001ba6:	4b42      	ldr	r3, [pc, #264]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a41      	ldr	r2, [pc, #260]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bac:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001bb0:	6013      	str	r3, [r2, #0]
	TIM1->CR1 |= (1 << TIM_CR1_CMS_Pos); /* center-aligned mode 1 */
 8001bb2:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a3e      	ldr	r2, [pc, #248]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bb8:	f043 0320 	orr.w	r3, r3, #32
 8001bbc:	6013      	str	r3, [r2, #0]
	TIM1->CR1 |= TIM_CR1_ARPE;
 8001bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a3b      	ldr	r2, [pc, #236]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bc8:	6013      	str	r3, [r2, #0]

	/* 出力比較: CH1..3 = PWM1 + preload */
	TIM1->CCMR1 = 0;
 8001bca:	4b39      	ldr	r3, [pc, #228]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
	TIM1->CCMR1 |= (6<<TIM_CCMR1_OC1M_Pos)|TIM_CCMR1_OC1PE;
 8001bd0:	4b37      	ldr	r3, [pc, #220]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a36      	ldr	r2, [pc, #216]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bd6:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8001bda:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= (6<<TIM_CCMR1_OC2M_Pos)|TIM_CCMR1_OC2PE;
 8001bdc:	4b34      	ldr	r3, [pc, #208]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	4a33      	ldr	r2, [pc, #204]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001be2:	f443 43d0 	orr.w	r3, r3, #26624	@ 0x6800
 8001be6:	6193      	str	r3, [r2, #24]
	TIM1->CCMR2 = 0;
 8001be8:	4b31      	ldr	r3, [pc, #196]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= (6<<TIM_CCMR2_OC3M_Pos)|TIM_CCMR2_OC3PE;
 8001bee:	4b30      	ldr	r3, [pc, #192]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a2f      	ldr	r2, [pc, #188]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bf4:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8001bf8:	61d3      	str	r3, [r2, #28]

	/* CH4 は内部トリガ用 (OC4REF)。ピン出力は使わない＝CC4Eは後で0のまま。 */
	/* ここでは強制アクティブ + preload で基準パルスを作る例 */
	TIM1->CCMR2 |= (7<<TIM_CCMR2_OC4M_Pos)|TIM_CCMR2_OC4PE;
 8001bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c00:	f443 43f0 	orr.w	r3, r3, #30720	@ 0x7800
 8001c04:	61d3      	str	r3, [r2, #28]

	/* デューティ初期値（50%で開始推奨） */
	TIM1->CCR1 = TIM1_ARR/2;
 8001c06:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c08:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001c0c:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = TIM1_ARR/2;
 8001c0e:	4b28      	ldr	r3, [pc, #160]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c10:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001c14:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = TIM1_ARR/2;
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c18:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* --- CCER: メイン＋コンプリメンタリを両方有効化 --- */
	/* 極性はまず非反転（H=ON）で開始。必要なら後述の「極性」参照。 */
	TIM1->CCER = 0;
 8001c1e:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	621a      	str	r2, [r3, #32]
	TIM1->CCER |= TIM_CCER_CC1E | TIM_CCER_CC1NE;  // CH1/CH1N
 8001c24:	4b22      	ldr	r3, [pc, #136]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	4a21      	ldr	r2, [pc, #132]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c2a:	f043 0305 	orr.w	r3, r3, #5
 8001c2e:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC2E | TIM_CCER_CC2NE;  // CH2/CH2N
 8001c30:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c36:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001c3a:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE;  // CH3/CH3N
 8001c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4a1b      	ldr	r2, [pc, #108]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c42:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001c46:	6213      	str	r3, [r2, #32]
	/* CH4ピンは無効のまま（OC4REFは内部利用） */
	/* 極性：アクティブロー（論理0=ON）に設定する */
	TIM1->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP
 8001c48:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a18      	ldr	r2, [pc, #96]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c4e:	f443 632a 	orr.w	r3, r3, #2720	@ 0xaa0
 8001c52:	f043 030a 	orr.w	r3, r3, #10
 8001c56:	6213      	str	r3, [r2, #32]
			|  TIM_CCER_CC2P | TIM_CCER_CC2NP
			|  TIM_CCER_CC3P | TIM_CCER_CC3NP);
	/* 停止時のアイドル出力も LOW=OFF へ統一（OISx=0/OISxN=0） */
	TIM1->CR2 &= ~(TIM_CR2_OIS1|TIM_CR2_OIS1N|TIM_CR2_OIS2|TIM_CR2_OIS2N|TIM_CR2_OIS3|TIM_CR2_OIS3N);
 8001c58:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	4a14      	ldr	r2, [pc, #80]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c5e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001c62:	6053      	str	r3, [r2, #4]

	/* --- TRGO: OC4REF を外部へ（TIM3ブリッジ・ADC用） --- */
	TIM1->CR2 &= ~TIM_CR2_MMS;
 8001c64:	4b12      	ldr	r3, [pc, #72]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4a11      	ldr	r2, [pc, #68]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c6e:	6053      	str	r3, [r2, #4]
	TIM1->CR2 |=  (7<<TIM_CR2_MMS_Pos);  /* TRGO = OC4REF */
 8001c70:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	4a0e      	ldr	r2, [pc, #56]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c76:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001c7a:	6053      	str	r3, [r2, #4]

	TIM1->BDTR = 0;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	@ 0x44
	TIM1->BDTR |= (DTG_TICKS << TIM_BDTR_DTG_Pos);
 8001c82:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c88:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 8001c8c:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM1->BDTR |= TIM_BDTR_OSSR | TIM_BDTR_OSSI;   /* ★強く推奨（停止/ブレークでOISレベルを適用）*/
 8001c8e:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c92:	4a07      	ldr	r2, [pc, #28]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c94:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001c98:	6453      	str	r3, [r2, #68]	@ 0x44

	TIM1->BDTR |= TIM_BDTR_MOE;
 8001c9a:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <FW_TIM1_InitPWM+0x128>)
 8001ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ca4:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	40010000 	.word	0x40010000

08001cb4 <FW_TIM2_Init>:

void FW_TIM2_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	TIM2->PSC = 8 - 1;
 8001cb8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 1000 - 1;
 8001cc0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cc4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->DIER = 0x00000001;
 8001cca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cce:	2201      	movs	r2, #1
 8001cd0:	60da      	str	r2, [r3, #12]

	NVIC_SetPriority(TIM2_IRQn, 0);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	201c      	movs	r0, #28
 8001cd6:	f7ff fe53 	bl	8001980 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8001cda:	201c      	movs	r0, #28
 8001cdc:	f7ff fe32 	bl	8001944 <__NVIC_EnableIRQ>
}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <FW_TIM3_InitBridge>:

void FW_TIM3_InitBridge(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
	/* TIM1: TRGO=OC4REF（firmware内のInjected初期化で設定）*/
	TIM3->PSC = 0;
 8001ce8:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 1;
 8001cee:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM3->SMCR &= ~(TIM_SMCR_TS | TIM_SMCR_SMS);
 8001cf4:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001cfa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001cfe:	6093      	str	r3, [r2, #8]
	TIM3->SMCR |= (0 << TIM_SMCR_TS_Pos); /*TS = ITR0 (多くのF4で TIM1)*/
 8001d00:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d02:	4a10      	ldr	r2, [pc, #64]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	6093      	str	r3, [r2, #8]
	TIM3->SMCR |= (6 << TIM_SMCR_SMS_Pos); /*Trigger mode: TRGI↑でUG*/
 8001d08:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d0e:	f043 0306 	orr.w	r3, r3, #6
 8001d12:	6093      	str	r3, [r2, #8]

	TIM3->CR2 &= ~TIM_CR2_MMS;
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d1e:	6053      	str	r3, [r2, #4]
	TIM3->CR2 |= (2 << TIM_CR2_MMS_Pos); /* TRGO=Update*/
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d26:	f043 0320 	orr.w	r3, r3, #32
 8001d2a:	6053      	str	r3, [r2, #4]

	TIM3->EGR |= TIM_EGR_UG;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <FW_TIM3_InitBridge+0x60>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6153      	str	r3, [r2, #20]
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40000400 	.word	0x40000400

08001d48 <FW_TIM7_Init>:

void FW_TIM7_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	ENC_Init(&s_enc, ENC_STEP_Q16, ENC_MIN_Q16, ENC_MAX_Q16);
 8001d4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d50:	4a0c      	ldr	r2, [pc, #48]	@ (8001d84 <FW_TIM7_Init+0x3c>)
 8001d52:	f640 41cd 	movw	r1, #3277	@ 0xccd
 8001d56:	480c      	ldr	r0, [pc, #48]	@ (8001d88 <FW_TIM7_Init+0x40>)
 8001d58:	f7ff fd33 	bl	80017c2 <ENC_Init>

	TIM7->PSC = 420 - 1;
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <FW_TIM7_Init+0x44>)
 8001d5e:	f240 12a3 	movw	r2, #419	@ 0x1a3
 8001d62:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM7->ARR = 1000 - 1;
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <FW_TIM7_Init+0x44>)
 8001d66:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d6a:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM7->DIER = 0x00000001;
 8001d6c:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <FW_TIM7_Init+0x44>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	60da      	str	r2, [r3, #12]

	NVIC_SetPriority(TIM7_IRQn, 0);
 8001d72:	2100      	movs	r1, #0
 8001d74:	2037      	movs	r0, #55	@ 0x37
 8001d76:	f7ff fe03 	bl	8001980 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 8001d7a:	2037      	movs	r0, #55	@ 0x37
 8001d7c:	f7ff fde2 	bl	8001944 <__NVIC_EnableIRQ>
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	ffff0000 	.word	0xffff0000
 8001d88:	20000100 	.word	0x20000100
 8001d8c:	40001400 	.word	0x40001400

08001d90 <FW_StartAll>:
	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
	DMA2_Stream0->CR |= DMA_SxCR_EN;
}

void FW_StartAll(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
	TIM1->EGR |= TIM_EGR_UG;
 8001d94:	4b16      	ldr	r3, [pc, #88]	@ (8001df0 <FW_StartAll+0x60>)
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	4a15      	ldr	r2, [pc, #84]	@ (8001df0 <FW_StartAll+0x60>)
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	6153      	str	r3, [r2, #20]
	TIM1->CR1 |= TIM_CR1_CEN;
 8001da0:	4b13      	ldr	r3, [pc, #76]	@ (8001df0 <FW_StartAll+0x60>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <FW_StartAll+0x60>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6013      	str	r3, [r2, #0]

	TIM2->CR1 |= TIM_CR1_CEN;
 8001dac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6013      	str	r3, [r2, #0]

	TIM3->EGR |= TIM_EGR_UG;
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <FW_StartAll+0x64>)
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8001df4 <FW_StartAll+0x64>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= TIM_CR1_CEN;
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001df4 <FW_StartAll+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a09      	ldr	r2, [pc, #36]	@ (8001df4 <FW_StartAll+0x64>)
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	6013      	str	r3, [r2, #0]

	TIM7->CR1 |= TIM_CR1_CEN;
 8001dd4:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <FW_StartAll+0x68>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a07      	ldr	r2, [pc, #28]	@ (8001df8 <FW_StartAll+0x68>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	6013      	str	r3, [r2, #0]
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001de0:	b662      	cpsie	i
}
 8001de2:	bf00      	nop

	__enable_irq();
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40010000 	.word	0x40010000
 8001df4:	40000400 	.word	0x40000400
 8001df8:	40001400 	.word	0x40001400

08001dfc <FW_SetPWMDuties>:

void FW_SetPWMDuties(uint16_t ccr1, uint16_t ccr2, uint16_t ccr3)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
 8001e06:	460b      	mov	r3, r1
 8001e08:	80bb      	strh	r3, [r7, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	807b      	strh	r3, [r7, #2]
	TIM1->CCR1 = ccr1;
 8001e0e:	4a07      	ldr	r2, [pc, #28]	@ (8001e2c <FW_SetPWMDuties+0x30>)
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	6353      	str	r3, [r2, #52]	@ 0x34
	TIM1->CCR2 = ccr2;
 8001e14:	4a05      	ldr	r2, [pc, #20]	@ (8001e2c <FW_SetPWMDuties+0x30>)
 8001e16:	88bb      	ldrh	r3, [r7, #4]
 8001e18:	6393      	str	r3, [r2, #56]	@ 0x38
	TIM1->CCR3 = ccr3;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <FW_SetPWMDuties+0x30>)
 8001e1c:	887b      	ldrh	r3, [r7, #2]
 8001e1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	40010000 	.word	0x40010000

08001e30 <FW_SetSampleMarker>:

void FW_SetSampleMarker(uint16_t ccr4)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	80fb      	strh	r3, [r7, #6]
	TIM1->CCR4 = ccr4;
 8001e3a:	4a04      	ldr	r2, [pc, #16]	@ (8001e4c <FW_SetSampleMarker+0x1c>)
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	40010000 	.word	0x40010000

08001e50 <DMA2_Stream0_IRQHandler>:


/* ===== 割り込み ===== */
void DMA2_Stream0_IRQHandler(void);
void DMA2_Stream0_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
	ADC1->SR &= ~ADC_SR_EOC;
 8001e56:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <DMA2_Stream0_IRQHandler+0x64>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a16      	ldr	r2, [pc, #88]	@ (8001eb4 <DMA2_Stream0_IRQHandler+0x64>)
 8001e5c:	f023 0302 	bic.w	r3, r3, #2
 8001e60:	6013      	str	r3, [r2, #0]
	ADC1->SR &= ~ADC_SR_STRT;
 8001e62:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <DMA2_Stream0_IRQHandler+0x64>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a13      	ldr	r2, [pc, #76]	@ (8001eb4 <DMA2_Stream0_IRQHandler+0x64>)
 8001e68:	f023 0310 	bic.w	r3, r3, #16
 8001e6c:	6013      	str	r3, [r2, #0]

	uint16_t buff[2] = {0, 0};
 8001e6e:	2300      	movs	r3, #0
 8001e70:	80bb      	strh	r3, [r7, #4]
 8001e72:	2300      	movs	r3, #0
 8001e74:	80fb      	strh	r3, [r7, #6]

	DMA2->LIFCR = DMA_LIFCR_CTCIF0;
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <DMA2_Stream0_IRQHandler+0x68>)
 8001e78:	2220      	movs	r2, #32
 8001e7a:	609a      	str	r2, [r3, #8]

	buff[0] = s_AdcBuf[0];
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <DMA2_Stream0_IRQHandler+0x6c>)
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	80bb      	strh	r3, [r7, #4]
	buff[1] = s_AdcBuf[1];
 8001e84:	4b0d      	ldr	r3, [pc, #52]	@ (8001ebc <DMA2_Stream0_IRQHandler+0x6c>)
 8001e86:	885b      	ldrh	r3, [r3, #2]
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	80fb      	strh	r3, [r7, #6]

	APP_OnVoltage(&buff[0]);
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f880 	bl	8000f94 <APP_OnVoltage>
	APP_OnCurrents(s_AdcBuf[2], s_AdcBuf[3], s_AdcBuf[4]);
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <DMA2_Stream0_IRQHandler+0x6c>)
 8001e96:	889b      	ldrh	r3, [r3, #4]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	4a08      	ldr	r2, [pc, #32]	@ (8001ebc <DMA2_Stream0_IRQHandler+0x6c>)
 8001e9c:	88d2      	ldrh	r2, [r2, #6]
 8001e9e:	b291      	uxth	r1, r2
 8001ea0:	4a06      	ldr	r2, [pc, #24]	@ (8001ebc <DMA2_Stream0_IRQHandler+0x6c>)
 8001ea2:	8912      	ldrh	r2, [r2, #8]
 8001ea4:	b292      	uxth	r2, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f836 	bl	8000f18 <APP_OnCurrents>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40012000 	.word	0x40012000
 8001eb8:	40026400 	.word	0x40026400
 8001ebc:	200000f4 	.word	0x200000f4

08001ec0 <ADC_IRQHandler>:

void ADC_IRQHandler(void);
void ADC_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
	if (ADC1->SR & ADC_SR_JEOC)
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d01f      	beq.n	8001f12 <ADC_IRQHandler+0x52>
	{
		uint16_t v[ADC_INJBUF_LEN] = {(uint16_t)ADC1->JDR1, (uint16_t)ADC1->JDR2, (uint16_t)ADC1->JDR3, (uint16_t)ADC1->JDR4};
 8001ed2:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	803b      	strh	r3, [r7, #0]
 8001eda:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	807b      	strh	r3, [r7, #2]
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	80bb      	strh	r3, [r7, #4]
 8001eea:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	80fb      	strh	r3, [r7, #6]

		APP_OnVphase(v);
 8001ef2:	463b      	mov	r3, r7
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff f831 	bl	8000f5c <APP_OnVphase>

		ADC1->SR &= ~ADC_SR_JEOC;
 8001efa:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a07      	ldr	r2, [pc, #28]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001f00:	f023 0304 	bic.w	r3, r3, #4
 8001f04:	6013      	str	r3, [r2, #0]
		ADC1->SR &= ~ADC_SR_JSTRT;
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a04      	ldr	r2, [pc, #16]	@ (8001f1c <ADC_IRQHandler+0x5c>)
 8001f0c:	f023 0308 	bic.w	r3, r3, #8
 8001f10:	6013      	str	r3, [r2, #0]
	}
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40012000 	.word	0x40012000

08001f20 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void);
void TIM2_IRQHandler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
	TIM2->SR = 0x00000000;
 8001f24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]

	count_flag = 1;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	@ (8001f3c <TIM2_IRQHandler+0x1c>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]
}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	200000fe 	.word	0x200000fe

08001f40 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void);
void TIM7_IRQHandler(void) /* 1〜2ms周期で呼ばれるタイマ割り込み */
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	TIM7->SR = 0x00000000;
 8001f44:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <TIM7_IRQHandler+0x24>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	611a      	str	r2, [r3, #16]

    ENC_Scan(&s_enc, ((uint8_t)((GPIOB->IDR & ((uint16_t)0x300)) >> 8)));
 8001f4a:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <TIM7_IRQHandler+0x28>)
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	0a1b      	lsrs	r3, r3, #8
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4804      	ldr	r0, [pc, #16]	@ (8001f6c <TIM7_IRQHandler+0x2c>)
 8001f5c:	f7ff fc5a 	bl	8001814 <ENC_Scan>
}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40001400 	.word	0x40001400
 8001f68:	40020400 	.word	0x40020400
 8001f6c:	20000100 	.word	0x20000100

08001f70 <HardFault_Handler>:

void HardFault_Handler(void);
void HardFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
	while(1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <HardFault_Handler+0x4>

08001f78 <MemManage_Handler>:
	}
}

void MemManage_Handler(void);
void MemManage_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
	while(1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <MemManage_Handler+0x4>

08001f80 <BusFault_Handler>:
	}
}

void BusFault_Handler(void);
void BusFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
	while(1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <BusFault_Handler+0x4>

08001f88 <UsageFault_Handler>:
	}
}

void UsageFault_Handler(void);
void UsageFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	while(1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <UsageFault_Handler+0x4>

08001f90 <q16_mul>:
{
 8001f90:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001f94:	b085      	sub	sp, #20
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	6039      	str	r1, [r7, #0]
	int64_t t = (int64_t) a * (int64_t) b;
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	17c8      	asrs	r0, r1, #31
 8001fa0:	468a      	mov	sl, r1
 8001fa2:	4683      	mov	fp, r0
 8001fa4:	6839      	ldr	r1, [r7, #0]
 8001fa6:	17c8      	asrs	r0, r1, #31
 8001fa8:	4688      	mov	r8, r1
 8001faa:	4681      	mov	r9, r0
 8001fac:	fb08 f00b 	mul.w	r0, r8, fp
 8001fb0:	fb0a f109 	mul.w	r1, sl, r9
 8001fb4:	4401      	add	r1, r0
 8001fb6:	fbaa 2308 	umull	r2, r3, sl, r8
 8001fba:	4419      	add	r1, r3
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001fc2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	t = (t + (int64_t) Q16_HALF) >> Q16_FBITS;
 8001fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fca:	f512 4400 	adds.w	r4, r2, #32768	@ 0x8000
 8001fce:	f143 0500 	adc.w	r5, r3, #0
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	0c22      	lsrs	r2, r4, #16
 8001fdc:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8001fe0:	142b      	asrs	r3, r5, #16
 8001fe2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (t > (int64_t) Q16_MAX)
 8001fe6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fea:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001fee:	f173 0300 	sbcs.w	r3, r3, #0
 8001ff2:	db02      	blt.n	8001ffa <q16_mul+0x6a>
		return Q16_MAX;
 8001ff4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001ff8:	e00a      	b.n	8002010 <q16_mul+0x80>
	if (t < (int64_t) Q16_MIN)
 8001ffa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ffe:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002002:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002006:	da02      	bge.n	800200e <q16_mul+0x7e>
		return Q16_MIN;
 8002008:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800200c:	e000      	b.n	8002010 <q16_mul+0x80>
	return (q16_t) t;
 800200e:	68bb      	ldr	r3, [r7, #8]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800201a:	4770      	bx	lr

0800201c <q16_div>:
{
 800201c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002020:	b08c      	sub	sp, #48	@ 0x30
 8002022:	af00      	add	r7, sp, #0
 8002024:	61f8      	str	r0, [r7, #28]
 8002026:	61b9      	str	r1, [r7, #24]
	if (b == 0)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d108      	bne.n	8002040 <q16_div+0x24>
		return (a >= 0) ? Q16_MAX : Q16_MIN;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	2b00      	cmp	r3, #0
 8002032:	db02      	blt.n	800203a <q16_div+0x1e>
 8002034:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8002038:	e07a      	b.n	8002130 <q16_div+0x114>
 800203a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800203e:	e077      	b.n	8002130 <q16_div+0x114>
	int64_t t = ((int64_t) a << Q16_FBITS);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	17da      	asrs	r2, r3, #31
 8002044:	461c      	mov	r4, r3
 8002046:	4615      	mov	r5, r2
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	042b      	lsls	r3, r5, #16
 8002052:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8002056:	0422      	lsls	r2, r4, #16
 8002058:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	if ((t >= 0 && b > 0) || (t < 0 && b < 0))
 800205c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002060:	2b00      	cmp	r3, #0
 8002062:	db02      	blt.n	800206a <q16_div+0x4e>
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2b00      	cmp	r3, #0
 8002068:	dc06      	bgt.n	8002078 <q16_div+0x5c>
 800206a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800206e:	2b00      	cmp	r3, #0
 8002070:	da1f      	bge.n	80020b2 <q16_div+0x96>
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	2b00      	cmp	r3, #0
 8002076:	da1c      	bge.n	80020b2 <q16_div+0x96>
		t += (b > 0) ? (b / 2) : (-b / 2);
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2b00      	cmp	r3, #0
 800207c:	dd04      	ble.n	8002088 <q16_div+0x6c>
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	0fda      	lsrs	r2, r3, #31
 8002082:	4413      	add	r3, r2
 8002084:	105b      	asrs	r3, r3, #1
 8002086:	e004      	b.n	8002092 <q16_div+0x76>
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	425b      	negs	r3, r3
 800208c:	0fda      	lsrs	r2, r3, #31
 800208e:	4413      	add	r3, r2
 8002090:	105b      	asrs	r3, r3, #1
 8002092:	17da      	asrs	r2, r3, #31
 8002094:	469a      	mov	sl, r3
 8002096:	4693      	mov	fp, r2
 8002098:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800209c:	eb12 010a 	adds.w	r1, r2, sl
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	eb43 030b 	adc.w	r3, r3, fp
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020ac:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 80020b0:	e01b      	b.n	80020ea <q16_div+0xce>
		t -= (b > 0) ? (b / 2) : (-b / 2);
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	dd04      	ble.n	80020c2 <q16_div+0xa6>
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	0fda      	lsrs	r2, r3, #31
 80020bc:	4413      	add	r3, r2
 80020be:	105b      	asrs	r3, r3, #1
 80020c0:	e004      	b.n	80020cc <q16_div+0xb0>
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	425b      	negs	r3, r3
 80020c6:	0fda      	lsrs	r2, r3, #31
 80020c8:	4413      	add	r3, r2
 80020ca:	105b      	asrs	r3, r3, #1
 80020cc:	17da      	asrs	r2, r3, #31
 80020ce:	4698      	mov	r8, r3
 80020d0:	4691      	mov	r9, r2
 80020d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80020d6:	ebb2 0108 	subs.w	r1, r2, r8
 80020da:	6039      	str	r1, [r7, #0]
 80020dc:	eb63 0309 	sbc.w	r3, r3, r9
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80020e6:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
	int64_t q = t / b;
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	17da      	asrs	r2, r3, #31
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	617a      	str	r2, [r7, #20]
 80020f2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80020fa:	f7fe f865 	bl	80001c8 <__aeabi_ldivmod>
 80020fe:	4602      	mov	r2, r0
 8002100:	460b      	mov	r3, r1
 8002102:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (q > (int64_t) Q16_MAX)
 8002106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800210a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800210e:	f173 0300 	sbcs.w	r3, r3, #0
 8002112:	db02      	blt.n	800211a <q16_div+0xfe>
		return Q16_MAX;
 8002114:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8002118:	e00a      	b.n	8002130 <q16_div+0x114>
	if (q < (int64_t) Q16_MIN)
 800211a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800211e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002122:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002126:	da02      	bge.n	800212e <q16_div+0x112>
		return Q16_MIN;
 8002128:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800212c:	e000      	b.n	8002130 <q16_div+0x114>
	return (q16_t) q;
 800212e:	6a3b      	ldr	r3, [r7, #32]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3730      	adds	r7, #48	@ 0x30
 8002134:	46bd      	mov	sp, r7
 8002136:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800213a <q16_add_sat>:
{
 800213a:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
	int64_t s = (int64_t) a + (int64_t) b;
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	17c8      	asrs	r0, r1, #31
 800214a:	460c      	mov	r4, r1
 800214c:	4605      	mov	r5, r0
 800214e:	6839      	ldr	r1, [r7, #0]
 8002150:	17c8      	asrs	r0, r1, #31
 8002152:	460a      	mov	r2, r1
 8002154:	4603      	mov	r3, r0
 8002156:	eb14 0802 	adds.w	r8, r4, r2
 800215a:	eb45 0903 	adc.w	r9, r5, r3
 800215e:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (s > (int64_t) Q16_MAX)
 8002162:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002166:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800216a:	f173 0300 	sbcs.w	r3, r3, #0
 800216e:	db02      	blt.n	8002176 <q16_add_sat+0x3c>
		return Q16_MAX;
 8002170:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8002174:	e00a      	b.n	800218c <q16_add_sat+0x52>
	if (s < (int64_t) Q16_MIN)
 8002176:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800217a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800217e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002182:	da02      	bge.n	800218a <q16_add_sat+0x50>
		return Q16_MIN;
 8002184:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002188:	e000      	b.n	800218c <q16_add_sat+0x52>
	return (q16_t) s;
 800218a:	68bb      	ldr	r3, [r7, #8]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002196:	4770      	bx	lr

08002198 <q16_sub_sat>:
{
 8002198:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800219c:	b085      	sub	sp, #20
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
 80021a2:	6039      	str	r1, [r7, #0]
	int64_t d = (int64_t) a - (int64_t) b;
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	17c8      	asrs	r0, r1, #31
 80021a8:	460c      	mov	r4, r1
 80021aa:	4605      	mov	r5, r0
 80021ac:	6839      	ldr	r1, [r7, #0]
 80021ae:	17c8      	asrs	r0, r1, #31
 80021b0:	460a      	mov	r2, r1
 80021b2:	4603      	mov	r3, r0
 80021b4:	ebb4 0802 	subs.w	r8, r4, r2
 80021b8:	eb65 0903 	sbc.w	r9, r5, r3
 80021bc:	e9c7 8902 	strd	r8, r9, [r7, #8]
	if (d > (int64_t) Q16_MAX)
 80021c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80021c8:	f173 0300 	sbcs.w	r3, r3, #0
 80021cc:	db02      	blt.n	80021d4 <q16_sub_sat+0x3c>
		return Q16_MAX;
 80021ce:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80021d2:	e00a      	b.n	80021ea <q16_sub_sat+0x52>
	if (d < (int64_t) Q16_MIN)
 80021d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80021dc:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80021e0:	da02      	bge.n	80021e8 <q16_sub_sat+0x50>
		return Q16_MIN;
 80021e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80021e6:	e000      	b.n	80021ea <q16_sub_sat+0x52>
	return (q16_t) d;
 80021e8:	68bb      	ldr	r3, [r7, #8]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80021f4:	4770      	bx	lr

080021f6 <pid_q16_init>:
	q16_t prev_meas;
} pid_q16_t;


static inline void pid_q16_init(pid_q16_t *p)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
	p->integrator = 0;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	615a      	str	r2, [r3, #20]
	p->prev_meas = 0;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
}
 800220a:	bf00      	nop
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <pid_q16_step>:

static inline q16_t pid_q16_step(pid_q16_t *p, q16_t setpoint,
		q16_t measurement, q16_t dt)
{
 8002216:	b590      	push	{r4, r7, lr}
 8002218:	b08d      	sub	sp, #52	@ 0x34
 800221a:	af00      	add	r7, sp, #0
 800221c:	60f8      	str	r0, [r7, #12]
 800221e:	60b9      	str	r1, [r7, #8]
 8002220:	607a      	str	r2, [r7, #4]
 8002222:	603b      	str	r3, [r7, #0]
	q16_t error = q16_sub_sat(setpoint, measurement);
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	68b8      	ldr	r0, [r7, #8]
 8002228:	f7ff ffb6 	bl	8002198 <q16_sub_sat>
 800222c:	6238      	str	r0, [r7, #32]
	q16_t P = q16_mul(p->kp, error);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6a39      	ldr	r1, [r7, #32]
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff feab 	bl	8001f90 <q16_mul>
 800223a:	61f8      	str	r0, [r7, #28]
	/* D は測定値微分（ノイズ増幅を抑える） */
	q16_t d_meas = q16_sub_sat(measurement, p->prev_meas);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4619      	mov	r1, r3
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7ff ffa8 	bl	8002198 <q16_sub_sat>
 8002248:	61b8      	str	r0, [r7, #24]
	q16_t D = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (dt != 0)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00e      	beq.n	8002272 <pid_q16_step+0x5c>
	{
		D = q16_div(d_meas, dt);
 8002254:	6839      	ldr	r1, [r7, #0]
 8002256:	69b8      	ldr	r0, [r7, #24]
 8002258:	f7ff fee0 	bl	800201c <q16_div>
 800225c:	62f8      	str	r0, [r7, #44]	@ 0x2c
		D = q16_mul(p->kd, D);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff fe93 	bl	8001f90 <q16_mul>
 800226a:	62f8      	str	r0, [r7, #44]	@ 0x2c
		D = -D;
 800226c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800226e:	425b      	negs	r3, r3
 8002270:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}
	p->prev_meas = measurement;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	619a      	str	r2, [r3, #24]
	q16_t u_noI = q16_add_sat(P, D);
 8002278:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800227a:	69f8      	ldr	r0, [r7, #28]
 800227c:	f7ff ff5d 	bl	800213a <q16_add_sat>
 8002280:	6178      	str	r0, [r7, #20]
	/* 積分項の候補を先に計算（アンチワインドアップ）*/
	q16_t I_cand = p->integrator;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (dt != 0 && p->ki != 0)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d014      	beq.n	80022b8 <pid_q16_step+0xa2>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d010      	beq.n	80022b8 <pid_q16_step+0xa2>
	{
		q16_t inc = q16_mul(p->ki, q16_mul(error, dt));
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	685c      	ldr	r4, [r3, #4]
 800229a:	6839      	ldr	r1, [r7, #0]
 800229c:	6a38      	ldr	r0, [r7, #32]
 800229e:	f7ff fe77 	bl	8001f90 <q16_mul>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4619      	mov	r1, r3
 80022a6:	4620      	mov	r0, r4
 80022a8:	f7ff fe72 	bl	8001f90 <q16_mul>
 80022ac:	6138      	str	r0, [r7, #16]
		I_cand = q16_add_sat(I_cand, inc);
 80022ae:	6939      	ldr	r1, [r7, #16]
 80022b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022b2:	f7ff ff42 	bl	800213a <q16_add_sat>
 80022b6:	62b8      	str	r0, [r7, #40]	@ 0x28
	}
	q16_t u = q16_add_sat(u_noI, I_cand);
 80022b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022ba:	6978      	ldr	r0, [r7, #20]
 80022bc:	f7ff ff3d 	bl	800213a <q16_add_sat>
 80022c0:	6278      	str	r0, [r7, #36]	@ 0x24
	if (u > p->out_max)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022c8:	429a      	cmp	r2, r3
 80022ca:	dd0f      	ble.n	80022ec <pid_q16_step+0xd6>
	{
		u = p->out_max;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
		if ((p->ki != 0) && (u_noI < p->out_max))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d020      	beq.n	800231c <pid_q16_step+0x106>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	da1b      	bge.n	800231c <pid_q16_step+0x106>
			p->integrator = I_cand;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022e8:	615a      	str	r2, [r3, #20]
 80022ea:	e017      	b.n	800231c <pid_q16_step+0x106>
	}
	else if (u < p->out_min)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f2:	429a      	cmp	r2, r3
 80022f4:	da0f      	bge.n	8002316 <pid_q16_step+0x100>
	{
		u = p->out_min;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	627b      	str	r3, [r7, #36]	@ 0x24
		if ((p->ki != 0) && (u_noI > p->out_min))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00b      	beq.n	800231c <pid_q16_step+0x106>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	429a      	cmp	r2, r3
 800230c:	dd06      	ble.n	800231c <pid_q16_step+0x106>
			p->integrator = I_cand;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002312:	615a      	str	r2, [r3, #20]
 8002314:	e002      	b.n	800231c <pid_q16_step+0x106>
	}
	else
	{
		p->integrator = I_cand;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800231a:	615a      	str	r2, [r3, #20]
	}
	return u;
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800231e:	4618      	mov	r0, r3
 8002320:	3734      	adds	r7, #52	@ 0x34
 8002322:	46bd      	mov	sp, r7
 8002324:	bd90      	pop	{r4, r7, pc}

08002326 <q16_slew_step>:
#define SLEW_q16_H
#include <stdint.h>
#include "fixed_q16.h"
static inline q16_t q16_slew_step(q16_t prev, q16_t target,
		q16_t slew_up_per_s, q16_t slew_dn_per_s, q16_t dt_s)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b086      	sub	sp, #24
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
 8002332:	603b      	str	r3, [r7, #0]
	q16_t diff = q16_sub_sat(target, prev);
 8002334:	68f9      	ldr	r1, [r7, #12]
 8002336:	68b8      	ldr	r0, [r7, #8]
 8002338:	f7ff ff2e 	bl	8002198 <q16_sub_sat>
 800233c:	6178      	str	r0, [r7, #20]
	if (diff == 0)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <q16_slew_step+0x22>
		return prev;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	e029      	b.n	800239c <q16_slew_step+0x76>
	q16_t max_step = (diff > 0) ?
					q16_mul(slew_up_per_s, dt_s):
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	2b00      	cmp	r3, #0
 800234c:	dd05      	ble.n	800235a <q16_slew_step+0x34>
 800234e:	6a39      	ldr	r1, [r7, #32]
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fe1d 	bl	8001f90 <q16_mul>
 8002356:	4603      	mov	r3, r0
 8002358:	e004      	b.n	8002364 <q16_slew_step+0x3e>
					q16_mul(slew_dn_per_s, dt_s);
 800235a:	6a39      	ldr	r1, [r7, #32]
 800235c:	6838      	ldr	r0, [r7, #0]
 800235e:	f7ff fe17 	bl	8001f90 <q16_mul>
 8002362:	4603      	mov	r3, r0
	q16_t max_step = (diff > 0) ?
 8002364:	613b      	str	r3, [r7, #16]
	if (diff > 0)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2b00      	cmp	r3, #0
 800236a:	dd0b      	ble.n	8002384 <q16_slew_step+0x5e>
	{
		if (diff > max_step)
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	429a      	cmp	r2, r3
 8002372:	dd05      	ble.n	8002380 <q16_slew_step+0x5a>
			return q16_add_sat(prev, max_step);
 8002374:	6939      	ldr	r1, [r7, #16]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f7ff fedf 	bl	800213a <q16_add_sat>
 800237c:	4603      	mov	r3, r0
 800237e:	e00d      	b.n	800239c <q16_slew_step+0x76>
		return target;
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	e00b      	b.n	800239c <q16_slew_step+0x76>
	}
	else
	{
		if (-diff > max_step)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	425b      	negs	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	429a      	cmp	r2, r3
 800238c:	da05      	bge.n	800239a <q16_slew_step+0x74>
			return q16_sub_sat(prev, max_step);
 800238e:	6939      	ldr	r1, [r7, #16]
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f7ff ff01 	bl	8002198 <q16_sub_sat>
 8002396:	4603      	mov	r3, r0
 8002398:	e000      	b.n	800239c <q16_slew_step+0x76>
		return target;
 800239a:	68bb      	ldr	r3, [r7, #8]
	}
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <softstart_init>:
	q16_t step_per_s;
	uint8_t enabled;
} softstart_t;

static inline void softstart_init(softstart_t *s, q16_t rise_time_s)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
	s->scale = 0;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
	s->enabled = 0;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	721a      	strb	r2, [r3, #8]
	if (rise_time_s <= 0)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	dc04      	bgt.n	80023ca <softstart_init+0x26>
		s->step_per_s = Q16_MAX;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80023c6:	605a      	str	r2, [r3, #4]
	else
		s->step_per_s = q16_div(Q16_ONE, rise_time_s);
}
 80023c8:	e007      	b.n	80023da <softstart_init+0x36>
		s->step_per_s = q16_div(Q16_ONE, rise_time_s);
 80023ca:	6839      	ldr	r1, [r7, #0]
 80023cc:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80023d0:	f7ff fe24 	bl	800201c <q16_div>
 80023d4:	4602      	mov	r2, r0
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	605a      	str	r2, [r3, #4]
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <softstart_enable>:

static inline void softstart_enable(softstart_t *s, uint8_t en)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	70fb      	strb	r3, [r7, #3]
	s->enabled = en ? 1 : 0;
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	461a      	mov	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	721a      	strb	r2, [r3, #8]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <softstart_step>:

static inline q16_t softstart_step(softstart_t *s, q16_t dt_s)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
	if (!s->enabled)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	7a1b      	ldrb	r3, [r3, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d105      	bne.n	800242a <softstart_step+0x1e>
	{
		s->scale = 0;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
		return s->scale;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	e01a      	b.n	8002460 <softstart_step+0x54>
	}
	q16_t inc = q16_mul(s->step_per_s, dt_s);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	6839      	ldr	r1, [r7, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff fdad 	bl	8001f90 <q16_mul>
 8002436:	60f8      	str	r0, [r7, #12]
	s->scale = q16_add_sat(s->scale, inc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68f9      	ldr	r1, [r7, #12]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff fe7b 	bl	800213a <q16_add_sat>
 8002444:	4602      	mov	r2, r0
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	601a      	str	r2, [r3, #0]
	if (s->scale > Q16_ONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002452:	dd03      	ble.n	800245c <softstart_step+0x50>
		s->scale = Q16_ONE;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800245a:	601a      	str	r2, [r3, #0]
	return s->scale;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <svm_sector_from_alphabeta_q16>:
}

// --- SVM セクタ算出（αβ→abcの符号で判定, 1..6） ---
static inline uint8_t svm_sector_from_alphabeta_q16(q16_t v_alpha,
		q16_t v_beta)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
	q16_t va = v_alpha;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	617b      	str	r3, [r7, #20]
	q16_t vb = q16_add_sat(q16_mul(-(Q16_HALF), v_alpha),
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	4833      	ldr	r0, [pc, #204]	@ (8002548 <svm_sector_from_alphabeta_q16+0xe0>)
 800247a:	f7ff fd89 	bl	8001f90 <q16_mul>
 800247e:	4604      	mov	r4, r0
 8002480:	6839      	ldr	r1, [r7, #0]
 8002482:	f64d 50b4 	movw	r0, #56756	@ 0xddb4
 8002486:	f7ff fd83 	bl	8001f90 <q16_mul>
 800248a:	4603      	mov	r3, r0
 800248c:	4619      	mov	r1, r3
 800248e:	4620      	mov	r0, r4
 8002490:	f7ff fe53 	bl	800213a <q16_add_sat>
 8002494:	6138      	str	r0, [r7, #16]
			q16_mul(Q16_SQRT3_OVER_2, v_beta));
	q16_t vc = q16_sub_sat(q16_mul(-(Q16_HALF), v_alpha),
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	482b      	ldr	r0, [pc, #172]	@ (8002548 <svm_sector_from_alphabeta_q16+0xe0>)
 800249a:	f7ff fd79 	bl	8001f90 <q16_mul>
 800249e:	4604      	mov	r4, r0
 80024a0:	6839      	ldr	r1, [r7, #0]
 80024a2:	f64d 50b4 	movw	r0, #56756	@ 0xddb4
 80024a6:	f7ff fd73 	bl	8001f90 <q16_mul>
 80024aa:	4603      	mov	r3, r0
 80024ac:	4619      	mov	r1, r3
 80024ae:	4620      	mov	r0, r4
 80024b0:	f7ff fe72 	bl	8002198 <q16_sub_sat>
 80024b4:	60f8      	str	r0, [r7, #12]
			q16_mul(Q16_SQRT3_OVER_2, v_beta));

	uint8_t a = (va > 0);
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bfcc      	ite	gt
 80024bc:	2301      	movgt	r3, #1
 80024be:	2300      	movle	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	72fb      	strb	r3, [r7, #11]
	uint8_t b = (vb > 0);
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	bfcc      	ite	gt
 80024ca:	2301      	movgt	r3, #1
 80024cc:	2300      	movle	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	72bb      	strb	r3, [r7, #10]
	uint8_t c = (vc > 0);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	bfcc      	ite	gt
 80024d8:	2301      	movgt	r3, #1
 80024da:	2300      	movle	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	727b      	strb	r3, [r7, #9]
	uint8_t code = (a << 2) | (b << 1) | c;
 80024e0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	b25a      	sxtb	r2, r3
 80024e8:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b25a      	sxtb	r2, r3
 80024f4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	b25b      	sxtb	r3, r3
 80024fc:	723b      	strb	r3, [r7, #8]

	switch (code)
 80024fe:	7a3b      	ldrb	r3, [r7, #8]
 8002500:	3b01      	subs	r3, #1
 8002502:	2b05      	cmp	r3, #5
 8002504:	d81a      	bhi.n	800253c <svm_sector_from_alphabeta_q16+0xd4>
 8002506:	a201      	add	r2, pc, #4	@ (adr r2, 800250c <svm_sector_from_alphabeta_q16+0xa4>)
 8002508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800250c:	08002535 	.word	0x08002535
 8002510:	08002531 	.word	0x08002531
 8002514:	0800252d 	.word	0x0800252d
 8002518:	08002539 	.word	0x08002539
 800251c:	08002529 	.word	0x08002529
 8002520:	08002525 	.word	0x08002525
	{
	case 0b110:
		return 1;
 8002524:	2301      	movs	r3, #1
 8002526:	e00a      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b101:
		return 2;
 8002528:	2302      	movs	r3, #2
 800252a:	e008      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b011:
		return 3;
 800252c:	2303      	movs	r3, #3
 800252e:	e006      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b010:
		return 4;
 8002530:	2304      	movs	r3, #4
 8002532:	e004      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b001:
		return 5;
 8002534:	2305      	movs	r3, #5
 8002536:	e002      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b100:
		return 6;
 8002538:	2306      	movs	r3, #6
 800253a:	e000      	b.n	800253e <svm_sector_from_alphabeta_q16+0xd6>
	case 0b111:
	case 0b000:
	default:
		return 1;
 800253c:	2301      	movs	r3, #1
	}
}
 800253e:	4618      	mov	r0, r3
 8002540:	371c      	adds	r7, #28
 8002542:	46bd      	mov	sp, r7
 8002544:	bd90      	pop	{r4, r7, pc}
 8002546:	bf00      	nop
 8002548:	ffff8000 	.word	0xffff8000

0800254c <svpwm_compute_T012_q16>:

// --- T0,T1,T2 と相デューティ生成（半キャリア正規化, q16） ---
static inline void svpwm_compute_T012_q16(q16_t v_alpha, q16_t v_beta,
		uint8_t sector, q16_t *T0_q16, q16_t *T1_q16, q16_t *T2_q16,
		q16_t *Da_q16, q16_t *Db_q16, q16_t *Dc_q16)
{
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b09b      	sub	sp, #108	@ 0x6c
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	603b      	str	r3, [r7, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	71fb      	strb	r3, [r7, #7]
	// 逆Clarke（相対値でOK）
	q16_t va = v_alpha;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	657b      	str	r3, [r7, #84]	@ 0x54
	q16_t vb = q16_add_sat(q16_mul(-(Q16_HALF), v_alpha),
 8002560:	68f9      	ldr	r1, [r7, #12]
 8002562:	4866      	ldr	r0, [pc, #408]	@ (80026fc <svpwm_compute_T012_q16+0x1b0>)
 8002564:	f7ff fd14 	bl	8001f90 <q16_mul>
 8002568:	4604      	mov	r4, r0
 800256a:	68b9      	ldr	r1, [r7, #8]
 800256c:	f64d 50b4 	movw	r0, #56756	@ 0xddb4
 8002570:	f7ff fd0e 	bl	8001f90 <q16_mul>
 8002574:	4603      	mov	r3, r0
 8002576:	4619      	mov	r1, r3
 8002578:	4620      	mov	r0, r4
 800257a:	f7ff fdde 	bl	800213a <q16_add_sat>
 800257e:	6538      	str	r0, [r7, #80]	@ 0x50
			q16_mul(Q16_SQRT3_OVER_2, v_beta));
	q16_t vc = q16_sub_sat(q16_mul(-(Q16_HALF), v_alpha),
 8002580:	68f9      	ldr	r1, [r7, #12]
 8002582:	485e      	ldr	r0, [pc, #376]	@ (80026fc <svpwm_compute_T012_q16+0x1b0>)
 8002584:	f7ff fd04 	bl	8001f90 <q16_mul>
 8002588:	4604      	mov	r4, r0
 800258a:	68b9      	ldr	r1, [r7, #8]
 800258c:	f64d 50b4 	movw	r0, #56756	@ 0xddb4
 8002590:	f7ff fcfe 	bl	8001f90 <q16_mul>
 8002594:	4603      	mov	r3, r0
 8002596:	4619      	mov	r1, r3
 8002598:	4620      	mov	r0, r4
 800259a:	f7ff fdfd 	bl	8002198 <q16_sub_sat>
 800259e:	64f8      	str	r0, [r7, #76]	@ 0x4c
			q16_mul(Q16_SQRT3_OVER_2, v_beta));

	// 最小値で平行移動 → [0, ...]
	q16_t min_ab = (va < vb) ? va : vb;
 80025a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80025a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025a4:	4293      	cmp	r3, r2
 80025a6:	bfa8      	it	ge
 80025a8:	4613      	movge	r3, r2
 80025aa:	64bb      	str	r3, [r7, #72]	@ 0x48
	q16_t min_all = (min_ab < vc) ? min_ab : vc;
 80025ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025b0:	4293      	cmp	r3, r2
 80025b2:	bfa8      	it	ge
 80025b4:	4613      	movge	r3, r2
 80025b6:	647b      	str	r3, [r7, #68]	@ 0x44
	q16_t da = q16_sub_sat(va, min_all);
 80025b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025ba:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80025bc:	f7ff fdec 	bl	8002198 <q16_sub_sat>
 80025c0:	6438      	str	r0, [r7, #64]	@ 0x40
	q16_t db = q16_sub_sat(vb, min_all);
 80025c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025c4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80025c6:	f7ff fde7 	bl	8002198 <q16_sub_sat>
 80025ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
	q16_t dc = q16_sub_sat(vc, min_all);
 80025cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025ce:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80025d0:	f7ff fde2 	bl	8002198 <q16_sub_sat>
 80025d4:	63b8      	str	r0, [r7, #56]	@ 0x38

	q16_t sum = q16_add_sat(q16_add_sat(da, db), dc); // = T1+T2
 80025d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025d8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80025da:	f7ff fdae 	bl	800213a <q16_add_sat>
 80025de:	4603      	mov	r3, r0
 80025e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff fda9 	bl	800213a <q16_add_sat>
 80025e8:	6678      	str	r0, [r7, #100]	@ 0x64
	if (sum > Q16_ONE)
 80025ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025f0:	dd02      	ble.n	80025f8 <svpwm_compute_T012_q16+0xac>
		sum = Q16_ONE; // クリップ
 80025f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025f6:	667b      	str	r3, [r7, #100]	@ 0x64

	q16_t offset = q16_mul(q16_sub_sat(Q16_ONE, sum), Q16_HALF);
 80025f8:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80025fa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80025fe:	f7ff fdcb 	bl	8002198 <q16_sub_sat>
 8002602:	4603      	mov	r3, r0
 8002604:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff fcc1 	bl	8001f90 <q16_mul>
 800260e:	6378      	str	r0, [r7, #52]	@ 0x34

	q16_t Da = q16_add_sat(da, offset);
 8002610:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002612:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002614:	f7ff fd91 	bl	800213a <q16_add_sat>
 8002618:	6338      	str	r0, [r7, #48]	@ 0x30
	q16_t Db = q16_add_sat(db, offset);
 800261a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800261c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800261e:	f7ff fd8c 	bl	800213a <q16_add_sat>
 8002622:	62f8      	str	r0, [r7, #44]	@ 0x2c
	q16_t Dc = q16_add_sat(dc, offset);
 8002624:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002626:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002628:	f7ff fd87 	bl	800213a <q16_add_sat>
 800262c:	62b8      	str	r0, [r7, #40]	@ 0x28

	// 並び替えで T1/T2 を取得
	q16_t Dmax = Da, Dmid = Db, Dmin = Dc;
 800262e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002630:	663b      	str	r3, [r7, #96]	@ 0x60
 8002632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002634:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002638:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (Dmax < Dmid)
 800263a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800263c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800263e:	429a      	cmp	r2, r3
 8002640:	da05      	bge.n	800264e <svpwm_compute_T012_q16+0x102>
	{
		q16_t t = Dmax;
 8002642:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
		Dmax = Dmid;
 8002646:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002648:	663b      	str	r3, [r7, #96]	@ 0x60
		Dmid = t;
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}
	if (Dmid < Dmin)
 800264e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002650:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002652:	429a      	cmp	r2, r3
 8002654:	da05      	bge.n	8002662 <svpwm_compute_T012_q16+0x116>
	{
		q16_t t = Dmid;
 8002656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002658:	623b      	str	r3, [r7, #32]
		Dmid = Dmin;
 800265a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800265c:	65fb      	str	r3, [r7, #92]	@ 0x5c
		Dmin = t;
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	65bb      	str	r3, [r7, #88]	@ 0x58
	}
	if (Dmax < Dmid)
 8002662:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002664:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002666:	429a      	cmp	r2, r3
 8002668:	da05      	bge.n	8002676 <svpwm_compute_T012_q16+0x12a>
	{
		q16_t t = Dmax;
 800266a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800266c:	61fb      	str	r3, [r7, #28]
		Dmax = Dmid;
 800266e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002670:	663b      	str	r3, [r7, #96]	@ 0x60
		Dmid = t;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	q16_t T1 = q16_sub_sat(Dmid, Dmin);
 8002676:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002678:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800267a:	f7ff fd8d 	bl	8002198 <q16_sub_sat>
 800267e:	61b8      	str	r0, [r7, #24]
	q16_t T2 = q16_sub_sat(Dmax, Dmid);
 8002680:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8002682:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002684:	f7ff fd88 	bl	8002198 <q16_sub_sat>
 8002688:	6178      	str	r0, [r7, #20]
	q16_t T0 = q16_sub_sat(Q16_ONE, q16_add_sat(T1, T2));
 800268a:	6979      	ldr	r1, [r7, #20]
 800268c:	69b8      	ldr	r0, [r7, #24]
 800268e:	f7ff fd54 	bl	800213a <q16_add_sat>
 8002692:	4603      	mov	r3, r0
 8002694:	4619      	mov	r1, r3
 8002696:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800269a:	f7ff fd7d 	bl	8002198 <q16_sub_sat>
 800269e:	6138      	str	r0, [r7, #16]

	if (T0_q16)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <svpwm_compute_T012_q16+0x160>
		*T0_q16 = T0;
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	601a      	str	r2, [r3, #0]
	if (T1_q16)
 80026ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <svpwm_compute_T012_q16+0x16c>
		*T1_q16 = T1;
 80026b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	601a      	str	r2, [r3, #0]
	if (T2_q16)
 80026b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <svpwm_compute_T012_q16+0x178>
		*T2_q16 = T2;
 80026be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	601a      	str	r2, [r3, #0]
	if (Da_q16)
 80026c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <svpwm_compute_T012_q16+0x188>
		*Da_q16 = Da;
 80026cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026d2:	601a      	str	r2, [r3, #0]
	if (Db_q16)
 80026d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <svpwm_compute_T012_q16+0x198>
		*Db_q16 = Db;
 80026dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026e2:	601a      	str	r2, [r3, #0]
	if (Dc_q16)
 80026e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <svpwm_compute_T012_q16+0x1a8>
		*Dc_q16 = Dc;
 80026ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026f2:	601a      	str	r2, [r3, #0]
}
 80026f4:	bf00      	nop
 80026f6:	376c      	adds	r7, #108	@ 0x6c
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd90      	pop	{r4, r7, pc}
 80026fc:	ffff8000 	.word	0xffff8000

08002700 <FOC_Init>:

void FOC_Init(FOC_t *foc)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	foc->Id_ref_q16 = 0;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
	foc->Iq_ref_q16 = 0;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	605a      	str	r2, [r3, #4]

	foc->Kp_d_q16 = Q16_FRAC(1, 10);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f641 129a 	movw	r2, #6554	@ 0x199a
 800271a:	609a      	str	r2, [r3, #8]
	foc->Ki_d_q16 = 0;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	60da      	str	r2, [r3, #12]
	foc->Kp_q_q16 = Q16_FRAC(1, 10);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f641 129a 	movw	r2, #6554	@ 0x199a
 8002728:	611a      	str	r2, [r3, #16]
	foc->Ki_q_q16 = 0;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	615a      	str	r2, [r3, #20]

	foc->Id_i_q16 = 0;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	619a      	str	r2, [r3, #24]
	foc->Iq_i_q16 = 0;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	61da      	str	r2, [r3, #28]

	foc->Vbus_q16 = Q16_FRAC(12, 1);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8002742:	621a      	str	r2, [r3, #32]
	foc->v_alpha_q16 = 0;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	625a      	str	r2, [r3, #36]	@ 0x24
	foc->v_beta_q16 = 0;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <FOC_CurrentLoopStep>:

void FOC_CurrentLoopStep(FOC_t *foc, q16_t i_a_q16, q16_t i_b_q16,
		q16_t i_c_q16, q16_t theta_q16)
{
 800275c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002760:	b0ba      	sub	sp, #232	@ 0xe8
 8002762:	af02      	add	r7, sp, #8
 8002764:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8002766:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002768:	667a      	str	r2, [r7, #100]	@ 0x64
 800276a:	663b      	str	r3, [r7, #96]	@ 0x60
	q16_t vd;
	q16_t vq;
	q16_t i_alpha = i_a_q16;
 800276c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800276e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	q16_t two_ib = q16_add_sat(i_b_q16, i_b_q16);
 8002772:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8002774:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002776:	f7ff fce0 	bl	800213a <q16_add_sat>
 800277a:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
	q16_t sum = q16_add_sat(i_a_q16, two_ib);
 800277e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8002782:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002784:	f7ff fcd9 	bl	800213a <q16_add_sat>
 8002788:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
	q16_t i_beta = q16_mul(sum, Q16_INV_SQRT3);
 800278c:	f249 31cd 	movw	r1, #37837	@ 0x93cd
 8002790:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8002794:	f7ff fbfc 	bl	8001f90 <q16_mul>
 8002798:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0

	q16_t s, c;
	sincos_q16(theta_q16, &s, &c);
 800279c:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80027a0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80027a4:	4619      	mov	r1, r3
 80027a6:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 80027aa:	f7fe f9e1 	bl	8000b70 <sincos_q16>

	// Park
	q16_t d1 = q16_mul(c, i_alpha);
 80027ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027b0:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fbeb 	bl	8001f90 <q16_mul>
 80027ba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
	q16_t d2 = q16_mul(s, i_beta);
 80027be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027c0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fbe3 	bl	8001f90 <q16_mul>
 80027ca:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
	q16_t id = q16_add_sat(d1, d2);
 80027ce:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80027d2:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80027d6:	f7ff fcb0 	bl	800213a <q16_add_sat>
 80027da:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

	q16_t q1 = q16_mul(-s, i_alpha);
 80027de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027e0:	425b      	negs	r3, r3
 80027e2:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff fbd2 	bl	8001f90 <q16_mul>
 80027ec:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
	q16_t q2 = q16_mul(c, i_beta);
 80027f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027f2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff fbca 	bl	8001f90 <q16_mul>
 80027fc:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
	q16_t iq = q16_add_sat(q1, q2);
 8002800:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 8002804:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002808:	f7ff fc97 	bl	800213a <q16_add_sat>
 800280c:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
               static pid_q16_t pid_d, pid_q;
               static softstart_t  ss;
               static int          inited = 0;
               static q16_t      u_d_prev = 0, u_q_prev = 0;

               if (!inited)
 8002810:	4bc6      	ldr	r3, [pc, #792]	@ (8002b2c <FOC_CurrentLoopStep+0x3d0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d135      	bne.n	8002884 <FOC_CurrentLoopStep+0x128>
               {
                       pid_q16_init(&pid_d);
 8002818:	48c5      	ldr	r0, [pc, #788]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 800281a:	f7ff fcec 	bl	80021f6 <pid_q16_init>
                       pid_q16_init(&pid_q);
 800281e:	48c5      	ldr	r0, [pc, #788]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 8002820:	f7ff fce9 	bl	80021f6 <pid_q16_init>
                       pid_d.kp = (3<<16); pid_d.ki = (40<<16); pid_d.kd = 0;
 8002824:	4ac2      	ldr	r2, [pc, #776]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 8002826:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	4ac0      	ldr	r2, [pc, #768]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 800282e:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 8002832:	6053      	str	r3, [r2, #4]
 8002834:	4abe      	ldr	r2, [pc, #760]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 8002836:	2300      	movs	r3, #0
 8002838:	6093      	str	r3, [r2, #8]
                       pid_q.kp = (3<<16); pid_q.ki = (40<<16); pid_q.kd = 0;
 800283a:	4abe      	ldr	r2, [pc, #760]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 800283c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4abc      	ldr	r2, [pc, #752]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 8002844:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 8002848:	6053      	str	r3, [r2, #4]
 800284a:	4aba      	ldr	r2, [pc, #744]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 800284c:	2300      	movs	r3, #0
 800284e:	6093      	str	r3, [r2, #8]
                       pid_d.out_min = -(1<<16); pid_d.out_max = (1<<16);
 8002850:	4ab7      	ldr	r2, [pc, #732]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 8002852:	4bb9      	ldr	r3, [pc, #740]	@ (8002b38 <FOC_CurrentLoopStep+0x3dc>)
 8002854:	60d3      	str	r3, [r2, #12]
 8002856:	4ab6      	ldr	r2, [pc, #728]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 8002858:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800285c:	6113      	str	r3, [r2, #16]
                       pid_q.out_min = -(1<<16); pid_q.out_max = (1<<16);
 800285e:	4ab5      	ldr	r2, [pc, #724]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 8002860:	4bb5      	ldr	r3, [pc, #724]	@ (8002b38 <FOC_CurrentLoopStep+0x3dc>)
 8002862:	60d3      	str	r3, [r2, #12]
 8002864:	4ab3      	ldr	r2, [pc, #716]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 8002866:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800286a:	6113      	str	r3, [r2, #16]
                       softstart_init(&ss, (q16_t)(0.3 * 65536)); /* 0.3s */
 800286c:	f644 41cc 	movw	r1, #19660	@ 0x4ccc
 8002870:	48b2      	ldr	r0, [pc, #712]	@ (8002b3c <FOC_CurrentLoopStep+0x3e0>)
 8002872:	f7ff fd97 	bl	80023a4 <softstart_init>
                       softstart_enable(&ss, 1);
 8002876:	2101      	movs	r1, #1
 8002878:	48b0      	ldr	r0, [pc, #704]	@ (8002b3c <FOC_CurrentLoopStep+0x3e0>)
 800287a:	f7ff fdb2 	bl	80023e2 <softstart_enable>
                       inited = 1;
 800287e:	4aab      	ldr	r2, [pc, #684]	@ (8002b2c <FOC_CurrentLoopStep+0x3d0>)
 8002880:	2301      	movs	r3, #1
 8002882:	6013      	str	r3, [r2, #0]
               }

               /* Id/Iq 実測と参照を Q16.16[A] へ変換 */
               q16_t id_A_q16     = (q16_t)(( (int64_t)id >> 15) * I_MAX_A_Q16 >> 16);
 8002884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002888:	13db      	asrs	r3, r3, #15
 800288a:	17da      	asrs	r2, r3, #31
 800288c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800288e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002890:	4bab      	ldr	r3, [pc, #684]	@ (8002b40 <FOC_CurrentLoopStep+0x3e4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	17da      	asrs	r2, r3, #31
 8002896:	653b      	str	r3, [r7, #80]	@ 0x50
 8002898:	657a      	str	r2, [r7, #84]	@ 0x54
 800289a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800289e:	460b      	mov	r3, r1
 80028a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80028a2:	fb02 f203 	mul.w	r2, r2, r3
 80028a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a8:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 80028ac:	4601      	mov	r1, r0
 80028ae:	fb01 f303 	mul.w	r3, r1, r3
 80028b2:	4413      	add	r3, r2
 80028b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80028b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80028b8:	fba2 4501 	umull	r4, r5, r2, r1
 80028bc:	442b      	add	r3, r5
 80028be:	461d      	mov	r5, r3
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	0c22      	lsrs	r2, r4, #16
 80028ca:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80028ce:	142b      	asrs	r3, r5, #16
 80028d0:	4613      	mov	r3, r2
 80028d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
               q16_t iq_A_q16     = (q16_t)(( (int64_t)iq >> 15) * I_MAX_A_Q16 >> 16);
 80028d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80028da:	13db      	asrs	r3, r3, #15
 80028dc:	17da      	asrs	r2, r3, #31
 80028de:	633b      	str	r3, [r7, #48]	@ 0x30
 80028e0:	637a      	str	r2, [r7, #52]	@ 0x34
 80028e2:	4b97      	ldr	r3, [pc, #604]	@ (8002b40 <FOC_CurrentLoopStep+0x3e4>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	17da      	asrs	r2, r3, #31
 80028e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028ea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80028ec:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80028f0:	460b      	mov	r3, r1
 80028f2:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80028f6:	4622      	mov	r2, r4
 80028f8:	fb02 f203 	mul.w	r2, r2, r3
 80028fc:	e9c7 4512 	strd	r4, r5, [r7, #72]	@ 0x48
 8002900:	462b      	mov	r3, r5
 8002902:	4604      	mov	r4, r0
 8002904:	460d      	mov	r5, r1
 8002906:	4621      	mov	r1, r4
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	4622      	mov	r2, r4
 8002910:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002912:	fba2 8901 	umull	r8, r9, r2, r1
 8002916:	444b      	add	r3, r9
 8002918:	4699      	mov	r9, r3
 800291a:	f04f 0200 	mov.w	r2, #0
 800291e:	f04f 0300 	mov.w	r3, #0
 8002922:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8002926:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800292a:	ea4f 4329 	mov.w	r3, r9, asr #16
 800292e:	4613      	mov	r3, r2
 8002930:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
               q16_t Id_ref_A_q16 = (q16_t)(( (int64_t)foc->Id_ref_q16 >> 15) * I_MAX_A_Q16 >> 16);
 8002934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	13db      	asrs	r3, r3, #15
 800293a:	17da      	asrs	r2, r3, #31
 800293c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800293e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002940:	4b7f      	ldr	r3, [pc, #508]	@ (8002b40 <FOC_CurrentLoopStep+0x3e4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	17da      	asrs	r2, r3, #31
 8002946:	623b      	str	r3, [r7, #32]
 8002948:	627a      	str	r2, [r7, #36]	@ 0x24
 800294a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800294e:	462b      	mov	r3, r5
 8002950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002954:	4642      	mov	r2, r8
 8002956:	fb02 f203 	mul.w	r2, r2, r3
 800295a:	464b      	mov	r3, r9
 800295c:	4621      	mov	r1, r4
 800295e:	fb01 f303 	mul.w	r3, r1, r3
 8002962:	4413      	add	r3, r2
 8002964:	4622      	mov	r2, r4
 8002966:	4641      	mov	r1, r8
 8002968:	fba2 ab01 	umull	sl, fp, r2, r1
 800296c:	445b      	add	r3, fp
 800296e:	469b      	mov	fp, r3
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	ea4f 421a 	mov.w	r2, sl, lsr #16
 800297c:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8002980:	ea4f 432b 	mov.w	r3, fp, asr #16
 8002984:	4613      	mov	r3, r2
 8002986:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
               q16_t Iq_ref_A_q16 = (q16_t)(( (int64_t)foc->Iq_ref_q16 >> 15) * I_MAX_A_Q16 >> 16);
 800298a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	13db      	asrs	r3, r3, #15
 8002990:	17da      	asrs	r2, r3, #31
 8002992:	61bb      	str	r3, [r7, #24]
 8002994:	61fa      	str	r2, [r7, #28]
 8002996:	4b6a      	ldr	r3, [pc, #424]	@ (8002b40 <FOC_CurrentLoopStep+0x3e4>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	17da      	asrs	r2, r3, #31
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	617a      	str	r2, [r7, #20]
 80029a0:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80029a4:	462b      	mov	r3, r5
 80029a6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80029aa:	4642      	mov	r2, r8
 80029ac:	fb02 f203 	mul.w	r2, r2, r3
 80029b0:	464b      	mov	r3, r9
 80029b2:	4621      	mov	r1, r4
 80029b4:	fb01 f303 	mul.w	r3, r1, r3
 80029b8:	4413      	add	r3, r2
 80029ba:	4622      	mov	r2, r4
 80029bc:	4641      	mov	r1, r8
 80029be:	fba2 1201 	umull	r1, r2, r2, r1
 80029c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80029c4:	460a      	mov	r2, r1
 80029c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80029c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029ca:	4413      	add	r3, r2
 80029cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80029da:	4621      	mov	r1, r4
 80029dc:	0c0a      	lsrs	r2, r1, #16
 80029de:	4629      	mov	r1, r5
 80029e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80029e4:	4629      	mov	r1, r5
 80029e6:	140b      	asrs	r3, r1, #16
 80029e8:	4613      	mov	r3, r2
 80029ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

               /* ソフトスタートで Iq_ref を段階的に上げる */
               q16_t ss_gain = softstart_step(&ss, DT_Q16);
 80029ee:	4b55      	ldr	r3, [pc, #340]	@ (8002b44 <FOC_CurrentLoopStep+0x3e8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4619      	mov	r1, r3
 80029f4:	4851      	ldr	r0, [pc, #324]	@ (8002b3c <FOC_CurrentLoopStep+0x3e0>)
 80029f6:	f7ff fd09 	bl	800240c <softstart_step>
 80029fa:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
               Iq_ref_A_q16 = (q16_t)(( (int64_t)Iq_ref_A_q16 * ss_gain) >> 16);
 80029fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a02:	17da      	asrs	r2, r3, #31
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	60fa      	str	r2, [r7, #12]
 8002a08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a0c:	17da      	asrs	r2, r3, #31
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a16:	462b      	mov	r3, r5
 8002a18:	e9d7 8900 	ldrd	r8, r9, [r7]
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	fb02 f203 	mul.w	r2, r2, r3
 8002a22:	464b      	mov	r3, r9
 8002a24:	4621      	mov	r1, r4
 8002a26:	fb01 f303 	mul.w	r3, r1, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	4622      	mov	r2, r4
 8002a2e:	4641      	mov	r1, r8
 8002a30:	fba2 1201 	umull	r1, r2, r2, r1
 8002a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a36:	460a      	mov	r2, r1
 8002a38:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002a3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a3c:	4413      	add	r3, r2
 8002a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002a4c:	4621      	mov	r1, r4
 8002a4e:	0c0a      	lsrs	r2, r1, #16
 8002a50:	4629      	mov	r1, r5
 8002a52:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002a56:	4629      	mov	r1, r5
 8002a58:	140b      	asrs	r3, r1, #16
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

               /* PID 実行（出力は正規化電圧[-1..1]の Q16.16）*/
               q16_t u_d_q16 = pid_q16_step(&pid_d, Id_ref_A_q16, id_A_q16, DT_Q16);
 8002a60:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <FOC_CurrentLoopStep+0x3e8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a68:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8002a6c:	4830      	ldr	r0, [pc, #192]	@ (8002b30 <FOC_CurrentLoopStep+0x3d4>)
 8002a6e:	f7ff fbd2 	bl	8002216 <pid_q16_step>
 8002a72:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
               q16_t u_q_q16 = pid_q16_step(&pid_q, Iq_ref_A_q16, iq_A_q16, DT_Q16);
 8002a76:	4b33      	ldr	r3, [pc, #204]	@ (8002b44 <FOC_CurrentLoopStep+0x3e8>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a7e:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8002a82:	482c      	ldr	r0, [pc, #176]	@ (8002b34 <FOC_CurrentLoopStep+0x3d8>)
 8002a84:	f7ff fbc7 	bl	8002216 <pid_q16_step>
 8002a88:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

               /* スルーレート制限 */
               u_d_q16 = q16_slew_step(u_d_prev, u_d_q16, SLEW_UP_Q16, SLEW_DN_Q16, DT_Q16);
 8002a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b48 <FOC_CurrentLoopStep+0x3ec>)
 8002a8e:	6818      	ldr	r0, [r3, #0]
 8002a90:	4b2e      	ldr	r3, [pc, #184]	@ (8002b4c <FOC_CurrentLoopStep+0x3f0>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4b2e      	ldr	r3, [pc, #184]	@ (8002b50 <FOC_CurrentLoopStep+0x3f4>)
 8002a96:	6819      	ldr	r1, [r3, #0]
 8002a98:	4b2a      	ldr	r3, [pc, #168]	@ (8002b44 <FOC_CurrentLoopStep+0x3e8>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8002aa4:	f7ff fc3f 	bl	8002326 <q16_slew_step>
 8002aa8:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
               u_q_q16 = q16_slew_step(u_q_prev, u_q_q16, SLEW_UP_Q16, SLEW_DN_Q16, DT_Q16);
 8002aac:	4b29      	ldr	r3, [pc, #164]	@ (8002b54 <FOC_CurrentLoopStep+0x3f8>)
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	4b26      	ldr	r3, [pc, #152]	@ (8002b4c <FOC_CurrentLoopStep+0x3f0>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b26      	ldr	r3, [pc, #152]	@ (8002b50 <FOC_CurrentLoopStep+0x3f4>)
 8002ab6:	6819      	ldr	r1, [r3, #0]
 8002ab8:	4b22      	ldr	r3, [pc, #136]	@ (8002b44 <FOC_CurrentLoopStep+0x3e8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002ac4:	f7ff fc2f 	bl	8002326 <q16_slew_step>
 8002ac8:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
               u_d_prev = u_d_q16; u_q_prev = u_q_q16;
 8002acc:	4a1e      	ldr	r2, [pc, #120]	@ (8002b48 <FOC_CurrentLoopStep+0x3ec>)
 8002ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8002b54 <FOC_CurrentLoopStep+0x3f8>)
 8002ad6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ada:	6013      	str	r3, [r2, #0]

               /* q16 へ戻す（-1..1） */
               vd = (q16_t)(( (int64_t)u_d_q16 ) << 15);
 8002adc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ae0:	03db      	lsls	r3, r3, #15
 8002ae2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
               vq = (q16_t)(( (int64_t)u_q_q16 ) << 15);
 8002ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002aea:	03db      	lsls	r3, r3, #15
 8002aec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
               /* ↓（そのまま下の逆Parkへ連続） */
               /* fallthrough */
       }

	// 逆Park
	q16_t a1 = q16_mul(c, vd);
 8002af0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002af2:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fa4a 	bl	8001f90 <q16_mul>
 8002afc:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
	q16_t a2 = q16_mul(-s, vq);
 8002b00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b02:	425b      	negs	r3, r3
 8002b04:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fa41 	bl	8001f90 <q16_mul>
 8002b0e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
	q16_t v_alpha = q16_add_sat(a1, a2);
 8002b12:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8002b16:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8002b1a:	f7ff fb0e 	bl	800213a <q16_add_sat>
 8002b1e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

	q16_t b1 = q16_mul(s, vd);
 8002b22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b24:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8002b28:	4618      	mov	r0, r3
 8002b2a:	e015      	b.n	8002b58 <FOC_CurrentLoopStep+0x3fc>
 8002b2c:	2000011c 	.word	0x2000011c
 8002b30:	20000120 	.word	0x20000120
 8002b34:	2000013c 	.word	0x2000013c
 8002b38:	ffff0000 	.word	0xffff0000
 8002b3c:	20000158 	.word	0x20000158
 8002b40:	08002f30 	.word	0x08002f30
 8002b44:	08002f34 	.word	0x08002f34
 8002b48:	20000164 	.word	0x20000164
 8002b4c:	08002f38 	.word	0x08002f38
 8002b50:	08002f3c 	.word	0x08002f3c
 8002b54:	20000168 	.word	0x20000168
 8002b58:	f7ff fa1a 	bl	8001f90 <q16_mul>
 8002b5c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	q16_t b2 = q16_mul(c, vq);
 8002b60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b62:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fa12 	bl	8001f90 <q16_mul>
 8002b6c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
	q16_t v_beta = q16_add_sat(b1, b2);
 8002b70:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8002b74:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8002b78:	f7ff fadf 	bl	800213a <q16_add_sat>
 8002b7c:	67f8      	str	r0, [r7, #124]	@ 0x7c

	foc->v_alpha_q16 = v_alpha;
 8002b7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b80:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002b84:	625a      	str	r2, [r3, #36]	@ 0x24
	foc->v_beta_q16 = v_beta;
 8002b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b88:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28

	// （任意）ここでセクタを参照できる
	volatile uint8_t sector = svm_sector_from_alphabeta_q16(v_alpha, v_beta);
 8002b8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002b8e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8002b92:	f7ff fc69 	bl	8002468 <svm_sector_from_alphabeta_q16>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
	(void) sector;
 8002b9c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
}
 8002ba0:	bf00      	nop
 8002ba2:	37e0      	adds	r7, #224	@ 0xe0
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002baa:	bf00      	nop

08002bac <FOC_AlphaBetaToSVPWM>:

void FOC_AlphaBetaToSVPWM(FOC_t *foc, uint16_t *ccr1, uint16_t *ccr2,
		uint16_t *ccr3, uint16_t arr)
{
 8002bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bb0:	b0ab      	sub	sp, #172	@ 0xac
 8002bb2:	af06      	add	r7, sp, #24
 8002bb4:	6578      	str	r0, [r7, #84]	@ 0x54
 8002bb6:	6539      	str	r1, [r7, #80]	@ 0x50
 8002bb8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002bba:	64bb      	str	r3, [r7, #72]	@ 0x48
	// vαβ から T0,T1,T2 と相デューティを生成（半キャリア正規化）
	uint8_t sector = svm_sector_from_alphabeta_q16(foc->v_alpha_q16,
 8002bbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	f7ff fc4e 	bl	8002468 <svm_sector_from_alphabeta_q16>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
			foc->v_beta_q16);

	q16_t T0, T1, T2, Da, Db, Dc; // q16
	svpwm_compute_T012_q16(foc->v_alpha_q16, foc->v_beta_q16, sector, &T0, &T1,
 8002bd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bd4:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8002bd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bd8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002bda:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8002bde:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 8002be2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002be6:	9304      	str	r3, [sp, #16]
 8002be8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002bec:	9303      	str	r3, [sp, #12]
 8002bee:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002bf2:	9302      	str	r3, [sp, #8]
 8002bf4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	460b      	mov	r3, r1
 8002c02:	4601      	mov	r1, r0
 8002c04:	4630      	mov	r0, r6
 8002c06:	f7ff fca1 	bl	800254c <svpwm_compute_T012_q16>
			&T2, &Da, &Db, &Dc);

	// デューティを [0..ARR] へマップ
	uint16_t d1 = (uint16_t) ((((int64_t) Da) * arr) >> 16);
 8002c0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c0c:	17da      	asrs	r2, r3, #31
 8002c0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c10:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c12:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8002c16:	2200      	movs	r2, #0
 8002c18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c1a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c1c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002c20:	460b      	mov	r3, r1
 8002c22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c24:	fb02 f203 	mul.w	r2, r2, r3
 8002c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c2a:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8002c2e:	4601      	mov	r1, r0
 8002c30:	fb01 f303 	mul.w	r3, r1, r3
 8002c34:	4413      	add	r3, r2
 8002c36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c38:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002c3a:	fba2 4501 	umull	r4, r5, r2, r1
 8002c3e:	442b      	add	r3, r5
 8002c40:	461d      	mov	r5, r3
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	0c22      	lsrs	r2, r4, #16
 8002c4c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8002c50:	142b      	asrs	r3, r5, #16
 8002c52:	4613      	mov	r3, r2
 8002c54:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
	uint16_t d2 = (uint16_t) ((((int64_t) Db) * arr) >> 16);
 8002c58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c5a:	17da      	asrs	r2, r3, #31
 8002c5c:	623b      	str	r3, [r7, #32]
 8002c5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c60:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8002c64:	2200      	movs	r2, #0
 8002c66:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c68:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c6a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c74:	4622      	mov	r2, r4
 8002c76:	fb02 f203 	mul.w	r2, r2, r3
 8002c7a:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 8002c7e:	462b      	mov	r3, r5
 8002c80:	4604      	mov	r4, r0
 8002c82:	460d      	mov	r5, r1
 8002c84:	4621      	mov	r1, r4
 8002c86:	fb01 f303 	mul.w	r3, r1, r3
 8002c8a:	4413      	add	r3, r2
 8002c8c:	4622      	mov	r2, r4
 8002c8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c90:	fba2 8901 	umull	r8, r9, r2, r1
 8002c94:	444b      	add	r3, r9
 8002c96:	4699      	mov	r9, r3
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8002ca4:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8002ca8:	ea4f 4329 	mov.w	r3, r9, asr #16
 8002cac:	4613      	mov	r3, r2
 8002cae:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
	uint16_t d3 = (uint16_t) ((((int64_t) Dc) * arr) >> 16);
 8002cb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cb4:	17da      	asrs	r2, r3, #31
 8002cb6:	61bb      	str	r3, [r7, #24]
 8002cb8:	61fa      	str	r2, [r7, #28]
 8002cba:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	617a      	str	r2, [r7, #20]
 8002cc4:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002cc8:	462b      	mov	r3, r5
 8002cca:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002cce:	4642      	mov	r2, r8
 8002cd0:	fb02 f203 	mul.w	r2, r2, r3
 8002cd4:	464b      	mov	r3, r9
 8002cd6:	4621      	mov	r1, r4
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	4622      	mov	r2, r4
 8002ce0:	4641      	mov	r1, r8
 8002ce2:	fba2 1201 	umull	r1, r2, r2, r1
 8002ce6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ce8:	460a      	mov	r2, r1
 8002cea:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002cec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cee:	4413      	add	r3, r2
 8002cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	f04f 0300 	mov.w	r3, #0
 8002cfa:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002cfe:	4621      	mov	r1, r4
 8002d00:	0c0a      	lsrs	r2, r1, #16
 8002d02:	4629      	mov	r1, r5
 8002d04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002d08:	4629      	mov	r1, r5
 8002d0a:	140b      	asrs	r3, r1, #16
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

	*ccr1 = d1;
 8002d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d14:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8002d18:	801a      	strh	r2, [r3, #0]
	*ccr2 = d2;
 8002d1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d1c:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8002d20:	801a      	strh	r2, [r3, #0]
	*ccr3 = d3;
 8002d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d24:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8002d28:	801a      	strh	r2, [r3, #0]

	// --- CCR4（サンプルマーカ）自動更新 ---
	// 半キャリア: T0/2, T1, T2, T0/2 → 長いアクティブベクトル中央に配置
	q16_t Tmid_center = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	if (T1 >= T2)
 8002d30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002d32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d34:	429a      	cmp	r2, r3
 8002d36:	db14      	blt.n	8002d62 <FOC_AlphaBetaToSVPWM+0x1b6>
	{
		Tmid_center = q16_add_sat(q16_mul(T0, Q16_HALF), q16_mul(T1, Q16_HALF));
 8002d38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff f926 	bl	8001f90 <q16_mul>
 8002d44:	4604      	mov	r4, r0
 8002d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff f91f 	bl	8001f90 <q16_mul>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4619      	mov	r1, r3
 8002d56:	4620      	mov	r0, r4
 8002d58:	f7ff f9ef 	bl	800213a <q16_add_sat>
 8002d5c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8002d60:	e01b      	b.n	8002d9a <FOC_AlphaBetaToSVPWM+0x1ee>
	}
	else
	{
		q16_t t0h = q16_mul(T0, Q16_HALF);
 8002d62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff f911 	bl	8001f90 <q16_mul>
 8002d6e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
		q16_t t2h = q16_mul(T2, Q16_HALF);
 8002d72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff f909 	bl	8001f90 <q16_mul>
 8002d7e:	67f8      	str	r0, [r7, #124]	@ 0x7c
		Tmid_center = q16_add_sat(q16_add_sat(t0h, T1), t2h);
 8002d80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d82:	4619      	mov	r1, r3
 8002d84:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8002d88:	f7ff f9d7 	bl	800213a <q16_add_sat>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff f9d2 	bl	800213a <q16_add_sat>
 8002d96:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
	}

	// セーフティマージン（例：2%）
	q16_t margin = Q16_MARGIN_2PCT;
 8002d9a:	f240 531f 	movw	r3, #1311	@ 0x51f
 8002d9e:	67bb      	str	r3, [r7, #120]	@ 0x78
	// 必要なら Tmid_center にマージン調整を加える（ここでは中心不変）

	uint16_t c4 = (uint16_t) ((((int64_t) Tmid_center) * arr) >> 31);
 8002da0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002da4:	17da      	asrs	r2, r3, #31
 8002da6:	60bb      	str	r3, [r7, #8]
 8002da8:	60fa      	str	r2, [r7, #12]
 8002daa:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8002dae:	2200      	movs	r2, #0
 8002db0:	603b      	str	r3, [r7, #0]
 8002db2:	607a      	str	r2, [r7, #4]
 8002db4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002db8:	462b      	mov	r3, r5
 8002dba:	e9d7 8900 	ldrd	r8, r9, [r7]
 8002dbe:	4642      	mov	r2, r8
 8002dc0:	fb02 f203 	mul.w	r2, r2, r3
 8002dc4:	464b      	mov	r3, r9
 8002dc6:	4621      	mov	r1, r4
 8002dc8:	fb01 f303 	mul.w	r3, r1, r3
 8002dcc:	4413      	add	r3, r2
 8002dce:	4622      	mov	r2, r4
 8002dd0:	4641      	mov	r1, r8
 8002dd2:	fba2 ab01 	umull	sl, fp, r2, r1
 8002dd6:	445b      	add	r3, fp
 8002dd8:	469b      	mov	fp, r3
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	ea4f 72da 	mov.w	r2, sl, lsr #31
 8002de6:	ea42 024b 	orr.w	r2, r2, fp, lsl #1
 8002dea:	ea4f 73eb 	mov.w	r3, fp, asr #31
 8002dee:	4613      	mov	r3, r2
 8002df0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	FW_SetSampleMarker(c4);
 8002df4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff f819 	bl	8001e30 <FW_SetSampleMarker>

	(void)margin;
}
 8002dfe:	bf00      	nop
 8002e00:	3794      	adds	r7, #148	@ 0x94
 8002e02:	46bd      	mov	sp, r7
 8002e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002e08 <main>:
#include "app.h"

extern volatile uint8_t count_flag;

int main(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	FW_InitClocksAndGPIO();
 8002e0c:	f7fe fde2 	bl	80019d4 <FW_InitClocksAndGPIO>
	FW_TIM1_InitPWM();
 8002e10:	f7fe feba 	bl	8001b88 <FW_TIM1_InitPWM>
	FW_TIM2_Init();
 8002e14:	f7fe ff4e 	bl	8001cb4 <FW_TIM2_Init>
	FW_TIM3_InitBridge();
 8002e18:	f7fe ff64 	bl	8001ce4 <FW_TIM3_InitBridge>
	FW_TIM7_Init();
 8002e1c:	f7fe ff94 	bl	8001d48 <FW_TIM7_Init>

	APP_Init();
 8002e20:	f7fe f820 	bl	8000e64 <APP_Init>

	// サンプル位相：周期中央
	FW_SetSampleMarker((uint16_t) (TIM1_ARR / 2));
 8002e24:	f240 70cf 	movw	r0, #1999	@ 0x7cf
 8002e28:	f7ff f802 	bl	8001e30 <FW_SetSampleMarker>

	FW_StartAll();
 8002e2c:	f7fe ffb0 	bl	8001d90 <FW_StartAll>

	while (1)
	{
		if(count_flag == 1)
 8002e30:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <main+0x40>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d1fa      	bne.n	8002e30 <main+0x28>
		{
			count_flag = 0;
 8002e3a:	4b03      	ldr	r3, [pc, #12]	@ (8002e48 <main+0x40>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
			APP_Step();
 8002e40:	f7fe f8cc 	bl	8000fdc <APP_Step>
		if(count_flag == 1)
 8002e44:	e7f4      	b.n	8002e30 <main+0x28>
 8002e46:	bf00      	nop
 8002e48:	200000fe 	.word	0x200000fe

08002e4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e4c:	480d      	ldr	r0, [pc, #52]	@ (8002e84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e4e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e50:	f7fd fb88 	bl	8000564 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e54:	480c      	ldr	r0, [pc, #48]	@ (8002e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e56:	490d      	ldr	r1, [pc, #52]	@ (8002e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e58:	4a0d      	ldr	r2, [pc, #52]	@ (8002e90 <LoopForever+0xe>)
  movs r3, #0
 8002e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e5c:	e002      	b.n	8002e64 <LoopCopyDataInit>

08002e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e62:	3304      	adds	r3, #4

08002e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e68:	d3f9      	bcc.n	8002e5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e98 <LoopForever+0x16>)
  movs r3, #0
 8002e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e70:	e001      	b.n	8002e76 <LoopFillZerobss>

08002e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e74:	3204      	adds	r2, #4

08002e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e78:	d3fb      	bcc.n	8002e72 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002e7a:	f000 f811 	bl	8002ea0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8002e7e:	f7ff ffc3 	bl	8002e08 <main>

08002e82 <LoopForever>:

LoopForever:
  b LoopForever
 8002e82:	e7fe      	b.n	8002e82 <LoopForever>
  ldr   r0, =_estack
 8002e84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e8c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8002e90:	08002f50 	.word	0x08002f50
  ldr r2, =_sbss
 8002e94:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8002e98:	2000016c 	.word	0x2000016c

08002e9c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e9c:	e7fe      	b.n	8002e9c <CAN1_RX0_IRQHandler>
	...

08002ea0 <__libc_init_array>:
 8002ea0:	b570      	push	{r4, r5, r6, lr}
 8002ea2:	4d0d      	ldr	r5, [pc, #52]	@ (8002ed8 <__libc_init_array+0x38>)
 8002ea4:	4c0d      	ldr	r4, [pc, #52]	@ (8002edc <__libc_init_array+0x3c>)
 8002ea6:	1b64      	subs	r4, r4, r5
 8002ea8:	10a4      	asrs	r4, r4, #2
 8002eaa:	2600      	movs	r6, #0
 8002eac:	42a6      	cmp	r6, r4
 8002eae:	d109      	bne.n	8002ec4 <__libc_init_array+0x24>
 8002eb0:	4d0b      	ldr	r5, [pc, #44]	@ (8002ee0 <__libc_init_array+0x40>)
 8002eb2:	4c0c      	ldr	r4, [pc, #48]	@ (8002ee4 <__libc_init_array+0x44>)
 8002eb4:	f000 f818 	bl	8002ee8 <_init>
 8002eb8:	1b64      	subs	r4, r4, r5
 8002eba:	10a4      	asrs	r4, r4, #2
 8002ebc:	2600      	movs	r6, #0
 8002ebe:	42a6      	cmp	r6, r4
 8002ec0:	d105      	bne.n	8002ece <__libc_init_array+0x2e>
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
 8002ec4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ec8:	4798      	blx	r3
 8002eca:	3601      	adds	r6, #1
 8002ecc:	e7ee      	b.n	8002eac <__libc_init_array+0xc>
 8002ece:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ed2:	4798      	blx	r3
 8002ed4:	3601      	adds	r6, #1
 8002ed6:	e7f2      	b.n	8002ebe <__libc_init_array+0x1e>
 8002ed8:	08002f48 	.word	0x08002f48
 8002edc:	08002f48 	.word	0x08002f48
 8002ee0:	08002f48 	.word	0x08002f48
 8002ee4:	08002f4c 	.word	0x08002f4c

08002ee8 <_init>:
 8002ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eea:	bf00      	nop
 8002eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eee:	bc08      	pop	{r3}
 8002ef0:	469e      	mov	lr, r3
 8002ef2:	4770      	bx	lr

08002ef4 <_fini>:
 8002ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef6:	bf00      	nop
 8002ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002efa:	bc08      	pop	{r3}
 8002efc:	469e      	mov	lr, r3
 8002efe:	4770      	bx	lr
