/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.48
Hash     : 4eb3ceb
Date     : Oct 28 2023
Type     : Engineering
Log Time   : Tue Oct 31 07:29:09 2023 GMT

[ 12:29:24 ] IPGenerate has started
[ 12:29:25 ] Analysis has started
[ 12:29:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_28_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/IP_Catalog_Designs/axi_fifo_default/jira/axi_fifo_wrapper/run_1/synth_1_1/analysis/axi_fifo_wrapper_analyzer.cmd
[ 12:29:25 ] Duration: 190 ms. Max utilization: 49 MB
