m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim
T_opt
!s110 1720506702
VF@m<EXnZmP>cajOM=UaG62
04 10 4 work tb_a_and_b fast 0
=1-7c214a0af767-668cd94e-15-4dd4
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
va_and_b
Z1 !s110 1720506695
!i10b 1
!s100 HeAjW>66SEPI344B`gR^d0
I95cC_JBKSacnM^goa1H?d3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/work/github/ltang_fpga/v3_fpga/a_and_b
w1720506550
8D:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v
FD:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v
L0 17
Z4 OL;L;10.7;67
r1
!s85 0
31
Z5 !s108 1720506695.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vtb_a_and_b
R1
!i10b 1
!s100 _1zkU[_HjLN>jL2mhfMMi1
IhV1OF2<Mf2Jf[e`zm?DTz2
R2
R3
w1720506667
8D:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v
FD:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v
L0 18
R4
r1
!s85 0
31
R5
!s107 D:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v|
!i113 0
R6
R0
