$date
      Sat Jan 29 06:52:30 2022

$end
$version
      Veriwell 2.8.7
$end
$timescale
      1ns
$end


$scope module full_sub_tb $end
$var reg       1 !    x  $end
$var reg       1 "    y  $end
$var reg       1 #    Bin  $end
$var wire      1 $    sub  $end
$var wire      1 %    Bout  $end
$upscope $end

$enddefinitions      $end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#5
0!
0#
#10
1"
1!
1#
1$
1%
#15
0!
0#
#20
0"
1!
1#
0$
0%
#25
0!
0#
#30
1"
1!
1#
1$
1%
#35
0!
0#
#40
0"
1!
1#
0$
0%
#45
0!
0#
#50
1"
1!
1#
1$
1%
#55
0!
0#
#60
0"
1!
1#
0$
0%
#65
0!
0#
#70
1"
1!
1#
1$
1%
#75
0!
0#
#80
0"
1!
1#
0$
0%
#85
0!
0#
#90
1"
1!
1#
1$
1%
#95
0!
0#
