// Seed: 598377807
module module_0;
  reg id_2;
  assign id_2 = id_1;
  always @(posedge 1 > id_2) begin
    id_1 <= 1 == id_1;
  end
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1
);
  module_0();
  assign id_1 = 1 == 1;
  always @(1) begin
    id_1 <= 1;
  end
endmodule
module module_2 (
    input supply0 id_0,
    input uwire   id_1
);
  string id_3;
  module_0();
  generate
    if (1 != id_0) begin
      assign id_3 = "";
    end
  endgenerate
endmodule
