; PlatformIO Project Configuration File
;
;   Build options: build flags, source filter
;   Upload options: custom upload port, speed and extra flags
;   Library options: dependencies, extra library storages
;   Advanced options: extra scripting
;
; Please visit documentation for the other options and examples
; https://docs.platformio.org/page/projectconf.html

[env:seeed_xiao_esp32s3]
platform = espressif32
board = seeed_xiao_esp32s3
framework = arduino
lib_deps = 
    Preferences
    jgromes/RadioLib@^6.4.2
monitor_speed = 115200
build_unflags = -std=gnu++11
build_flags = 
    -std=gnu++14
    -DCORE_DEBUG_LEVEL=3
    -DARDUINO_USB_CDC_ON_BOOT=1

; NUEVO: Environment para LilyGo T-SIM7080-S3
[env:lilygo_tsim7080_s3]
platform = espressif32
board = esp32-s3-devkitc-1      ; Board base compatible
framework = arduino
lib_deps = 
    Preferences
    jgromes/RadioLib@^6.4.2
monitor_speed = 115200
build_unflags = -std=gnu++11
build_flags = 
    -std=gnu++14
    -DCORE_DEBUG_LEVEL=3
    -DARDUINO_USB_CDC_ON_BOOT=1
    -DLILYGO_TSIM7080_S3=1      ; Define para detectar hardware
    ; Configuración específica LilyGo T-SIM7080-S3
    -DBOARD_HAS_PSRAM=1
    -DARDUINO_USB_MODE=1
    -DARDUINO_USB_CDC_ON_BOOT=1
; Configuración de memoria según documentación oficial
board_build.flash_mode = qio
board_build.f_flash = 80000000L
board_build.flash_size = 16MB
board_build.f_cpu = 240000000L
board_build.psram_type = opi
board_build.memory_type = opi_opi
board_upload.flash_size = 16MB

; Si hay problemas de compilación con la nueva estructura,
; cambiar el src_filter para compilar el lora_all.cpp
; src_filter = +<*> -<lora/*.cpp> +<lora_all.cpp>