#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Tue Jul  6 22:22:04 2021
# Process ID: 24604
# Current directory: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22668 C:\Users\viannais\Desktop\UERGS\32-bitMips-master_original8-20210707T012033Z-001\32-bitMips-master_original8\32-bitMips-master\miTo.xpr
# Log file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/vivado.log
# Journal file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg
source testebenchc.tcl
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
refresh_design
refresh_design
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
refresh_design
refresh_design
refresh_design
relaunch_sim
refresh_design
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
refresh_design
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
close_sim
