//===-- DSPTargetMachine.cpp - Define TargetMachine for DSP -------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// Implements the info about DSP target spec.
//
//===----------------------------------------------------------------------===//
#include "DSPTargetMachine.h"
#include "DSP.h"
#include "llvm/PassManager.h"
#include "llvm/CodeGen/Passes.h"
#include "llvm/Support/TargetRegistry.h"
#include "llvm/Support/CommandLine.h"
#include <stdio.h>

using namespace llvm;

#define DEBUG_TYPE "dsp"

extern "C" void LLVMInitializeDSPTarget() {
	//- Little endian Target Machine
	RegisterTargetMachine<DSPelTargetMachine> X(TheDSPelTarget);
}

extern cl::opt<bool> EnableSwPipeline;
extern cl::opt<bool> DisableHardwareLoops;
extern cl::opt<bool> DisablePacketizer;

// DataLayout --> Big-endian, 32-bit pointer/ABI/alignment
// The stack is always 8 byte aligned
// On function prologue, the stack is created by decrementing
// its pointer. Once decremented, all references are done with positive
// offset from the stack/frame pointer, using StackGrowsUp enables
// an easier handling.
// Using CodeModel::Large enables different CALL behavior.
DSPTargetMachine::
DSPTargetMachine(const Target &T, 
					StringRef TT,
					StringRef CPU, 
					StringRef FS, 
					const TargetOptions &Options,
					Reloc::Model RM, 
					CodeModel::Model CM,
					CodeGenOpt::Level OL,
					bool isLittle)
//- Default is big endian
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
Subtarget(nullptr), DefaultSubtarget(TT, CPU, FS, isLittle, RM, this) {
	Subtarget = &DefaultSubtarget;
	initAsmInfo();
}

void DSPelTargetMachine::anchor() { }

DSPelTargetMachine::DSPelTargetMachine(const Target &T, 
										StringRef TT,
										StringRef CPU, 
										StringRef FS, 
										const TargetOptions &Options,
										Reloc::Model RM, 
										CodeModel::Model CM,
										CodeGenOpt::Level OL)
: DSPTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}

namespace {
	/// DSP Code Generator Pass Configuration Options.
	class DSPPassConfig : public TargetPassConfig {
	public:
		DSPPassConfig(DSPTargetMachine *TM, PassManagerBase &PM)
			: TargetPassConfig(TM, PM) {}
		DSPTargetMachine &getDSPTargetMachine() const {
			return getTM<DSPTargetMachine>();
		}
		const DSPSubtarget &getDSPSubtarget() const {
			return *getDSPTargetMachine().getSubtargetImpl();
		}

		virtual bool addInstSelector();
		bool addPreRegAlloc() override;
		bool addPostRegAlloc() override;
		virtual bool addPreEmitPass();

	};
	

} // namespace

bool DSPPassConfig::addInstSelector(){
	addPass(createDSPISelDag(getDSPTargetMachine()));
	return false;
}

bool DSPPassConfig::addPreRegAlloc() {
	/*if (!DSPReserveGP) {
		// $gp is a caller-saved register.
		addPass(createDSPEmitGPRestorePass(getDSPTargetMachine()));
	}*/

	addPass(createDSPHandlerCCPass());
	
	//ppp
	//if (EnableSwPipeline)
	//{
	//	addPass(createLoopPipelinePass());
	//}
	if (getOptLevel() != CodeGenOpt::None)
		if (!DisableHardwareLoops)
			addPass(createDSPHardwareLoops());

	return false;
}

bool DSPPassConfig::addPostRegAlloc(){

	return false;
}


bool DSPPassConfig::addPreEmitPass() {
	DSPTargetMachine &TM = getDSPTargetMachine();
	addPass(createDSPDelJmpPass(TM));

	addPass(createDSPDelaySlotFillerPass(TM));
	//fixup hwloop
	if(!DisablePacketizer)
		addPass(createDSPPacketizer());

	addPass(createDSPVLIWBundlerDrive(TM));
	//addPass(createDSPMemEst());
	if (!DisableHardwareLoops)
		addPass(createDSPFixupHwLoops());

	return true;
}



TargetPassConfig *DSPTargetMachine::createPassConfig(PassManagerBase &PM) {
	return new DSPPassConfig(this, PM);
}
