#OPTIONS:"|-layerid|0|-orig_srs|/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/processing_state_controller_comp.srs|-top|resizer|-prodtype|synplify_pro|-pqdpadd|-verification_mode|0|-infer_seqShift|-primux|-fixsmult|-dspmac|-nram|-divnmod|-nostructver|-I|/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/|-I|/vol/synopsys/fpga/O-2018.09-SP1/lib|-sysv|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|off|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-fast_synthesis|0|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_ver":1543382462
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v":1543381811
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":1543381811
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v":1533714205
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v":1543381931
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh":1543382268
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":1716219651
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":1715624401
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/avg_pool.sv":1714674221
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.sv":1715786390
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":1715779889
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":1716218924
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":1715878200
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/network_components.sv":1716218295
#CUR:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/processing_state_controller.sv":1716220290
0			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv" verilog
1			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv" verilog
2			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/avg_pool.sv" verilog
3			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.sv" verilog
4			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv" verilog
5			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv" verilog
6			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv" verilog
7			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/network_components.sv" verilog
8			"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/processing_state_controller.sv" verilog
#Dependency Lists(Uses List)
0 -1
1 0
2 3
3 -1
4 -1
5 -1
6 1
7 4 2 6
8 5 7
#Dependency Lists(Users Of)
0 1
1 6
2 7
3 2
4 7
5 8
6 7
7 8
8 -1
#Design Unit to File Association
module work processing_state_controller 8
module work network_components 7
module work convolutional_layer 6
module work resizer 5
module work fc 4
module work avg_pool 2
module work div 3
module work conv 1
module work window 0
