/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [10:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_11z[1] & in_data[169]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[11] & celloutsig_0_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[9] & celloutsig_0_10z);
  assign celloutsig_0_5z = !(celloutsig_0_1z[0] ? celloutsig_0_4z : celloutsig_0_1z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_15z | celloutsig_1_7z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z | celloutsig_0_14z[3]);
  assign celloutsig_0_4z = ~((in_data[53] | in_data[43]) & (celloutsig_0_1z[1] | celloutsig_0_2z));
  assign celloutsig_0_11z = celloutsig_0_5z ^ celloutsig_0_10z;
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] + in_data[72:69];
  assign celloutsig_0_8z = celloutsig_0_0z[11:8] == { celloutsig_0_7z[3:1], celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[87:75] == celloutsig_0_0z;
  assign celloutsig_1_15z = celloutsig_1_4z[7:4] === { celloutsig_1_12z[3:1], celloutsig_1_7z };
  assign celloutsig_0_27z = { celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_11z } === celloutsig_0_15z[13:0];
  assign celloutsig_1_3z = in_data[122:114] || { celloutsig_1_2z[3:0], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_4z[10:1] || { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_3z[6:4] || in_data[81:79];
  assign celloutsig_0_9z = { celloutsig_0_7z[9:6], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[6:4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_0z[10:9], celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[56:33], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z } % { 1'h1, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_33z = ~ { celloutsig_0_30z[10:5], celloutsig_0_5z, celloutsig_0_32z };
  assign celloutsig_1_0z = ~ in_data[114:104];
  assign celloutsig_1_11z = ~ celloutsig_1_4z[6:3];
  assign celloutsig_0_30z = ~ { celloutsig_0_3z[3:2], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:0], celloutsig_0_1z } | in_data[92:82];
  assign celloutsig_0_26z = & celloutsig_0_14z[16:6];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } << { celloutsig_1_4z[10:1], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_0z[5], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } << { celloutsig_0_14z[10:2], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_12z = celloutsig_1_5z[8:5] >> celloutsig_1_2z[4:1];
  assign celloutsig_0_0z = in_data[54:42] >>> in_data[80:68];
  assign celloutsig_1_2z = in_data[158:154] ^ celloutsig_1_0z[5:1];
  assign celloutsig_0_7z = { celloutsig_0_0z[9:0], celloutsig_0_2z } ^ celloutsig_0_3z;
  assign celloutsig_0_32z = ~((celloutsig_0_7z[9] & celloutsig_0_19z) | celloutsig_0_12z);
  assign celloutsig_0_23z = ~((celloutsig_0_2z & celloutsig_0_12z) | celloutsig_0_13z[1]);
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_22z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_0z[11:8], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_1z = ~((in_data[173] & celloutsig_1_0z[6]) | (in_data[127] & celloutsig_1_0z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[4] & celloutsig_0_5z) | (celloutsig_0_3z[4] & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
