 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)                        0.10      0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)                         0.10      0.21       0.61 r
  n106 (net)                     9         7.47                0.00       0.61 r
  U85/A3 (AND3X1_RVT)                                0.10      1.89       2.50 r
  U85/Y (AND3X1_RVT)                                 0.05      0.11       2.61 r
  n88 (net)                      4         3.16                0.00       2.61 r
  U88/A1 (NAND3X0_RVT)                               0.05      0.29       2.91 r
  U88/Y (NAND3X0_RVT)                                0.08      0.07       2.98 f
  n90 (net)                      2         1.62                0.00       2.98 f
  U69/A2 (OR2X1_RVT)                                 0.08      0.07       3.05 f
  U69/Y (OR2X1_RVT)                                  0.03      0.08       3.13 f
  n93 (net)                      2         1.52                0.00       3.13 f
  U122/A2 (OA22X1_RVT)                               0.03      0.06       3.19 f
  U122/Y (OA22X1_RVT)                                0.03      0.08       3.27 f
  n94 (net)                      1         0.68                0.00       3.27 f
  U123/A1 (NAND2X0_RVT)                              0.03      0.01       3.28 f
  U123/Y (NAND2X0_RVT)                               0.04      0.04       3.33 r
  Lv13_D_2 (net)                 1         0.74                0.00       3.33 r
  DFF_3/q_reg/D (DFFX1_RVT)                          0.04      0.01       3.34 r
  data arrival time                                                       3.34

  clock ideal_clock1 (rise edge)                              10.00      10.00
  clock network delay (ideal)                                  0.40      10.40
  clock uncertainty                                           -0.05      10.35
  DFF_3/q_reg/CLK (DFFX1_RVT)                                  0.00      10.35 r
  library setup time                                          -0.05      10.30
  data required time                                                     10.30
  -------------------------------------------------------------------------------
  data required time                                                     10.30
  data arrival time                                                      -3.34
  -------------------------------------------------------------------------------
  slack (MET)                                                             6.96


1
