Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri Feb 23 11:58:55 2024
| Host         : n019 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcu200
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1314 |
|    Minimum number of control sets                        |  1185 |
|    Addition due to synthesis replication                 |     6 |
|    Addition due to physical synthesis replication        |   123 |
| Unused register locations in slices containing registers |  1645 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1314 |
| >= 0 to < 4        |   289 |
| >= 4 to < 6        |   141 |
| >= 6 to < 8        |   265 |
| >= 8 to < 10       |   232 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     8 |
| >= 16              |   343 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11821 |         2586 |
| No           | No                    | Yes                    |             244 |           68 |
| No           | Yes                   | No                     |            5290 |         1711 |
| Yes          | No                    | No                     |            9120 |         1668 |
| Yes          | No                    | Yes                    |              99 |           21 |
| Yes          | Yes                   | No                     |            8725 |         1931 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_11                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/state_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_11                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/set_pre_req                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[8]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_99                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[8]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/AccessKind[1]_i_1_n_0                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[17]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_93[0]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Use_XX_Accesses.cache_updated_allowed_reg[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/SR[0]                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[0][0]                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Using_Stream.stream_req_1st_cycle_reg[0]                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                                   | design_1_i/rst_ddr4_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/DDataRdy_reg_0[0]                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_potential_exception_i                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                          | design_1_i/rst_ddr4_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/axi_ctrl_top_0/c0_ddr4_aresetn_0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/p_22_in                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0                   |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/data[1]_i_1_n_0                                                                                                                                                       | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Async_Reset.sync_reset_reg                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_TLBS.IB_Addr_strobe_10                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | resetn_IBUF_inst/O                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_write_0/E[0]                                                                                                                                                                                              | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry/MUXCY_I/Using_TLBS.IB_Addr_strobe_1_reg                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                                   |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/cacheline_cnt_reg[2][0]                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/stall_back_to_back_read_d0                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/E[0]                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Use_Async_Reset.sync_reset_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high[0]_i_1_n_0                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_i_1_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][2][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_7[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][1][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][0][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_11[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][1][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_6[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_12[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][0][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_13[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                       | design_1_i/rst_ddr4_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_10[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_9[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_8[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/set_pre_req                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[7]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][2][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][3][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][3][2]_i_2_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__0_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_en_mc2ni                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrdata_en                                                                                                                                                               | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][0][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][1][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][3][3]_i_1_n_0                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/sel                                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                        |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[17]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[8]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/MMU_I/Using_TLBS.ex_stall_cycle_q                                                                                                                                                          |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                                            |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[7]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[11]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[11]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0[0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                5 |              6 |         1.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[11]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/rst_ddr4_0_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_1_i/rst_ddr4_0_300M/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_1[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_1_n_0                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/not_strict_mode.app_rd_data_end_reg[0]                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[86]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_93[0]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_100[0]                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[19]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[25]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[1]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[19]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[37]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[49]_2                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[13]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[1]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[25]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[31]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[37]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[49]_2                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_16[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_8[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_6[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_4[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_2[1]                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_14[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_12[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_10[1]                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_0[1]                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[19]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[1]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[25]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[31]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[37]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[43]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[49]_2                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[13]_1                                                                                                                                                        |                5 |              6 |         1.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[19]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[7]_1                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[49]_2                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[1]_1                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[43]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[31]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[19]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[1]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[25]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[31]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[37]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[43]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[49]_2                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[7]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[43]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[1]_1                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[31]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[37]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[43]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[49]_2                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[7]_1                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[13]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1__0_n_0                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                             |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/rst_ddr4_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_1_i/rst_ddr4_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r                                                                |                3 |              6 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                6 |              7 |         1.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[6]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[1]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep_0                                                                                                                                    |                5 |              7 |         1.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[2]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[11]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[10]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[8]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[7]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[9]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[79]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[6]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[5]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[4]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[3]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[78]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[77]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[76]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[75]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[74]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[73]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[72]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[71]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[70]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[69]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[68]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[67]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[85]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[86]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                            |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              8 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[80]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[81]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                  |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[82]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[83]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[84]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[53]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[36]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[35]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[51]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[34]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[33]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[52]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[32]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[37]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[31]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[30]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[29]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[54]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[28]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[27]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[55]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[7]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[41]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[47]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[46]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[45]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[44]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[43]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[48]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[42]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[26]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[40]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[39]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_97[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_98[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[38]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[49]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[50]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[58]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[16]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[15]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[14]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[13]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[12]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[17]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[59]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[60]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[61]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[62]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[63]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[64]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[65]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[57]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[5]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[25]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[24]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[23]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[56]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[66]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[22]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[21]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[20]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[19]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[18]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[2]                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/addr[9]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[4].axi_ctrl_reg/data[7]_i_1_n_0                                                                                                                                                       | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A[7]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              9 |         9.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/MUXCY_I/lopt_10                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                7 |              9 |         1.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_fetch                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data[8]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__3_n_0                                                                                                                               |                8 |              9 |         1.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_8                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[17]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                7 |             10 |         1.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                9 |             11 |         1.22 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                7 |             11 |         1.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                   | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |                5 |             11 |         2.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |                7 |             13 |         1.86 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_ESR                                                                                                                                                  |                5 |             13 |         2.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1[0]                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[4]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                     | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                              |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN                                                                                                                                                      |                4 |             14 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                     |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               12 |             16 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_9                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               13 |             16 |         1.23 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                    | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_1                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                  |                5 |             17 |         3.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |                9 |             17 |         1.89 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                6 |             18 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                5 |             19 |         3.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |               16 |             19 |         1.19 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             22 |         5.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             22 |         1.83 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                   |                3 |             23 |         7.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                        |               11 |             24 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry/MUXCY_I/Using_TLBS.IB_Addr_strobe_1_reg                                                                        |                                                                                                                                                                                                                                         |               12 |             24 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |               12 |             24 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_4                                                                                                                                                    |               18 |             26 |         1.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             26 |         1.86 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                  |                7 |             26 |         3.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0]_0[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                4 |             26 |         6.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                   |               11 |             27 |         2.45 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/valid_Req_XX_reg[0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             27 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__2_n_0                                                                                                                               |               19 |             27 |         1.42 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             28 |         2.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             28 |         2.80 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/rst_ddr4_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__4_n_0                                                                                                                               |               26 |             28 |         1.08 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                       | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |               12 |             28 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[12][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             29 |         1.81 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[14][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[9][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             29 |         1.32 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[5][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             29 |         1.71 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[8][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[7][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[6][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             29 |         1.93 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[15][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[2][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[3][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[4][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             29 |         1.93 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[13][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             29 |         1.93 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[1][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             29 |         1.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[11][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[10][44]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[0][44]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_5                                                                                                                                                    |               16 |             30 |         1.88 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/MUXCY_I/lopt_10                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             30 |         1.58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[0]                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                          |               10 |             32 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_A0_out[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/p_0_in[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_3[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[1]                                                                                                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                             |               15 |             32 |         2.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_94                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_95                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                          |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_EAR                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                              |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                       |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                           | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                  | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                           |               11 |             32 |         2.91 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                            | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry/MUXCY_I/Using_FPGA.Native_1[0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/S00_ARESETN[0]                                                                                                                                                                             |               11 |             33 |         3.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                              |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                           |                                                                                                                                                                                                                                         |               20 |             33 |         1.65 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                4 |             36 |         9.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum215_out                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum89_out                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                            |               17 |             36 |         2.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_6                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_2                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_5                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_3                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_7                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_4                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                8 |             36 |         4.50 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_8                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_2[0]                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                       |               14 |             36 |         2.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                         | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |               14 |             37 |         2.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             37 |         2.85 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                         |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                              |               14 |             37 |         2.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                      | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |               21 |             37 |         1.76 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_364                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_363                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_365                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_386                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                           |                                                                                                                                                                                                                                         |                4 |             37 |         9.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_330                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             38 |         2.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_332                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             38 |         2.24 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_329                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             38 |         2.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_331                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/M00_ARESETN[0]                                                                                                                                                                              |               11 |             39 |         3.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             39 |         3.55 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             42 |         5.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             42 |         5.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             44 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             44 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             44 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             44 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                           |               33 |             45 |         1.36 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__1_n_0                                                                                                                               |               40 |             45 |         1.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                8 |             47 |         5.88 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             47 |         2.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                            |               41 |             49 |         1.20 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_2                                                                                                                                                    |               27 |             49 |         1.81 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               30 |             50 |         1.67 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/rst_ddr4_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               18 |             52 |         2.89 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_repN_3                                                                                                                                                    |               17 |             53 |         3.12 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                7 |             59 |         8.43 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                        | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                            |               19 |             60 |         3.16 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_10                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               25 |             60 |         2.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                    |               15 |             62 |         4.13 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                           |               20 |             63 |         3.15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                      |               20 |             63 |         3.15 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                           |               27 |             64 |         2.37 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                          |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                 |               15 |             66 |         4.40 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                    |               14 |             68 |         4.86 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             70 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                   |               26 |             71 |         2.73 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                                    |               18 |             72 |         4.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                          |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               13 |             75 |         5.77 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               11 |             75 |         6.82 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               12 |             75 |         6.25 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             79 |        11.29 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                    |               16 |             80 |         5.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             81 |         2.61 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1                                                                                                                                                                                              |               36 |             83 |         2.31 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |             86 |         3.19 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             90 |         3.91 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/D[0]                                                                                                                                              |               31 |             90 |         2.90 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                    |               25 |             98 |         3.92 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               46 |            107 |         2.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/E[0]                                                                                                                                                                  | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               72 |            109 |         1.51 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg[0]                                                                                                                      | design_1_i/rst_ddr4_0_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               41 |            109 |         2.66 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                    |                                                                                                                                                                                                                                         |               36 |            120 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_7                                                                                                                    |               28 |            122 |         4.36 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                               |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                    |                                                                                                                                                                                                                                         |               41 |            133 |         3.24 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg_rep__3                                                                             |               78 |            135 |         1.73 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly[1][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               44 |            137 |         3.11 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1                                                                                                                                                                    |                                                                                                                                                                                                                                         |               41 |            147 |         3.59 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                          |                                                                                                                                                                                                                                         |               48 |            167 |         3.48 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                |               52 |            183 |         3.52 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                            |               68 |            188 |         2.76 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                            |               40 |            190 |         4.75 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                              |               65 |            197 |         3.03 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               90 |            217 |         2.41 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               92 |            257 |         2.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                           |               73 |            272 |         3.73 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                    |                                                                                                                                                                                                                                         |               62 |            275 |         4.44 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                 |               86 |            286 |         3.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |            296 |         6.58 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                           |               90 |            327 |         3.63 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |              172 |            452 |         2.63 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                      |                                                                                                                                                                                                                                         |               79 |            513 |         6.49 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |              134 |            514 |         3.84 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                         |              117 |            514 |         4.39 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              203 |            519 |         2.56 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |              112 |            537 |         4.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |              112 |            537 |         4.79 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               49 |            542 |        11.06 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              131 |            574 |         4.38 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                         |              116 |            576 |         4.97 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |              133 |            576 |         4.33 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |              120 |            596 |         4.97 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               52 |            597 |        11.48 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |               40 |            624 |        15.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |               40 |            624 |        15.60 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |               39 |            624 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                  |                                                                                                                                                                                                                                         |              154 |            640 |         4.16 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |               42 |            672 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |               44 |            680 |        15.45 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rmw_rd_done_dly                                                                                                                                                                            |                                                                                                                                                                                                                                         |               43 |            688 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                             |                                                                                                                                                                                                                                         |               48 |            768 |        16.00 |
|  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2227 |          10315 |         4.63 |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


