Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon May 23 19:51:20 2016
| Host         : mikkel running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.176        0.000                      0                15283        0.023        0.000                      0                15283        4.020        0.000                       0                 11884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.176        0.000                      0                15283        0.023        0.000                      0                15283        4.020        0.000                       0                 11884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.155ns (41.693%)  route 4.412ns (58.307%))
  Logic Levels:           18  (CARRY4=17 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[59].carrymux_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[63].carrymux_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.539 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.539    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[64]
    SLICE_X26Y44         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.499    12.691    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.062    12.715    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 3.152ns (41.670%)  route 4.412ns (58.330%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[59].carrymux_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.536 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.536    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[61]
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.499    12.691    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.062    12.715    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 3.131ns (41.507%)  route 4.412ns (58.493%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[59].carrymux_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.515 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.515    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[63]
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.499    12.691    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.062    12.715    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 3.057ns (40.928%)  route 4.412ns (59.072%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[59].carrymux_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.441 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.441    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[62]
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.499    12.691    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[62]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.062    12.715    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[62]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 3.041ns (40.801%)  route 4.412ns (59.199%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[59].carrymux_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.425 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.425    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[60]
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.499    12.691    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.062    12.715    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][11]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.830ns (26.657%)  route 5.035ns (73.343%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.412     5.819    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.124     5.943 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.978     6.921    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/three_phase_pwm_s_axi_wvalid
    SLICE_X9Y44          LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3/O
                         net (fo=127, routed)         1.603     8.648    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.772 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4/O
                         net (fo=9, routed)           0.456     9.228    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4_n_0
    SLICE_X20Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.352 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1/O
                         net (fo=8, routed)           0.586     9.938    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.484    12.676    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/clk
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][11]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X20Y26         FDSE (Setup_fdse_C_S)       -0.524    12.229    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][11]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][14]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.830ns (26.657%)  route 5.035ns (73.343%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.412     5.819    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.124     5.943 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.978     6.921    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/three_phase_pwm_s_axi_wvalid
    SLICE_X9Y44          LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3/O
                         net (fo=127, routed)         1.603     8.648    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.772 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4/O
                         net (fo=9, routed)           0.456     9.228    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4_n_0
    SLICE_X20Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.352 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1/O
                         net (fo=8, routed)           0.586     9.938    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.484    12.676    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/clk
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][14]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X20Y26         FDSE (Setup_fdse_C_S)       -0.524    12.229    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][14]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][15]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.830ns (26.657%)  route 5.035ns (73.343%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.412     5.819    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.124     5.943 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.978     6.921    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/three_phase_pwm_s_axi_wvalid
    SLICE_X9Y44          LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3/O
                         net (fo=127, routed)         1.603     8.648    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.772 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4/O
                         net (fo=9, routed)           0.456     9.228    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4_n_0
    SLICE_X20Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.352 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1/O
                         net (fo=8, routed)           0.586     9.938    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.484    12.676    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/clk
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][15]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X20Y26         FDSE (Setup_fdse_C_S)       -0.524    12.229    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][15]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.830ns (26.657%)  route 5.035ns (73.343%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.412     5.819    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.124     5.943 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.978     6.921    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/three_phase_pwm_s_axi_wvalid
    SLICE_X9Y44          LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3/O
                         net (fo=127, routed)         1.603     8.648    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[0][31]_i_3_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.772 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4/O
                         net (fo=9, routed)           0.456     9.228    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_4_n_0
    SLICE_X20Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.352 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1/O
                         net (fo=8, routed)           0.586     9.938    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.484    12.676    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/clk
    SLICE_X20Y26         FDSE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][9]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X20Y26         FDSE (Setup_fdse_C_S)       -0.524    12.229    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_axi_lite_interface/inst/slv_reg_array_reg[2][9]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 3.038ns (40.777%)  route 4.412ns (59.223%))
  Logic Levels:           16  (CARRY4=15 LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.664     2.972    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X32Y51         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[64]/Q
                         net (fo=67, routed)          3.795     7.285    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[64]
    SLICE_X27Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__17/O
                         net (fo=1, routed)           0.618     8.026    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X26Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.606 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.606    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.834    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.290    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.404    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.518    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[35].carrymux_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[39].carrymux_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.746    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[43].carrymux_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[47].carrymux_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.974    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[51].carrymux_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.088    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[55].carrymux_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.422 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.422    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[57]
    SLICE_X26Y42         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       1.498    12.690    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X26Y42         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)        0.062    12.714    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.746%)  route 0.158ns (55.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.558     0.899    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y10         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.158     1.185    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]_0[5]
    SLICE_X20Y10         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.828     1.198    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X20Y10         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y10         FDRE (Hold_fdre_C_D)        -0.002     1.162    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.249ns (62.971%)  route 0.146ns (37.029%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.555     0.896    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.146     1.183    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[22]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.228 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.228    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[23]
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.291 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[23]
    SLICE_X21Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.823     1.193    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105     1.264    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.559     0.900    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[56]/Q
                         net (fo=2, routed)           0.147     1.188    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[56]
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.233 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[57].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[57]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.298 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.298    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[57]
    SLICE_X21Y42         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.829     1.199    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.105     1.270    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.560     0.901    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/Q
                         net (fo=2, routed)           0.147     1.189    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[60]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.234 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[61].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[61]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.299 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.299    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[61]
    SLICE_X21Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.830     1.200    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y43         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.556     0.897    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.147     1.185    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[28]
    SLICE_X21Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.230 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[29]
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.295 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.295    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[29]
    SLICE_X21Y35         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.825     1.195    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y35         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105     1.266    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.556     0.897    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y36         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=2, routed)           0.147     1.185    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[32]
    SLICE_X21Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.230 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[33].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[33]
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.295 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.295    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[33]
    SLICE_X21Y36         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.825     1.195    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y36         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.105     1.266    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.557     0.898    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y37         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[36]/Q
                         net (fo=2, routed)           0.147     1.186    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[36]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.231 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[37].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[37]
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.296 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.296    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[37]
    SLICE_X21Y37         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.826     1.196    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.105     1.267    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.553     0.894    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.147     1.182    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[12]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.227 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.227    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[13]
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.292 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.292    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X21Y31         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.821     1.191    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.105     1.262    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.550     0.891    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y28         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.147     1.179    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[0]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.224 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.224    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[1]
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.289 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.289    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X21Y28         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.818     1.188    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.105     1.259    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.555     0.896    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.147     1.184    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[20]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.229 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[21]
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.294 r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.294    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[21]
    SLICE_X21Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11884, routed)       0.823     1.193    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y33         FDRE                                         r  design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105     1.264    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y6     design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y10    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y2     design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y5     design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y17    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y9     design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y13    design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



