timestamp 1736693491
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use FULL_ADDER_XORED FULL_ADDER_XORED_7 1 0 23154 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_6 1 0 19863 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_5 1 0 16572 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_4 1 0 13282 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_3 1 0 9991 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_2 1 0 6700 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_1 1 0 3409 0 1 1114
use FULL_ADDER_XORED FULL_ADDER_XORED_0 1 0 118 0 1 1114
port "VSS" 27 13013 4410 13092 4510 m5
port "VDD" 28 9690 4249 9989 4459 m4
port "S0" 18 26174 43 26249 125 m2
port "S1" 19 22884 49 22959 131 m2
port "S2" 20 19585 39 19660 121 m2
port "S3" 21 16307 40 16382 122 m2
port "S4" 22 13005 43 13080 125 m2
port "S5" 23 9718 42 9793 124 m2
port "S6" 24 6430 39 6505 121 m2
port "S7" 25 3135 36 3210 118 m2
port "C" 26 35 965 87 1026 m1
port "B0" 2 25337 4298 25432 4364 m1
port "A0" 10 22869 4316 22964 4382 m1
port "B1" 3 22065 4308 22160 4374 m1
port "A1" 11 19580 4310 19675 4376 m1
port "B2" 4 18766 4302 18861 4368 m1
port "A2" 12 16289 4306 16384 4372 m1
port "B3" 5 15490 4289 15585 4355 m1
port "A3" 13 12997 4312 13092 4378 m1
port "B4" 6 12185 4284 12280 4350 m1
port "A4" 14 9707 4314 9802 4380 m1
port "B5" 7 8899 4291 8994 4357 m1
port "A5" 15 6414 4312 6509 4378 m1
port "B6" 8 5600 4287 5695 4353 m1
port "A6" 16 3124 4304 3219 4370 m1
port "K" 1 25542 4215 25714 4386 m2
port "B7" 9 2314 4293 2409 4359 m1
port "A7" 17 -167 4310 -72 4376 m1
node "VSS" 0 28827.1 13013 4410 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128584956 62336 0 0
node "VDD" 4 9574 9690 4249 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7701720 49994 0 0 0 0
node "S0" 0 71.5446 26174 43 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S1" 0 71.5483 22884 49 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S2" 0 71.5468 19585 39 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S3" 0 71.5468 16307 40 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S4" 0 71.5505 13005 43 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S5" 0 71.549 9718 42 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S6" 0 71.5497 6430 39 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "S7" 0 71.5512 3135 36 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 414 0 0 0 0 0 0 0 0
node "m1_22858_953#" 0 131.182 22858 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_19567_953#" 0 131.182 19567 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_16277_953#" 0 131.182 16277 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_12986_953#" 0 131.182 12986 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_9695_953#" 0 131.182 9695 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_6404_953#" 0 131.182 6404 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_3113_953#" 0 131.182 3113 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "C" 0 62.6506 35 965 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5304 292 0 0 0 0 0 0 0 0 0 0
node "m1_25486_3220#" 5 1626.3 25486 3220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 314223 7088 0 0 0 0 0 0 0 0 0 0
node "B0" 0 105.619 25337 4298 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A0" 1 413.118 22869 4316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75911 1608 12099 440 0 0 0 0 0 0 0 0
node "B1" 0 106.019 22065 4308 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A1" 1 412.289 19580 4310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74373 1580 14641 484 0 0 0 0 0 0 0 0
node "B2" 0 103.18 18766 4302 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A2" 1 403.621 16289 4306 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74591 1584 14641 484 0 0 0 0 0 0 0 0
node "B3" 0 118.299 15490 4289 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A3" 1 415.404 12997 4312 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76226 1614 12099 440 0 0 0 0 0 0 0 0
node "B4" 0 104.046 12185 4284 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A4" 1 413.556 9707 4314 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76226 1614 12099 440 0 0 0 0 0 0 0 0
node "B5" 0 105.186 8899 4291 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A5" 1 406.709 6414 4312 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74011 1576 13431 464 0 0 0 0 0 0 0 0
node "B6" 0 103.943 5600 4287 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A6" 1 410.583 3124 4304 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75463 1600 12099 440 0 0 0 0 0 0 0 0
node "K" 22 11025.1 25542 4215 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 302710 6604 4569719 51830 0 0 0 0 0 0 0 0
node "B7" 0 106.017 2314 4293 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19800 564 0 0 0 0 0 0 0 0 0 0
node "A7" 1 459.327 -167 4310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79570 1678 13189 460 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_6404_953#" "S6" 0.333873
cap "m1_22858_953#" "S1" 0.335375
cap "B5" "VDD" 16.0774
cap "VSS" "B1" 3.9203
cap "A1" "K" 213.73
cap "m1_25486_3220#" "VSS" 153.459
cap "VDD" "A2" 30.0928
cap "VSS" "A3" 33.5942
cap "VDD" "B6" 15.7712
cap "m1_12986_953#" "VSS" 23.0123
cap "B5" "VSS" 3.95025
cap "B0" "VDD" 9.99073
cap "K" "B2" 82.4046
cap "VSS" "A2" 49.6938
cap "VSS" "S1" 22.09
cap "m1_22858_953#" "VSS" 23.0118
cap "VSS" "B6" 3.97607
cap "C" "VSS" 8.43377
cap "B3" "K" 6.9183
cap "VDD" "B7" 16.3164
cap "VDD" "VSS" 18749.4
cap "B0" "VSS" 9.67086
cap "VSS" "S5" 22.0856
cap "A4" "K" 186.116
cap "m1_25486_3220#" "S0" 0.339174
cap "B7" "VSS" 4.75009
cap "VSS" "S3" 22.0988
cap "A6" "K" 173.613
cap "A1" "VDD" 29.1181
cap "m1_19567_953#" "VSS" 23.0114
cap "VSS" "m1_3113_953#" 23.0125
cap "K" "A0" 169.114
cap "B3" "A2" 7.19468
cap "VDD" "B2" 15.6755
cap "A4" "B5" 0.545052
cap "A1" "VSS" 51.6202
cap "A7" "VDD" 5.04746
cap "K" "B4" 69.7347
cap "K" "A5" 191.969
cap "S0" "VSS" 10.1573
cap "B3" "VDD" 19.5801
cap "VSS" "B2" 3.97638
cap "A4" "VDD" 29.4758
cap "A7" "VSS" 35.1979
cap "m1_12986_953#" "S4" 0.333126
cap "S2" "VSS" 22.0988
cap "B3" "VSS" 3.98936
cap "m1_9695_953#" "S5" 0.334623
cap "m1_6404_953#" "VSS" 23.0121
cap "K" "B1" 76.7629
cap "A4" "VSS" 32.3021
cap "m1_25486_3220#" "K" 12.7483
cap "A6" "VDD" 26.726
cap "K" "A3" 168.494
cap "S2" "m1_19567_953#" 0.336887
cap "m1_9695_953#" "VSS" 23.0119
cap "S6" "VSS" 22.0812
cap "m1_16277_953#" "S3" 0.336887
cap "m1_16277_953#" "VSS" 23.0114
cap "B5" "K" 59.3241
cap "VSS" "S7" 22.0724
cap "K" "A2" 213.921
cap "A6" "VSS" 36.0835
cap "VDD" "A0" 28.4438
cap "K" "B6" 73.5078
cap "S4" "VSS" 22.0768
cap "VDD" "B4" 15.847
cap "VDD" "A5" 27.8766
cap "B0" "K" 73.513
cap "VDD" "K" 2064.19
cap "VSS" "A0" 33.595
cap "m1_3113_953#" "S7" 0.332381
cap "K" "B7" 55.1991
cap "VSS" "B4" 3.97212
cap "VSS" "A5" 36.958
cap "K" "VSS" 2741.16
cap "VDD" "B1" 16.4249
cap "VDD" "A3" 28.6011
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/VDD" 2.91383
cap "FULL_ADDER_XORED_0/COUT" "FULL_ADDER_XORED_0/VSS" -4.34097
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/NAND2_2/B" 2.35451
cap "FULL_ADDER_XORED_0/XOR2_0/B" "FULL_ADDER_XORED_0/VSS" 4.01764
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/A" 0.818254
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/B" 11.4275
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/COUT" 0.736417
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/COUT" 5.54167
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/A" 0.516531
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/NAND2_2/B" 1.69844
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/VSS" 0.359303
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/COUT" 0.162238
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/OUT" -6.93889e-18
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/B" 4.88519
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/A" 1.26542
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 2.05618
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/NAND2_2/A" 2.47442
cap "FULL_ADDER_XORED_1/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" "FULL_ADDER_XORED_0/NAND2_2/B" 0.479023
cap "FULL_ADDER_XORED_0/COUT" "FULL_ADDER_XORED_0/NAND2_2/B" 1.13687e-13
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/NAND2_2/B" 0.281654
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/NAND2_2/Y" 15.3587
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/A" 0.086945
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_1/COUT" 2.4944
cap "FULL_ADDER_XORED_0/NAND2_2/Y" "FULL_ADDER_XORED_1/XOR2_0/A" 12.2827
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/XOR2_0/A" 1.96898
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/B" 204.055
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/NAND2_2/B" 0.732728
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/NAND2_2/B" 0.349034
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/COUT" -8.48492
cap "FULL_ADDER_XORED_0/NAND2_2/B" "FULL_ADDER_XORED_1/XOR2_0/A" 6.67236
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/VSS" 14.4747
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/Y" 3.44108
cap "FULL_ADDER_XORED_0/NAND2_2/Y" "FULL_ADDER_XORED_1/NAND2_2/B" 5.16877
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/COUT" 26.6734
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/XOR2_0/B" -4.94583
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/B" 0.880758
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/NAND2_2/A" 3.46336
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/B" 4.92496
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/Y" 11.6265
cap "FULL_ADDER_XORED_0/NAND2_2/Y" "FULL_ADDER_XORED_1/COUT" 2.14557
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 12.6548
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/COUT" 24.4645
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/A" 4.33572
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/A" -1.42109e-14
cap "FULL_ADDER_XORED_0/NAND2_2/a_994_146#" "FULL_ADDER_XORED_1/XOR2_0/A" 0.787645
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/B" 0.784785
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/VDD" 37.0385
cap "FULL_ADDER_XORED_0/NAND2_2/B" "FULL_ADDER_XORED_1/COUT" -8.88178e-16
cap "FULL_ADDER_XORED_1/XOR2_0/B" "FULL_ADDER_XORED_0/NAND2_2/A" 1.42373
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/A" 3.97067
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/B" 5.04479
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/NAND2_2/A" 0.0727086
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/B" 0.140497
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_2/COUT" 0.162238
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_0/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_XORED_0/NAND2_2/A" "FULL_ADDER_XORED_1/NAND2_2/B" 0.242705
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/COUT" 5.06875
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/NAND2_2/B" 12.4085
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/Y" 0.359303
cap "FULL_ADDER_XORED_0/NAND2_2/B" "FULL_ADDER_XORED_1/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_0/OUT" 1.31761
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/COUT" 0.156037
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_2/COUT" 0.736417
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 1.55762
cap "FULL_ADDER_XORED_0/NAND2_2/Y" "FULL_ADDER_XORED_1/COUT" 2.14557
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_0/OUT" 0.978891
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/B" 0.242616
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_0/NAND2_2/Y" 2.04674
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/A" 0.0223213
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/NAND2_2/A" 1.27966
cap "FULL_ADDER_XORED_1/NAND2_2/Y" "FULL_ADDER_XORED_2/XOR2_0/A" 5.53506
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/A" 0.515507
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/COUT" 24.4645
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/NAND2_2/Y" 12.9649
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/XOR2_0/B" 9.66132
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/B" 203.965
cap "FULL_ADDER_XORED_2/XOR2_0/B" "FULL_ADDER_XORED_1/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/XOR2_0/A" 4.14325
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/OUT" 0.37625
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/B" -4.95415
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/B" 2.4944
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/NAND2_2/B" 7.46559
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/OUT" 10.5995
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/A" 1.25651
cap "FULL_ADDER_XORED_1/NAND2_2/Y" "FULL_ADDER_XORED_2/NAND2_0/Y" 2.8178
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/Y" 15.3422
cap "FULL_ADDER_XORED_1/NAND2_2/Y" "FULL_ADDER_XORED_2/COUT" 2.14557
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/VDD" 8.35643
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/COUT" -8.48457
cap "FULL_ADDER_XORED_1/NAND2_2/A" "FULL_ADDER_XORED_2/XOR2_0/B" 1.94026
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/B" 0.732728
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_1/OUT" 33.732
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/OUT" 26.6719
cap "FULL_ADDER_XORED_1/NAND2_2/A" "FULL_ADDER_XORED_2/XOR2_0/A" 2.83819
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/COUT" -7.10543e-15
cap "FULL_ADDER_XORED_1/NAND2_2/Y" "FULL_ADDER_XORED_2/XOR2_0/B" 2.82986
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/B" 3.49129
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/Y" 0.246766
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/B" 0.00831923
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_1/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_XORED_1/NAND2_2/A" "FULL_ADDER_XORED_2/NAND2_2/B" 0.242705
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/COUT" 3.13664
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/Y" 0.0164821
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_2/XOR2_0/VDD" 1.12337
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/NAND2_2/Y" 6.74764
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/COUT" 1.31761
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/XOR2_0/A" 4.22755
cap "FULL_ADDER_XORED_2/XOR2_0/B" "FULL_ADDER_XORED_1/NAND2_2/Y" 0.611225
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/A" 3.84254
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_1/NAND2_2/Y" 4.39771
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/VDD" 6.10049
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/A" 3.59442
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/VDD" 3.30646
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/XOR2_0/B" 0.148841
cap "FULL_ADDER_XORED_1/NAND2_2/B" "FULL_ADDER_XORED_2/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/COUT" 0.156037
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/B" 1.69399
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/NAND2_2/Y" 0.593648
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/B" 0.0896046
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_2/VSS" 10.4329
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_1/OUT" 1.32792
cap "FULL_ADDER_XORED_2/CIN" "FULL_ADDER_XORED_2/VSS" 0.418746
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/A" 0.712468
cap "FULL_ADDER_XORED_1/NAND2_2/Y" "FULL_ADDER_XORED_2/COUT" 2.14557
cap "FULL_ADDER_XORED_1/NAND2_2/A" "FULL_ADDER_XORED_2/XOR2_0/A" 3.0996
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/VSS" 3.86646
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/A" 0.515507
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/COUT" 14.897
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/NAND2_2/B" 0.732728
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/NAND2_2/B" -4.26326e-14
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/OUT" 8.88178e-16
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" 12.054
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_2/NAND2_2/B" 5.64764
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/VSS" 0.35128
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/B" 0.0425115
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/NAND2_2/A" 1.35237
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/COUT" 5.53506
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_0/A" 1.25651
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/COUT" 15.3422
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/NAND2_2/A" 2.83819
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/COUT" 2.14557
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_2/COUT" 2.17938
cap "FULL_ADDER_XORED_3/NAND2_0/a_994_146#" "FULL_ADDER_XORED_2/NAND2_2/B" 0.479023
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.162238
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/NAND2_2/B" 9.7228
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_0/B" 2.98361
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_2/NAND2_2/A" 0.834967
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_3/NAND2_0/Y" 2.8178
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/NAND2_2/B" 4.14325
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/VSS" 0.112537
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/A" -7.10543e-15
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_2/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_XORED_2/NAND2_2/Y" "FULL_ADDER_XORED_3/XOR2_0/A" 6.74764
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_2/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/XOR2_0/B" 204.055
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_2/OUT" 1.32792
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 37.0385
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/B" 2.4944
cap "FULL_ADDER_XORED_2/NAND2_2/Y" "FULL_ADDER_XORED_3/XOR2_0/B" 1.26171
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_2/NAND2_2/Y" 4.39771
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 24.4645
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/VSS" 3.84254
cap "FULL_ADDER_XORED_2/NAND2_2/Y" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.0164821
cap "FULL_ADDER_XORED_2/NAND2_2/A" "FULL_ADDER_XORED_3/XOR2_0/A" 3.0996
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_3/VSS" 5.14277
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_3/VSS" 7.50871
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" 2.31931
cap "FULL_ADDER_XORED_2/NAND2_2/A" "FULL_ADDER_XORED_3/XOR2_0/B" 1.1053
cap "FULL_ADDER_XORED_2/NAND2_2/A" "FULL_ADDER_XORED_3/NAND2_2/B" 0.242705
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/COUT" 27.9888
cap "FULL_ADDER_XORED_2/NAND2_2/Y" "FULL_ADDER_XORED_3/COUT" 2.14557
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.712468
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/VSS" 14.4615
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_3/XOR2_0/A" 4.22755
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/VSS" -7.41824
cap "FULL_ADDER_XORED_3/XOR2_0/B" "FULL_ADDER_XORED_3/XOR2_0/VDD" -7.92944
cap "FULL_ADDER_XORED_2/NAND2_2/Y" "FULL_ADDER_XORED_3/VSS" 0.593648
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_3/XOR2_0/VDD" 1.12337
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_3/XOR2_0/B" 4.16251
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/XOR2_0/A" 3.97067
cap "FULL_ADDER_XORED_2/NAND2_2/B" "FULL_ADDER_XORED_3/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_4/VSS" 5.61383
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.162238
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/VSS" -6.93889e-18
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 1.92213
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.156037
cap "FULL_ADDER_XORED_3/NAND2_2/A" "FULL_ADDER_XORED_4/VSS" 1.20976
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/VSS" 0.736417
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" 0.479023
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/VSS" 11.8126
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/XOR2_0/Y" 0.359303
cap "FULL_ADDER_XORED_3/NAND2_2/A" "FULL_ADDER_XORED_4/XOR2_0/A" 2.47442
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_3/NAND2_2/A" 0.516531
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/XOR2_0/A" 1.69844
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/XOR2_0/B" 4.88519
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/A" -1.42109e-14
cap "FULL_ADDER_XORED_3/NAND2_2/a_994_146#" "FULL_ADDER_XORED_4/XOR2_0/B" 2.33904
cap "FULL_ADDER_XORED_4/NAND2_0/Y" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.880758
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_4/XOR2_0/VDD" -4.94583
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/VSS" 14.4703
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/A" 3.97067
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_3/NAND2_2/A" 1.42373
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/VSS" 11.9137
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/B" 2.4944
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/XOR2_0/A" 12.2827
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/VSS" 0.834387
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_3/NAND2_2/B" 6.67236
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/B" 204.055
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 24.4645
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VSS" 4.33572
cap "FULL_ADDER_XORED_4/NAND2_0/Y" "FULL_ADDER_XORED_3/OUT" 0.349034
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 37.0385
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_3/NAND2_2/A" 5.55112e-17
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/NAND2_0/Y" 5.16877
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/XOR2_0/B" 3.44108
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_4/VSS" 5.01713
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_3/NAND2_2/B" 4.92496
cap "FULL_ADDER_XORED_4/NAND2_0/Y" "FULL_ADDER_XORED_4/VSS" 0.281654
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/XOR2_0/VDD" 15.3587
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/COUT" 26.6727
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.732728
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 12.8838
cap "FULL_ADDER_XORED_3/NAND2_2/a_994_146#" "FULL_ADDER_XORED_4/XOR2_0/A" 0.787645
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 1.96898
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/COUT" 2.14557
cap "FULL_ADDER_XORED_3/NAND2_2/A" "FULL_ADDER_XORED_4/VSS" 0.142611
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_3/NAND2_2/A" 3.46336
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_3/NAND2_2/B" -8.88178e-16
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/VSS" -8.48475
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_3/OUT" 0.978891
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 1.46273
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.156037
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_3/NAND2_2/A" 0.242705
cap "FULL_ADDER_XORED_3/NAND2_2/B" "FULL_ADDER_XORED_4/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.242616
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.162238
cap "FULL_ADDER_XORED_3/NAND2_2/Y" "FULL_ADDER_XORED_4/COUT" 2.14557
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VSS" 0.0223213
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_3/NAND2_2/Y" 2.04674
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_4/VSS" 0.336981
cap "FULL_ADDER_XORED_4/XOR2_0/B" "FULL_ADDER_XORED_4/VSS" 0.16816
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/VSS" 4.78149
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_3/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_3/OUT" 1.31761
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_4/VSS" 11.9737
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/VSS" 0.736417
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_5/XOR2_0/B" 205.209
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/B" 3.08441
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_4/NAND2_2/a_994_146#" 2.34535
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_4/NAND2_2/A" 1.94556
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/XOR2_0/B" 2.47365
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/NAND2_2/Y" 13.2424
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/NAND2_2/B" 0.732277
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/OUT" 10.5367
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/A" 1.25918
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/NAND2_2/Y" 2.14703
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/NAND2_2/B" 4.14857
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/NAND2_2/A" 1.34958
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_5/COUT" 26.6493
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/COUT" -8.52911
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/B" -5.02101
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_5/VSS" 0.0223213
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/NAND2_0/Y" 2.82148
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_4/NAND2_2/B" 9.67804
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/NAND2_2/Y" 15.3297
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/OUT" 33.6565
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/VDD" 8.3619
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/NAND2_2/Y" 5.54491
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/NAND2_2/B" 7.89296
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_5/XOR2_0/A" 0.377219
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/A" 0.516338
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/COUT" 24.3433
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/NAND2_2/A" 2.84077
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/NAND2_2/B" -7.10543e-15
cap "FULL_ADDER_XORED_5/NAND2_0/a_994_146#" "FULL_ADDER_XORED_4/NAND2_2/B" 0.481561
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_4/NAND2_2/Y" 2.83948
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_4/NAND2_2/a_994_146#" 0.672417
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_5/XOR2_0/B" 0.148961
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/XOR2_0/VDD" 0.0165309
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/VSS" 3.83228
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/OUT" 3.31623
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/XOR2_0/A" 6.75987
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_5/VSS" 2.0517
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/OUT" 3.60451
cap "FULL_ADDER_XORED_4/NAND2_2/a_994_146#" "FULL_ADDER_XORED_5/XOR2_0/A" 0.789353
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/VSS" 0.594705
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_4/OUT" 0.0898793
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/XOR2_0/B" 0.612105
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/OUT" 3.87366
cap "FULL_ADDER_XORED_4/NAND2_2/A" "FULL_ADDER_XORED_5/NAND2_2/B" 0.243299
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/XOR2_0/VDD" 0.156037
cap "FULL_ADDER_XORED_4/NAND2_2/A" "FULL_ADDER_XORED_5/XOR2_0/A" 3.10279
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_5/VSS" 0.104629
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_5/XOR2_0/VDD" 1.11086
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/VSS" 2.84929
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_5/NAND2_2/B" 1.07812
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/A" 0.708599
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/OUT" 1.31872
cap "FULL_ADDER_XORED_4/NAND2_2/Y" "FULL_ADDER_XORED_5/COUT" 2.14703
cap "FULL_ADDER_XORED_5/CIN" "FULL_ADDER_XORED_5/VSS" 0.282936
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_5/VSS" 10.0014
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/VSS" 5.99519
cap "FULL_ADDER_XORED_4/NAND2_2/B" "FULL_ADDER_XORED_5/XOR2_0/A" 4.23258
cap "FULL_ADDER_XORED_5/XOR2_0/B" "FULL_ADDER_XORED_5/XOR2_0/VDD" 0.00825396
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_4/OUT" 1.33105
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_4/NAND2_2/Y" 4.40521
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/B" 1.98539
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/COUT" 2.14557
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/XOR2_0/B" 5.32921
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/OUT" 2.22045e-16
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/VDD" 10.552
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/NAND2_2/B" 10.087
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/VSS" 0.453481
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/XOR2_0/A" 2.47442
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_5/OUT" 8.88178e-16
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/COUT" 12.3562
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/XOR2_0/B" 0.516531
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_5/NAND2_2/B" 0.732728
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.162238
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/A" 1.06994
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/XOR2_0/A" 3.77948
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/NAND2_2/A" 1.26542
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/VSS" 0.254674
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/XOR2_0/A" 12.2827
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/A" 0.899037
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/VSS" 3.4178
cap "FULL_ADDER_XORED_6/XOR2_0/B" "FULL_ADDER_XORED_5/OUT" 204.055
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/VDD" 37.0385
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/VDD" 3.82127
cap "FULL_ADDER_XORED_6/XOR2_0/B" "FULL_ADDER_XORED_6/VSS" 5.18529
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/A" -7.10543e-15
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_5/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/COUT" 26.6689
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/NAND2_2/B" 0.242705
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/COUT" -8.42258
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/XOR2_0/B" 4.48095
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/XOR2_0/A" 3.46336
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/VSS" 0.086945
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_5/OUT" 1.32792
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_6/VSS" 7.0799
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/XOR2_0/VDD" 15.3587
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/XOR2_0/B" 3.44108
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/COUT" 8.88178e-16
cap "FULL_ADDER_XORED_6/XOR2_0/B" "FULL_ADDER_XORED_6/XOR2_0/VDD" -6.93123
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/A" 3.97067
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/COUT" 24.4645
cap "FULL_ADDER_XORED_6/XOR2_0/B" "FULL_ADDER_XORED_6/COUT" 2.4944
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/A" 4.35804
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/VSS" 14.4484
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/XOR2_0/A" 4.59132
cap "FULL_ADDER_XORED_6/XOR2_0/B" "FULL_ADDER_XORED_5/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_XORED_5/NAND2_2/A" "FULL_ADDER_XORED_6/XOR2_0/B" 1.42373
cap "FULL_ADDER_XORED_5/NAND2_2/B" "FULL_ADDER_XORED_6/VSS" 0.0646237
cap "FULL_ADDER_XORED_5/NAND2_2/Y" "FULL_ADDER_XORED_6/NAND2_2/B" 7.21551
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_6/XOR2_0/VDD" 1.12337
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/XOR2_0/A" 1.64792
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_7/VSS" 6.36898
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/COUT" 0.162238
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/NAND2_2/B" 8.00479
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 1.87273
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/VSS" -6.93889e-18
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_0/Y" 0.359303
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.156037
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/OUT" 1.31761
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/XOR2_0/B" 0.429934
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/COUT" 0.736417
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/NAND2_2/Y" 2.14557
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/NAND2_2/A" 0.913833
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/COUT" 24.4645
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/VSS" 5.07106
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/NAND2_0/Y" 5.16877
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/XOR2_0/A" 8.3708
cap "FULL_ADDER_XORED_7/NAND2_0/Y" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.880758
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/B" 204.055
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/B" 5.01713
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/VSS" 11.6034
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" 37.0385
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 12.97
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/COUT" 2.22045e-16
cap "FULL_ADDER_XORED_6/NAND2_2/a_994_146#" "FULL_ADDER_XORED_7/XOR2_0/A" 0.787645
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/XOR2_0/A" 12.2827
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/XOR2_0/B" 9.81016
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/XOR2_0/A" 1.96898
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.732728
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/COUT" 26.6704
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/COUT" -8.48422
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/VSS" 0.438536
cap "FULL_ADDER_XORED_6/NAND2_2/a_994_146#" "FULL_ADDER_XORED_7/XOR2_0/B" 2.33904
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/XOR2_0/B" 3.44108
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/A" -7.10543e-15
cap "FULL_ADDER_XORED_7/NAND2_0/Y" "FULL_ADDER_XORED_6/OUT" 0.349034
cap "FULL_ADDER_XORED_7/NAND2_0/Y" "FULL_ADDER_XORED_7/VSS" 0.281654
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/XOR2_0/B" -4.94583
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/XOR2_0/VDD" 15.3587
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/XOR2_0/A" 4.28987
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/COUT" -8.88178e-16
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/OUT" 11.0482
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/B" 2.4944
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" 4.30336
cap "FULL_ADDER_XORED_6/NAND2_2/Y" "FULL_ADDER_XORED_7/COUT" 2.14557
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/XOR2_0/B" 1.51033
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/A" 3.97067
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/VSS" 4.49816
cap "FULL_ADDER_XORED_6/NAND2_2/a_994_146#" "FULL_ADDER_XORED_7/NAND2_2/B" 0.67172
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_6/NAND2_2/Y" 2.14557
cap "FULL_ADDER_XORED_6/NAND2_2/A" "FULL_ADDER_XORED_7/NAND2_2/B" 0.242705
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/NAND2_2/Y" 0.593648
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/NAND2_2/B" 0.242616
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/B" 0.16816
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" 0.0546895
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/CIN" 0.162238
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.156037
cap "FULL_ADDER_XORED_7/NAND2_2/B" "FULL_ADDER_XORED_6/OUT" 0.978891
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 1.20912
cap "FULL_ADDER_XORED_6/NAND2_2/B" "FULL_ADDER_XORED_7/NAND2_2/B" 1.07469
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_6/OUT" 1.31761
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/Y" 0.336981
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/OUT" 3.40897
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/NAND2_2/B" 11.5449
cap "FULL_ADDER_XORED_7/NAND2_2/B" "FULL_ADDER_XORED_6/NAND2_2/Y" 2.04674
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/CIN" 0.706307
cap "FULL_ADDER_XORED_7/NAND2_2/B" "FULL_ADDER_XORED_7/VSS" 3.96939
cap "FULL_ADDER_XORED_7/OUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" -0.00123476
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 2.55772
cap "FULL_ADDER_XORED_7/XOR2_0/Y" "FULL_ADDER_XORED_7/VSS" 0.0223213
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/OUT" 25.8966
cap "FULL_ADDER_XORED_7/NAND2_2/Y" "FULL_ADDER_XORED_7/VSS" 4.54826
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/VSS" -4.03592
cap "FULL_ADDER_XORED_7/NAND2_2/A" "FULL_ADDER_XORED_7/VSS" 0.727216
cap "FULL_ADDER_XORED_7/OUT" "FULL_ADDER_XORED_7/VSS" -4.45239
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.48186
cap "FULL_ADDER_XORED_0/XOR2_0/a_129_367#" "FULL_ADDER_XORED_0/VSS" 0.0107474
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/a_99_341#" 0.0448528
cap "FULL_ADDER_XORED_0/XOR2_0/a_129_987#" "FULL_ADDER_XORED_0/VSS" 0.0853493
cap "FULL_ADDER_XORED_0/COUT" "FULL_ADDER_XORED_0/VSS" -3.14949
cap "FULL_ADDER_XORED_0/XOR2_0/A" "FULL_ADDER_XORED_0/VSS" 1.09311
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/A" 6.87209
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/VDD" 1.06802
cap "FULL_ADDER_XORED_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/a_n51_367#" 0.132467
cap "FULL_ADDER_XORED_0/A" "FULL_ADDER_XORED_1/VSS" 0.0409673
cap "FULL_ADDER_XORED_0/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_1/COUT" -2.84217e-14
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/COUT" 2.13109
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_0/VDD" 3.54962
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/VSS" 0.0136558
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/VSS" 0.0483692
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/VSS" 0.14162
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_0/OUT" -0.0383668
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/VSS" 0.663168
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 2.38143
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_0/VDD" 0.508401
cap "FULL_ADDER_XORED_0/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_1/VSS" 0.0409673
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_0/Y" 2.05076
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_0/OUT" -0.115583
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/VSS" 0.212329
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/VSS" 0.893909
cap "K" "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" 0.0326567
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/XOR2_0/Y" 0.256163
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/A" 17.9511
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 0.311971
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/A" 32.6122
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/a_129_367#" 1.06535
cap "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/VDD" 1.43438
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_0/VDD" 2.44007
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/VSS" 0.0104694
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" 9.35567
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/COUT" 49.9671
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" 0.763531
cap "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" 0.763531
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/A" 6.86415
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_XORED_0/XOR2_1/a_705_367#" "FULL_ADDER_XORED_1/VSS" 0.00164945
cap "FULL_ADDER_XORED_0/XOR2_1/a_705_367#" "FULL_ADDER_XORED_1/A" 1.84885
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/A" 14.1494
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/XOR2_0/VDD" 13.5679
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/COUT" 37.0719
cap "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" "FULL_ADDER_XORED_1/VSS" 0.0793567
cap "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" "FULL_ADDER_XORED_1/A" -0.249255
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/VSS" 41.1699
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/VSS" -5.95522
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/A" 213.601
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/A" 31.0531
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/VSS" 4.18886
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/A" -1.0704
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" "FULL_ADDER_XORED_1/COUT" 0.774461
cap "FULL_ADDER_XORED_0/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_1/A" 5.15763
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/A" 7.10543e-15
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/VDD" 3.26586
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/VSS" 76.6392
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/COUT" -7.10543e-15
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_0/VDD" 4.59742
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_367#" "FULL_ADDER_XORED_1/A" 0.578094
cap "FULL_ADDER_XORED_1/XOR2_0/a_129_987#" "FULL_ADDER_XORED_1/VSS" 1.02633
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/XOR2_0/A" 1.82603
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/VSS" 0.212771
cap "K" "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" 0.0326567
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/XOR2_0/Y" 0.099816
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/A" -2.07477
cap "FULL_ADDER_XORED_0/XOR2_0/a_99_341#" "FULL_ADDER_XORED_1/A" 0.0580584
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 3.79591
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/COUT" 1.42109e-14
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_0/VDD" 35.3176
cap "FULL_ADDER_XORED_0/XOR2_1/a_129_987#" "FULL_ADDER_XORED_1/VSS" 1.23156
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 1.42109e-14
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_1/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/VSS" 0.0223044
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/VSS" 2.38143
cap "FULL_ADDER_XORED_1/XOR2_0/Y" "FULL_ADDER_XORED_1/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/VSS" 0.0645296
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_2/A" 3.54962
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/OUT" -0.115583
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_0/VDD" 0.508401
cap "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/VSS" 0.0136558
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_1/XOR2_0/Y" -0.0383668
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/VSS" 0.663168
cap "FULL_ADDER_XORED_1/XOR2_0/Y" "FULL_ADDER_XORED_1/VSS" 0.0474588
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/A" 2.13109
cap "FULL_ADDER_XORED_1/XOR2_0/Y" "FULL_ADDER_XORED_2/A" 2.05076
cap "FULL_ADDER_XORED_0/OUT" "FULL_ADDER_XORED_1/A" 0.604423
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/VSS" 40.7993
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/VSS" -5.95522
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 0.894693
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 0.0580584
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_705_367#" 1.84885
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "K" 0.0318357
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_1/OUT" 0.099816
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_0/VDD" 4.59742
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/A" -2.07477
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/a_129_367#" 0.532677
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/XOR2_0/Y" 0.0113798
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/A" 14.1494
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" 17.9511
cap "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" "FULL_ADDER_XORED_1/OUT" 3.50042
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/A" 37.0719
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/VDD" 3.26586
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/VSS" 76.8516
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.123585
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 5.15763
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 13.5679
cap "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_XORED_1/XOR2_1/a_705_367#" "FULL_ADDER_XORED_2/VSS" 0.00164945
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/OUT" 49.9671
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/VSS" 0.203085
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_0/Y" 0.256163
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_0/A" -1.0704
cap "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" "FULL_ADDER_XORED_2/VSS" 1.23156
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_0/VDD" 35.3176
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 0.0409673
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_1/XOR2_0/Y" 2.84217e-14
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_129_367#" 0.578094
cap "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" "K" 0.0318357
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/OUT" 213.601
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/XOR2_0/VDD" 2.44007
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/A" 31.0531
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 32.6122
cap "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" "FULL_ADDER_XORED_2/XOR2_0/A" 1.82603
cap "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" "FULL_ADDER_XORED_2/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/OUT" 8.63441
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/VSS" 4.2573
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_2/XOR2_0/VDD" 3.79591
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_0/Y" 6.86415
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 77.7453
cap "FULL_ADDER_XORED_1/XOR2_1/B" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 0.774461
cap "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" "FULL_ADDER_XORED_2/A" -0.249255
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 1.43438
cap "FULL_ADDER_XORED_1/XOR2_1/B" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.188386
cap "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" "FULL_ADDER_XORED_1/OUT" 1.98771
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/VSS" 0.0954865
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/VSS" 0.0645296
cap "FULL_ADDER_XORED_2/XOR2_0/a_129_367#" "FULL_ADDER_XORED_2/VSS" 0.00524493
cap "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_2/VSS" 0.155772
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/VSS" 0.370624
cap "FULL_ADDER_XORED_1/XOR2_1/a_129_987#" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/OUT" 0.604423
cap "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_1/OUT" "FULL_ADDER_XORED_2/XOR2_0/a_129_367#" 0.532677
cap "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_2/VSS" 0.000396039
cap "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/VSS" 0.0104694
cap "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" "FULL_ADDER_XORED_2/VSS" 1.02633
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" "FULL_ADDER_XORED_2/VSS" 0.0793567
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/VSS" 0.0120857
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" 3.70325
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/A" 2.05076
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 4.07085
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/VSS" 0.0584426
cap "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_3/COUT" -2.84217e-14
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/VDD" -1.7053e-13
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/A" 5.59776
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_2/OUT" -0.0383668
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" 2.33746
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" 0.123585
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/VSS" 1.36837
cap "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" "FULL_ADDER_XORED_3/VSS" 1.23156
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/A" 15.8388
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/VDD" 1.67706
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/OUT" -0.115583
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" 1.82603
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "K" 0.00278494
cap "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_3/VSS" 0.0409673
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/VSS" 0.982061
cap "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/COUT" 1.13687e-13
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/VSS" 0.14162
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 10.26
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_2/XOR2_0/Y" "FULL_ADDER_XORED_3/A" 6.86415
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_0/Y" 0.256163
cap "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/VDD" 1.43438
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/VDD" 13.5679
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/A" 27.5864
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/VSS" 75.8695
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/VSS" -6.66042
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/A" -1.0704
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/OUT" 213.601
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/VSS" 4.21116
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/COUT" 21.2331
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.0580584
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/OUT" 49.9671
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/VSS" 41.1699
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/OUT" 14.1494
cap "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" 4.67783
cap "K" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" 0.0315627
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_3/A" -2.07477
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_129_367#" 0.578094
cap "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_3/A" 5.15763
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_3/VSS" 0.213816
cap "FULL_ADDER_XORED_3/XOR2_0/a_129_367#" "FULL_ADDER_XORED_3/VSS" 0.00524493
cap "FULL_ADDER_XORED_3/XOR2_0/a_129_367#" "FULL_ADDER_XORED_2/OUT" 1.06535
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_2/OUT" 8.63441
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 28.6072
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 3.26586
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" 2.31833
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 1.03497
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.763017
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_2/OUT" 0.099816
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" 0.774461
cap "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" "FULL_ADDER_XORED_3/VSS" 1.02633
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_3/A" -0.249255
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/A" 32.6122
cap "K" "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" 0.0287778
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" 0.188386
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_705_367#" 1.84885
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_3/VSS" 0.0793567
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_129_987#" 15.6137
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_2/OUT" 5.48813
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/VSS" 0.896524
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_4/A" 2.05076
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/VSS" 0.663168
cap "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_4/COUT" -2.84217e-14
cap "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_4/VSS" 0.0409673
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/A" 2.13109
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/VSS" 0.212329
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 2.38143
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_3/OUT" -0.0383668
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VSS" 0.14162
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 3.54962
cap "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/VSS" 0.0136558
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_3/OUT" -0.115583
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.508401
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_4/VSS" 0.0474588
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_4/VSS" 0.0645296
cap "FULL_ADDER_XORED_2/OUT" "FULL_ADDER_XORED_3/A" 0.604423
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/VSS" 1.23156
cap "K" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 0.0310178
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/A" -1.0704
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_367#" "FULL_ADDER_XORED_4/A" 0.578094
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/COUT" -5.95522
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_4/COUT" 1.42109e-14
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/A" 14.1494
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/A" 213.601
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VDD" 1.43438
cap "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_4/A" -2.07477
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_367#" "FULL_ADDER_XORED_4/VSS" 0.00524493
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" 9.35567
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/COUT" 0.774461
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VSS" 4.18886
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/COUT" 3.26586
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.311971
cap "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/A" 32.6122
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/A" 76.6392
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/Y" 0.256163
cap "FULL_ADDER_XORED_3/XOR2_0/Y" "FULL_ADDER_XORED_4/A" 6.86415
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/COUT" -7.10543e-15
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/VSS" 40.7993
cap "FULL_ADDER_XORED_3/XOR2_1/a_705_367#" "FULL_ADDER_XORED_4/A" 1.84885
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.203868
cap "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_4/A" 0.0580584
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/A" 7.10543e-15
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/Y" 0.099816
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 4.59742
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/A" 35.3176
cap "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" "FULL_ADDER_XORED_4/A" -0.249255
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 0.895475
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/XOR2_0/Y" 0.0113798
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/A" 1.82603
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/A" 17.9511
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/COUT" 37.0719
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 2.44007
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/A" 31.0531
cap "FULL_ADDER_XORED_3/XOR2_1/a_705_367#" "FULL_ADDER_XORED_4/VSS" 0.00164945
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_4/A" 5.15763
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/COUT" 49.9671
cap "K" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.0310178
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/VSS" 1.02633
cap "FULL_ADDER_XORED_3/XOR2_1/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.763531
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_987#" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 0.763531
cap "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 13.5679
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.0793567
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 3.79591
cap "FULL_ADDER_XORED_4/XOR2_0/a_129_367#" "FULL_ADDER_XORED_3/OUT" 1.06535
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/VSS" 0.00864865
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_4/VSS" 0.0450968
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/VSS" 0.0645296
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/COUT" 2.13273
cap "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_5/COUT" 1.42109e-14
cap "FULL_ADDER_XORED_3/OUT" "FULL_ADDER_XORED_4/VSS" 0.370624
cap "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_4/VSS" 0.0104694
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 3.55691
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/VSS" 0.660654
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_4/OUT" -0.0387457
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" 2.38143
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/VDD" 0.531422
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/OUT" -0.116734
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/OUT" 0.604423
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VSS" 0.0223044
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.728601
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_0/Y" 2.05221
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" 1.83245
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" 0.0409673
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/Y" 0.257099
cap "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_5/A" -2.08733
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_4/OUT" 0.100025
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/XOR2_0/Y" 4.26326e-14
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/A" 4.58386
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/COUT" 2.26989
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/A" 76.8381
cap "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" "K" 0.0164212
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/OUT" 13.2402
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_1/a_705_367#" 1.85353
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_5/A" 32.6589
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 0.123751
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" 18.0163
cap "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" "FULL_ADDER_XORED_4/OUT" 3.51218
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 0.207426
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/COUT" 35.5231
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "K" 0.0310178
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_0/Y" 6.87417
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/OUT" 13.7532
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 77.9563
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_4/OUT" 49.9596
cap "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" 0.765906
cap "FULL_ADDER_XORED_5/XOR2_0/a_129_367#" "FULL_ADDER_XORED_4/OUT" 0.534079
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/A" 35.3677
cap "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" 4.68447
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 0.893348
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" 0.557911
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" 1.227
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.069709
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 2.43034
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/XOR2_0/Y" 0.0113798
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/A" -1.07606
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/A" 31.0934
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/VDD" 2.55881
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/OUT" 214.49
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 11.8544
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" 10.5016
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" 5.16632
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_1/a_129_367#" 0.578946
cap "FULL_ADDER_XORED_5/COUT" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 0.203
cap "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_4/OUT" 8.6896
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/A" 4.13769
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/COUT" -5.99807
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 28.9635
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/OUT" 25.1292
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" -1.13687e-13
cap "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" "FULL_ADDER_XORED_5/A" -0.249255
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 0.0935683
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/VSS" 1.27496
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 1.68303
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 1.99321
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 0.078149
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" 1.02231
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 0.00960196
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" 0.765906
cap "FULL_ADDER_XORED_5/XOR2_0/a_129_367#" "FULL_ADDER_XORED_4/OUT" 0.534079
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_129_367#" 0.00493769
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_1/B" 1.65944
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" 1.41513
cap "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_1/B" 0.96413
cap "FULL_ADDER_XORED_4/OUT" "FULL_ADDER_XORED_5/A" 0.604918
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/A" 0.0639509
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/Y" 0.000396039
cap "FULL_ADDER_XORED_4/XOR2_1/B" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 0.188731
cap "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" "FULL_ADDER_XORED_4/XOR2_1/B" 0.776632
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 0.00234121
cap "FULL_ADDER_XORED_4/XOR2_1/a_129_987#" "FULL_ADDER_XORED_5/XOR2_0/a_129_987#" 4.68447
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_4/OUT" 16.0987
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 1.13687e-13
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/OUT" 0.460189
cap "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_5/XOR2_0/A" 0.204974
cap "K" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 0.0145966
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/A" 2.3139
cap "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_6/VSS" 0.0409673
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/A" 2.67108
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/VDD" 2.22566
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/A" 2.05076
cap "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" 1.23156
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.508401
cap "FULL_ADDER_XORED_5/XOR2_1/a_705_367#" "FULL_ADDER_XORED_6/VSS" 0.00164945
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/VSS" 0.14162
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" 3.54962
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/OUT" -0.115583
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" 1.82603
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/A" 0.212329
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_5/OUT" -0.0383668
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" 0.0070612
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/VSS" 0.0136558
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" 2.33746
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/COUT" 5.68434e-14
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_6/COUT" -2.84217e-14
cap "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 0.123585
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/VSS" 0.823899
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/VSS" 0.0584426
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_6/A" 5.15763
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/A" 30.5131
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/VSS" -6.11595
cap "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/A" -1.13687e-13
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/COUT" 3.26586
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "K" 0.0310178
cap "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/VSS" 1.02633
cap "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_6/XOR2_0/A" 0.556943
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/Y" 0.099816
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_1/a_129_367#" 0.578094
cap "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" 0.195053
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/VDD" 1.43438
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/A" 34.758
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/VSS" 76.6392
cap "FULL_ADDER_XORED_5/XOR2_1/a_129_987#" "FULL_ADDER_XORED_6/A" 15.6137
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/VSS" 3.79591
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/A" 35.3176
cap "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/A" 7.10543e-15
cap "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_6/A" -2.07477
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/a_129_367#" 1.06535
cap "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_6/VSS" 0.214337
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/COUT" 49.9671
cap "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" 0.763531
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/A" -1.0704
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/VSS" 4.20707
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" 2.44007
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/A" 6.86415
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/A" 4.59742
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_1/a_705_367#" 1.84885
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 0.188386
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/VSS" 0.895475
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/A" 32.6122
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" 13.5679
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/VSS" 41.1699
cap "FULL_ADDER_XORED_5/XOR2_0/Y" "FULL_ADDER_XORED_6/XOR2_0/A" 0.256163
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/A" 213.601
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/A" 28.9163
cap "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" "FULL_ADDER_XORED_6/A" -0.249255
cap "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" "FULL_ADDER_XORED_6/VSS" 0.0793567
cap "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" "FULL_ADDER_XORED_6/A" 0.0580584
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_XORED_6/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/COUT" 0.774461
cap "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_6/XOR2_0/A" 14.1494
cap "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" "K" 0.0310178
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/COUT" -2.84217e-14
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/OUT" 0.604423
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/VSS" 0.0474588
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_6/XOR2_0/Y" -0.0383668
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" -0.724239
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 2.38143
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/A" 0.212329
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_7/VSS" 0.00409673
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/COUT" -0.115583
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.015093
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/VSS" 0.663168
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/VSS" 0.14162
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/A" 2.05076
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/A" 3.54962
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/VSS" 0.0409673
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_7/VSS" 0.0645296
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.508401
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/A" 2.13109
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/VSS" 0.0136558
cap "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" "FULL_ADDER_XORED_7/VSS" 1.23156
cap "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/A" -5.68434e-14
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_7/XOR2_0/VDD" 1.43438
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/A" 32.6122
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 3.79591
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_0/VDD" 2.44007
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" 17.9511
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/A" 14.1494
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 0.0580584
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/VSS" 0.0113798
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_0/VDD" 35.3176
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/A" 37.0719
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/A" 6.86415
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/VDD" 13.5679
cap "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" "FULL_ADDER_XORED_7/VSS" 0.0793567
cap "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" "FULL_ADDER_XORED_7/XOR2_0/VDD" 10.5208
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" "FULL_ADDER_XORED_7/A" -0.249255
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/VSS" 40.7993
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_0/A" 0.556943
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_7/COUT" 0.774461
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/VSS" -5.95522
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/A" 213.601
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/A" 31.0531
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "K" 0.030203
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_7/XOR2_0/A" 7.10543e-15
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_1/a_129_367#" 0.578094
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" 4.18886
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_0/A" -5.68434e-14
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" 13.2402
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/A" 5.15763
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" 3.26586
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_0/A" -1.0704
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "K" 0.030203
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/COUT" 1.42109e-14
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/A" 28.9163
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_7/VSS" 1.02633
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" "FULL_ADDER_XORED_7/XOR2_0/A" 1.82603
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/a_129_367#" 1.06535
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/VSS" 0.204648
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/XOR2_0/Y" 0.099816
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 0.311971
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/XOR2_0/VDD" 4.59742
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/VSS" 76.6392
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/A" -2.07477
cap "FULL_ADDER_XORED_6/XOR2_0/Y" "FULL_ADDER_XORED_7/XOR2_0/A" 0.256163
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/COUT" 49.9671
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" 0.763531
cap "FULL_ADDER_XORED_7/XOR2_0/a_129_987#" "FULL_ADDER_XORED_6/XOR2_1/a_129_987#" 9.35567
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_1/a_705_367#" 1.84885
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/VSS" 0.896256
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/A" 0.604423
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 8.88178e-16
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/Y" 0.134528
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/A" 0.0645296
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/CIN" 0.237699
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/XOR2_0/Y" 5.68434e-14
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" 0.0104694
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" 0.0223044
cap "FULL_ADDER_XORED_6/OUT" "FULL_ADDER_XORED_7/VSS" 0.370624
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.681307
cap "FULL_ADDER_XORED_7/OUT" "FULL_ADDER_XORED_7/CIN" 239.762
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/XOR2_0/VDD" 43.766
cap "FULL_ADDER_XORED_7/CIN" "FULL_ADDER_XORED_7/VSS" -23.3457
cap "FULL_ADDER_XORED_7/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/CIN" 17.1418
cap "FULL_ADDER_XORED_7/XOR2_1/a_129_987#" "FULL_ADDER_XORED_7/VSS" 0.229366
cap "FULL_ADDER_XORED_7/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/VSS" 0.0409673
cap "FULL_ADDER_XORED_7/OUT" "FULL_ADDER_XORED_7/XOR2_0/VDD" -0.161714
cap "FULL_ADDER_XORED_7/XOR2_1/a_129_987#" "FULL_ADDER_XORED_7/CIN" 16.8593
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_XORED_7/XOR2_0/Y" "FULL_ADDER_XORED_7/VSS" 0.0113798
cap "FULL_ADDER_XORED_7/OUT" "FULL_ADDER_XORED_7/VSS" 6.38463
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" 0.659941
cap "FULL_ADDER_XORED_7/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/CIN" 1.03915
cap "FULL_ADDER_XORED_7/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/VSS" 0.151111
cap "FULL_ADDER_XORED_7/XOR2_0/Y" "FULL_ADDER_XORED_7/CIN" 0.553743
cap "FULL_ADDER_XORED_0/A" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" -0.176072
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_705_367#" 0.0031508
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/XOR2_0/A" 2.31553
cap "FULL_ADDER_XORED_0/XOR2_0/A" "FULL_ADDER_XORED_0/A" -0.203176
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/VDD" 3.42721
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/A" -7.52992
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.00275901
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/K" 0.265829
cap "FULL_ADDER_XORED_0/A" "FULL_ADDER_XORED_0/K" -0.0662075
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/A" 4.77949
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.187988
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/A" 0.586385
cap "FULL_ADDER_XORED_0/A" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" -0.138363
cap "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_0/K" -0.0737992
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 0.490482
cap "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_0/A" 0.592422
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.370015
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 0.218291
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/B" 2.69614
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/A" 0.301016
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/XOR2_0/A" 0.129418
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" 0.293746
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/K" -0.937334
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_129_367#" 0.0101271
cap "FULL_ADDER_XORED_0/XOR2_2/a_129_367#" "FULL_ADDER_XORED_1/XOR2_0/A" 0.00799152
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_129_367#" 0.037599
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/A" -0.0434995
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 0.618025
cap "FULL_ADDER_XORED_1/XOR2_2/VDD" "FULL_ADDER_XORED_0/B" 0.0182176
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" -0.260171
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/K" 2.206
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/B" 1.78282
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/B" 1.43641
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/B" 1.79013
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/A" 1.61734
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/A" 0.34603
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_0/A" 0.0636008
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/K" 19.1938
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" 0.215566
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/A" 0.900326
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_0/VSS" 67.9351
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_0/K" 19.8354
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/B" -0.130028
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_0/K" 0.053256
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/A" 0.344966
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 0.000956646
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/VDD" 42.3145
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_0/VSS" -0.0598926
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 2.96618
cap "FULL_ADDER_XORED_0/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_1/A" 0.112184
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_0/A" -0.200004
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/VDD" 0.0670386
cap "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" "FULL_ADDER_XORED_0/K" 0.181028
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 1.63187
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" "FULL_ADDER_XORED_0/K" 0.000555971
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_1/VDD" 12.3802
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/Y" 0.37069
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/VDD" 76.7973
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/K" 5.17623
cap "FULL_ADDER_XORED_1/XOR2_2/B" "FULL_ADDER_XORED_0/K" 0.277026
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/B" 5.36349
cap "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/A" 0.193593
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_0/K" 0.105578
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_129_367#" 0.623676
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" -0.188007
cap "FULL_ADDER_XORED_1/COUT" "FULL_ADDER_XORED_1/XOR2_0/VSS" -0.0739718
cap "FULL_ADDER_XORED_0/B" "FULL_ADDER_XORED_1/VDD" 0.810711
cap "FULL_ADDER_XORED_0/XOR2_0/Y" "FULL_ADDER_XORED_1/A" 0.0409687
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" -0.207223
cap "FULL_ADDER_XORED_1/XOR2_0/A" "FULL_ADDER_XORED_0/K" 46.0893
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/A" -16.3114
cap "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" "FULL_ADDER_XORED_1/XOR2_0/VSS" 1.50048
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_0/A" 3.12349
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/A" 0.000273625
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" -8.28089
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/A" -1.07593
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/A" -0.000318223
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/VDD" 30.5561
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/B" 0.349573
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/K" 0.026628
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/VDD" -6.03819
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/B" -0.465553
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_2/XOR2_0/A" 0.0294477
cap "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" "FULL_ADDER_XORED_1/A" -2.22045e-16
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/VDD" 0.17078
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 1.73449
cap "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" "FULL_ADDER_XORED_1/VDD" -0.850179
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_1/XOR2_0/VSS" -0.946854
cap "FULL_ADDER_XORED_1/XOR2_2/a_705_367#" "FULL_ADDER_XORED_1/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_0/A" -1.86123
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/A" 1.79162
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 0.0053256
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/B" -1.29105
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" -1.11216
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" -0.00598926
cap "FULL_ADDER_XORED_1/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_1/VDD" -0.0271132
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_0/VSS" 4.10514
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_1/VDD" 0.431055
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" "FULL_ADDER_XORED_1/XOR2_0/VSS" 0.037599
cap "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_0/A" 0.34603
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" "FULL_ADDER_XORED_2/XOR2_0/A" 0.00799152
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_0/VSS" 1.61734
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" 0.0101271
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 2.35288
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/VDD" 22.8812
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 0.112184
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/A" 3.84443
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_0/A" -2.30915
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/A" 77.6454
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_0/A" 0.00481507
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" "FULL_ADDER_XORED_2/A" 0.460996
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_1/K" 2.83444
cap "FULL_ADDER_XORED_2/XOR2_2/B" "FULL_ADDER_XORED_1/K" 0.281851
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/COUT" 0.103469
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/A" 0.00249471
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/VDD" -1.05892
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_2/XOR2_0/VSS" 1.33439
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/XOR2_0/A" 0.592422
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/COUT" -0.07169
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" 0.193593
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_1/K" 3.63497
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_2/A" 7.88431
cap "FULL_ADDER_XORED_2/XOR2_2/B" "FULL_ADDER_XORED_2/A" 0.00874604
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 0.000555971
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/A" 0.344966
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_0/A" 9.25219
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/A" 19.2694
cap "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/A" 1.63187
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_0/Y" 0.0409687
cap "FULL_ADDER_XORED_1/XOR2_2/Y" "FULL_ADDER_XORED_2/A" 0.547346
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/A" 72.4203
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_1/K" 0.188934
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 0.00199736
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_1/K" 0.272699
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_2/VDD" -0.235217
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/COUT" 0.0670386
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/K" 22.0109
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_2/XOR2_0/A" 1.43641
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" "FULL_ADDER_XORED_2/A" 0.623676
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/A" 0.0142989
cap "FULL_ADDER_XORED_2/COUT" "FULL_ADDER_XORED_2/XOR2_0/A" 0.834537
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_0/A" 22.0318
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/XOR2_0/VSS" 0.483679
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/A" 0.000273625
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/A" -2.22045e-16
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_0/VSS" 4.22835
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/XOR2_0/VSS" 1.50946
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" 0.0782014
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/A" 1.67864
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/K" 0.0917044
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_0/VSS" 13.3109
cap "FULL_ADDER_XORED_2/XOR2_2/a_705_367#" "FULL_ADDER_XORED_2/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_0/VSS" 1.17268
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" -0.026556
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/VDD" 0.154759
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/A" -0.000318223
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/B" 0.810711
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/K" 26.8175
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_1/XOR2_1/B" 0.0657895
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_0/a_n51_367#" -0.0586799
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/XOR2_0/VSS" -0.327142
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.00521343
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_2/K" 0.0312495
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/VDD" 1.46448
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" -5.01533
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_2/VDD" 0.117089
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/K" 2.31137
cap "FULL_ADDER_XORED_2/XOR2_0/A" "FULL_ADDER_XORED_2/XOR2_0/VSS" -14.8882
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/K" 27.1968
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/VDD" -0.823427
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" -1.08808
cap "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" -0.00586799
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_2/XOR2_0/VSS" -0.098304
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 8.3479
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" "FULL_ADDER_XORED_3/A" 0.0101271
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/A" 0.592422
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/A" 0.135556
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_3/A" 37.6011
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" "FULL_ADDER_XORED_3/XOR2_0/VSS" 0.037599
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/K" 0.102662
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/K" 34.0918
cap "FULL_ADDER_XORED_3/XOR2_2/B" "FULL_ADDER_XORED_2/K" 0.283606
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/A" 0.490482
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/K" 1.87433
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/XOR2_0/VDD" -1.54763
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/VSS" -0.0708159
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_2/K" 5.96629
cap "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" 12.0596
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/XOR2_0/A" 1.43641
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/VSS" -0.127066
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VSS" 0.34603
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_3/A" 6.78059
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 0.000555971
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/A" 1.78282
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/K" 0.191808
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/VDD" -3.08033
cap "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_3/A" 0.444656
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_2/K" 3.06534
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" "FULL_ADDER_XORED_3/XOR2_0/A" 0.00799152
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.00860265
cap "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_2/K" 3.57657
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/A" -0.039829
cap "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_3/XOR2_0/A" 0.503368
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/XOR2_0/VSS" 0.990498
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/VDD" -0.753852
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" 1.63187
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/VDD" 0.810711
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/COUT" 0.0584359
cap "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" -0.0582762
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/VSS" 1.88814
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" 0.623676
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_0/VSS" 70.429
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/COUT" 0.396958
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" 0.077642
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" -0.180959
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/K" 11.2231
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 0.240242
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" 3.015
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" 0.193593
cap "FULL_ADDER_XORED_3/XOR2_2/a_705_367#" "FULL_ADDER_XORED_3/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/VSS" 1.95591
cap "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_3/VDD" 24.6754
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_3/VDD" -1.66113
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/XOR2_0/VSS" -16.7356
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" 1.73742
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_0/a_n51_367#" -0.0263706
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/VDD" 20.694
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_0/Y" 0.0409687
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/VDD" 40.7907
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" -0.162193
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/A" 42.6102
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_0/A" -0.171728
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/VSS" -0.00582762
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/B" 5.46038
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/COUT" 0.20941
cap "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" "FULL_ADDER_XORED_3/K" 0.00517613
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_3/VDD" -0.779019
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_3/XOR2_0/A" 2.84217e-14
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/Y" 0.393146
cap "FULL_ADDER_XORED_3/XOR2_0/A" "FULL_ADDER_XORED_3/VDD" 2.87571
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" 0.112184
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" 0.000956646
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/XOR2_0/VDD" -1.39663
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VSS" -1.08009
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/A" 0.34603
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/B" 3.05075
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" "FULL_ADDER_XORED_4/XOR2_0/VSS" 0.037599
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/A" 1.61734
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.027434
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" 0.550508
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/XOR2_0/VSS" -0.448505
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/A" 0.000273625
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" "FULL_ADDER_XORED_4/XOR2_0/A" 0.00799152
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" -6.21615
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" "FULL_ADDER_XORED_4/A" 0.0101271
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_0/VSS" 0.511504
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/XOR2_0/A" 0.592422
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_0/A" -0.479581
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/A" 0.12558
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/A" 0.490482
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_0/A" 0.129418
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -6.36195
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/A" 0.301016
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.582785
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/XOR2_0/VSS" 0.90598
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" 1.94278
cap "FULL_ADDER_XORED_4/XOR2_2/VDD" "FULL_ADDER_XORED_3/B" 0.0182176
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_0/VDD" 29.3787
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_4/XOR2_0/VSS" -0.440745
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_3/A" -0.000318223
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/XOR2_0/A" 1.43641
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/A" 1.78282
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_3/XOR2_0/A" -0.371579
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/Y" 0.376678
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 0.193593
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" -0.0287348
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/COUT" 0.0670386
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" 1.63187
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_3/K" 14.9599
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/B" 0.27878
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 0.222147
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_0/Y" 0.0409687
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 0.000956646
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/VDD" 24.2701
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" 0.000555971
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_0/A" 12.334
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/A" 76.642
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" 0.623676
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/B" -0.124969
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" 2.9792
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" -0.200219
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/COUT" 0.101107
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 0.183903
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" 0.112184
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/XOR2_0/A" 0.900326
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/COUT" -0.0691302
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_3/K" 5.23833
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_0/A" 41.9575
cap "FULL_ADDER_XORED_4/COUT" "FULL_ADDER_XORED_4/A" 0.344966
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/A" 18.906
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" -0.181123
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/A" -14.2214
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/A" 68.6001
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.0255084
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_0/A" -0.192464
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/B" 5.38933
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" -0.787775
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" -0.790649
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/A" 0.000273625
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_5/A" 1.17353
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" -0.0260003
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/K" 30.8865
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/VDD" -1.68547
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/A" -0.000318223
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/B" 0.222526
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" 0.0375686
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/VDD" 12.6146
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" 0.00800338
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VSS" -1.06415
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/B" -0.378651
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 2.26276
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 0.363878
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_5/XOR2_0/A" 0.030804
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" 0.0101443
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_5/A" 0.17099
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" 0.0510168
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 1.52047
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/VDD" 0.810711
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/K" 6.51188
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.00510168
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/A" 1.81391
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/a_n51_367#" -0.0287348
cap "FULL_ADDER_XORED_4/XOR2_0/A" "FULL_ADDER_XORED_4/XOR2_0/VSS" -2.76604
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/VDD" -7.90281
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/K" 4.20438
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" -0.00574697
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 1.19968
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/B" -0.704308
cap "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" "FULL_ADDER_XORED_4/A" -2.22045e-16
cap "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_705_367#" 0.0638581
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" "FULL_ADDER_XORED_5/A" 0.624588
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_5/A" 0.461518
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_5/A" 7.89982
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_5/XOR2_0/A" 1.43993
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_0/VSS" 65.5556
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_0/VSS" 0.133437
cap "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/A" 1.63498
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_0/A" 0.0301292
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_5/COUT" 0.101107
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_5/XOR2_2/B" 0.289551
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/K" 25.3826
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_5/A" 0.193982
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 0.00345135
cap "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/K" 0.718157
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/COUT" -0.0694193
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_5/VDD" -0.611321
cap "FULL_ADDER_XORED_4/XOR2_2/Y" "FULL_ADDER_XORED_5/A" 0.555585
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/VDD" 13.8353
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/COUT" 0.345419
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/COUT" 0.504391
cap "FULL_ADDER_XORED_4/XOR2_0/Y" "FULL_ADDER_XORED_5/A" 0.0410289
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/VDD" 78.4399
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/B" 0.132152
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_5/VDD" 8.73592
cap "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/XOR2_0/VSS" 0.342824
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/K" 0.000741744
cap "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/XOR2_0/A" 0.593859
cap "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/A" 3.85021
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 0.19904
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/COUT" 0.00862746
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_4/K" 2.77441
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_5/A" 0.0539958
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_4/K" 3.71926
cap "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_5/A" 0.112381
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 0.186437
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/K" 18.3531
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_4/K" 18.4985
cap "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/VDD" -0.929195
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_5/XOR2_0/VSS" 1.29269
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" -0.00574697
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/K" 0.000273625
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" -4.89742
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_0/A" -16.6678
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/VDD" 22.6051
cap "FULL_ADDER_XORED_4/XOR2_1/B" "FULL_ADDER_XORED_5/XOR2_0/A" 0.397779
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/XOR2_1/B" 0.0586295
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" -0.0574697
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_5/XOR2_0/VSS" -0.098304
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" -0.790649
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/B" 0.82499
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/K" 2.92565
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/A" -0.000318223
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 2.26492
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" -2.22045e-16
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_0/A" 2.08077
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_5/VDD" 0.117089
cap "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" "FULL_ADDER_XORED_5/K" 0.00510168
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" -0.0260003
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" -0.440046
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/XOR2_0/VSS" -0.193907
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_0/A" 29.9875
cap "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 1.51684
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/K" 27.0788
cap "FULL_ADDER_XORED_5/XOR2_2/a_705_367#" "FULL_ADDER_XORED_5/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_0/a_n51_367#" 0.0765252
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_5/K" 0.0312495
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/A" 1.44145
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/VSS" -0.0753254
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.301016
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/B" 1.43641
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.198276
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 1.91783
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/K" 5.96629
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/A" 0.08583
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/B" 1.78282
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/XOR2_0/VDD" -1.43686
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/A" 6.43504
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_0/VDD" 32.8641
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" -0.0378193
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/A" 0.0266477
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/XOR2_0/VSS" -0.249298
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_0/VSS" 0.34603
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.00860265
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/VSS" -0.624104
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/B" 2.96568
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" 0.037599
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" 0.000555971
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/VSS" 1.61734
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 0.592422
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_0/VDD" -7.43563
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_2/B" 0.287554
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/K" 0.0765252
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" 0.00799152
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 0.490482
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/XOR2_0/VSS" 1.01836
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/XOR2_0/VDD" -0.565316
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.129418
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_0/VSS" 5.01892
cap "FULL_ADDER_XORED_5/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_0/VSS" -0.111435
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/XOR2_0/VDD" -3.0054
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" 0.0101271
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/B" 6.10088
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/A" 0.460904
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/K" 0.0245817
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/XOR2_0/A" 11.1188
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" -0.0574697
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/COUT" 0.0584359
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_0/Y" 0.0409687
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" 0.0539958
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 1.63187
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" 0.193593
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.186437
cap "FULL_ADDER_XORED_6/XOR2_2/a_705_367#" "FULL_ADDER_XORED_6/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 1.98213
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/K" 19.591
cap "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" "FULL_ADDER_XORED_6/K" 0.00510168
cap "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/A" 2.84217e-14
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/A" 65.1194
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_6/A" 0.547002
cap "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_6/K" 0.0765252
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/XOR2_0/a_n51_367#" -0.0260003
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_5/B" 0.810711
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" 0.112184
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/A" 0.0301292
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/COUT" 0.318318
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 3.35372
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" -0.992399
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_0/A" -16.6206
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 0.00345135
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/COUT" 0.00619528
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 1.63155
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" -0.766453
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" "FULL_ADDER_XORED_6/A" 0.623676
cap "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_6/XOR2_0/A" 0.814496
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/K" 11.9957
cap "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_6/A" 79.3319
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/K" 1.95597
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/VDD" 44.0778
cap "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" -0.00574697
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_0/A" 42.3775
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/K" 29.4308
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" -0.461658
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/A" 0.301016
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_6/K" 0.12558
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/XOR2_0/A" 0.129418
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" -0.565316
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/B" -1.98624
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_7/XOR2_0/VDD" -0.470191
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.631209
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/B" 2.91727
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/B" 0.319139
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_6/B" 0.537646
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" -0.024196
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/B" -1.59429
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" -1.06415
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/K" 0.746427
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.000318223
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/A" 1.61734
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" 0.34603
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/XOR2_0/VSS" 0.037599
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" -0.443205
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" -6.13262
cap "FULL_ADDER_XORED_6/XOR2_0/A" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.366829
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/K" 0.000273625
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/A" 0.0101271
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/XOR2_0/A" 0.00799152
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 1.91783
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 0.490482
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" -6.91042
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 0.592422
cap "FULL_ADDER_XORED_7/XOR2_2/B" "FULL_ADDER_XORED_6/K" 0.280096
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.0667167
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/B" 2.90629
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/A" 69.0989
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_7/A" 0.381169
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/VDD" 24.0598
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/XOR2_0/A" 0.900326
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_6/K" 0.0988836
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_7/XOR2_0/A" 0.89876
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_0/Y" 0.0409687
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_0/A" -0.186809
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_6/K" 0.0796594
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" -0.00937698
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 2.98896
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/A" 0.193593
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/K" 18.6902
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" 0.000956646
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/K" 0.000555971
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/VDD" 11.7875
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_6/K" 15.4932
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/K" 0.186059
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_6/K" 0.00831724
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/A" 0.623676
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/B" -0.121174
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_0/A" -12.0575
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/K" 4.98401
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/A" 0.344966
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/A" 0.227082
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/B" 6.87239
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_6/K" 38.3015
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_7/VDD" 0.256834
cap "FULL_ADDER_XORED_7/COUT" "FULL_ADDER_XORED_7/VDD" 0.0670386
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" -0.194966
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_7/A" 0.112184
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/VDD" 76.5992
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 1.63187
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" -0.17596
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.313408
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/VDD" 0.363878
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 0.00499034
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/XOR2_0/VSS" -4.78093
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/VDD" -7.34376
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.0468849
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" 0.70507
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/A" -2.22045e-16
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/Y" -5.55112e-17
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.000318223
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_7/VDD" 0.810711
cap "FULL_ADDER_XORED_7/XOR2_2/a_705_367#" "FULL_ADDER_XORED_7/XOR2_0/VSS" 0.0638581
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/VSS" 1.52537
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/VDD" 28.2101
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/VDD" -0.0661007
cap "FULL_ADDER_XORED_7/XOR2_0/A" "FULL_ADDER_XORED_7/VDD" -1.10885
cap "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.00562619
cap "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" "FULL_ADDER_XORED_7/VDD" -0.0254461
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/B" 0.137217
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_0/VSS" -0.675825
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/a_n51_367#" 0.0665379
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/A" 9.85263
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/VDD" 1.75704
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/XOR2_0/VSS" -1.04035
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/A" 0.000273625
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/VDD" -0.776068
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/VDD" 13.046
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" 2.2361
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/VSS" 4.18852
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/K" -24.5335
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/B" -1.43657
cap "FULL_ADDER_XORED_7/XOR2_1/Y" "FULL_ADDER_XORED_7/K" 2.71907
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/VDD" -0.910623
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/VDD" -0.391549
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/K" 0.309139
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/K" 0.0899836
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/K" 2.44858
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" 0.00748966
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" -0.812084
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/K" 83.2863
cap "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_7/VDD" -4.64818
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/VDD" -2.39539
cap "FULL_ADDER_XORED_7/XOR2_1/a_99_341#" "FULL_ADDER_XORED_7/K" 0.819609
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/K" 4.13435
cap "FULL_ADDER_XORED_0/XOR2_2/VSS" "FULL_ADDER_XORED_0/A" -3.26781
cap "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" "FULL_ADDER_XORED_0/XOR2_2/VSS" -0.0551626
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/K" 0.85966
cap "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" "FULL_ADDER_XORED_0/A" 6.44646
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" -0.143881
cap "FULL_ADDER_XORED_0/XOR2_2/VSS" "FULL_ADDER_XORED_0/VDD" -341.866
cap "FULL_ADDER_XORED_0/XOR2_2/a_705_367#" "FULL_ADDER_XORED_0/VDD" 0.0712269
cap "FULL_ADDER_XORED_0/XOR2_2/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" -0.0598657
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/A" 18.365
cap "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" "FULL_ADDER_XORED_0/VDD" 0.516419
cap "FULL_ADDER_XORED_0/A" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.767381
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/B" -0.320791
cap "FULL_ADDER_XORED_0/XOR2_2/Y" "FULL_ADDER_XORED_0/A" 0.0942495
cap "FULL_ADDER_XORED_0/XOR2_2/VSS" "FULL_ADDER_XORED_0/K" -0.430684
cap "FULL_ADDER_XORED_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.156158
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/A" 0.74426
cap "FULL_ADDER_XORED_0/XOR2_2/Y" "FULL_ADDER_XORED_0/VDD" 1.41036
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_705_367#" 0.0598772
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 1.37196
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 3.18446
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" -0.329
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/K" -12.6742
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/B" -15.4001
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 5.94948
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" 4.18799
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_1/XOR2_0/VDD" -567.057
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" 0.0172136
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_129_367#" 0.131104
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/XOR2_2/Y" -0.691068
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" 1.689
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/B" -36.1105
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/K" 25.0134
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" -0.619866
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/B" 18.4452
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/XOR2_2/Y" 1.34342
cap "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" -0.700385
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/B" 0.0350477
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/XOR2_2/a_99_341#" 0.244998
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_2/Y" 2.06032
cap "FULL_ADDER_XORED_1/XOR2_0/VDD" "FULL_ADDER_XORED_1/A" 0.664974
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/VDD" -39.6252
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" 3.30699
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_0/K" 52.6333
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_1/XOR2_2/B" 0.0870154
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/a_129_987#" 0.107583
cap "FULL_ADDER_XORED_0/B" "FULL_ADDER_XORED_1/A" 0.17575
cap "FULL_ADDER_XORED_0/XOR2_1/B" "FULL_ADDER_XORED_0/K" 0.0948463
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_0/B" 0.405316
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 0.000446435
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 0.155963
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/Y" 0.0862482
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_0/K" -36.7303
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/A" 16.9273
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/Y" 13.4045
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_0/XOR2_2/Y" 0.0275543
cap "FULL_ADDER_XORED_1/XOR2_2/B" "FULL_ADDER_XORED_1/A" 0.692528
cap "FULL_ADDER_XORED_0/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_1/A" 0.0853139
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_0/XOR2_1/a_99_341#" 0.137395
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 0.734145
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/A" -7.6502
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_1/XOR2_2/Y" 30.6733
cap "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_1/A" 63.6486
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" 1.52934
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 0.0189275
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/K" -17.4591
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_1/A" 0.0948463
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" -97.5599
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/B" 18.797
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_705_367#" -0.632284
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/A" 7.17351
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_0/a_99_341#" 0.137395
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/B" -2.39296
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 38.3096
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" -8.06759
cap "FULL_ADDER_XORED_1/A" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" 3.1234
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/B" 0.00491822
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/Y" -15.0951
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" -2.16231
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/K" 515.898
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" 313.266
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_705_367#" 1.52934
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_129_367#" -0.632284
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_2/A" 0.664974
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/VDD" -912.872
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/A" 0.0381989
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_1/a_n51_367#" 0.137395
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_0/B" 0.0948463
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 17.4877
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" -37.9836
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/B" -10.3752
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/Y" 86.8171
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" -1.29307
cap "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" -11.8819
cap "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/Y" -4.43288
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/Y" 0.918378
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_99_341#" 0.191421
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 3.79771
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_2/B" 0.104573
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/A" 45.9068
cap "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_2/A" 0.28775
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/K" 51.2367
cap "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" "FULL_ADDER_XORED_2/A" 0.12346
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/A" -5.49298
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/B" 16.5648
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_2/Y" 0.0712705
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/VDD" -4.38824
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/A" 0.0013433
cap "FULL_ADDER_XORED_1/XOR2_1/a_99_341#" "FULL_ADDER_XORED_1/K" 0.133901
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/Y" 6.28511
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 0.000662048
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_1/XOR2_2/Y" 0.0344905
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" 15.6278
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" 0.160278
cap "FULL_ADDER_XORED_2/XOR2_2/B" "FULL_ADDER_XORED_2/A" 0.660348
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_1/B" 0.0927888
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" -1.96009
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/A" 15.8992
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/B" 58.6866
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_1/XOR2_2/a_129_987#" 0.7545
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_1/K" -40.6134
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_1/B" -23.7322
cap "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_2/XOR2_2/Y" 9.92152
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 3.27554
cap "FULL_ADDER_XORED_1/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/A" 0.116665
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/A" 0.704043
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" -9.69168
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" 4.6232
cap "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/A" 0.0189275
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/B" 0.208479
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/Y" 88.4109
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/K" -31.6936
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" -2.96184
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_705_367#" 1.51912
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/VDD" -627.288
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/Y" -4.16569
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_705_367#" -0.632284
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_0/a_99_341#" 0.133901
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/B" 2.73606
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" -23.8468
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" -2.12741
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/K" 350.586
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/B" -3.15097
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" 0.256307
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/A" 0.0381989
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 193.592
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" -0.493087
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" -0.107546
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/A" 8.56744
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" 32.0847
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_0/B" 0.0927888
cap "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_2/XOR2_2/Y" -3.15567
cap "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" -66.2892
cap "FULL_ADDER_XORED_2/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 3.1234
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 0.000246527
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/K" 240.784
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_2/Y" -3.07517
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_2/K" 77.1579
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" "FULL_ADDER_XORED_3/VSS" -13.3084
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" -0.524739
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/K" -30.1975
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/XOR2_0/VDD" -1.22803
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_1/B" 0.0921047
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_2/XOR2_2/Y" -1.0643
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_0/VDD" 0.664974
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_1/a_n51_367#" 0.133901
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" "FULL_ADDER_XORED_2/K" 116.428
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/A" 0.0905219
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/VSS" -2.70166
cap "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" -2.08438
cap "FULL_ADDER_XORED_3/XOR2_2/B" "FULL_ADDER_XORED_2/K" 0.0991189
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/Y" 18.2117
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_129_367#" 1.26281
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_2/K" 28.1652
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/XOR2_0/VDD" 6.18266
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_1/A" 0.0927888
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" 0.0387003
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/K" 16.9292
cap "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_3/XOR2_0/VDD" -355.426
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/VSS" -25.8302
cap "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_2/XOR2_2/a_99_341#" 6.04948
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/A" 0.0172136
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_2/K" 0.162249
cap "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" "FULL_ADDER_XORED_3/XOR2_0/VDD" -29.8183
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_2/B" 0.21377
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/A" 0.00114798
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" -26.5212
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" -0.823369
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" 17.2995
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_705_367#" -0.242346
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/A" 24.7012
cap "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" -0.831782
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/K" 216.459
cap "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_3/A" -6.39185
cap "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_3/VDD" -323.942
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_2/Y" 0.0455435
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_2/Y" 11.8867
cap "FULL_ADDER_XORED_2/XOR2_1/a_99_341#" "FULL_ADDER_XORED_3/K" 0.0940383
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 54.9715
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/B" -1.80278
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_2/XOR2_2/a_129_987#" 0.0311591
cap "FULL_ADDER_XORED_2/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_3/A" 0.0174938
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_705_367#" 0.571384
cap "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" -7.75678
cap "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" "FULL_ADDER_XORED_3/A" 0.680794
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" -3.79856
cap "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_3/A" 24.3006
cap "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_3/K" -37.6886
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/Y" 34.6955
cap "FULL_ADDER_XORED_3/A" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 6.35007
cap "FULL_ADDER_XORED_2/B" "FULL_ADDER_XORED_3/A" 0.10261
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_1/A" 0.0921047
cap "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_4/A" 0.0172136
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" 20.7199
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/B" 5.26583
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -69.0008
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/K" 348.384
cap "FULL_ADDER_XORED_3/XOR2_2/a_705_367#" "FULL_ADDER_XORED_3/K" 0.944348
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" -7.89789
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/B" -25.691
cap "FULL_ADDER_XORED_3/XOR2_2/a_705_367#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.389938
cap "FULL_ADDER_XORED_3/XOR2_2/Y" "FULL_ADDER_XORED_3/K" 80.4069
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/VSS" -29.082
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/K" -8.65734
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_1/a_n51_367#" 0.132739
cap "FULL_ADDER_XORED_3/B" "FULL_ADDER_XORED_4/A" 0.0350477
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/XOR2_2/a_99_341#" -1.27267
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" 32.7619
cap "FULL_ADDER_XORED_3/XOR2_2/Y" "FULL_ADDER_XORED_4/XOR2_0/VDD" -12.112
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_4/XOR2_0/VDD" -658.284
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/B" 0.0921047
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" "FULL_ADDER_XORED_3/K" 1.51573
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_4/A" 0.664974
cap "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" -3.30291
cap "FULL_ADDER_XORED_3/XOR2_2/Y" "FULL_ADDER_XORED_4/VSS" -4.00707
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_367#" "FULL_ADDER_XORED_4/XOR2_0/VDD" -0.632284
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/B" 71.433
cap "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" -3.15015
cap "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" "FULL_ADDER_XORED_3/K" 253.54
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_0/a_99_341#" 0.132739
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" 3.2854
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_1/B" 0.090739
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_3/K" 20.7646
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_129_987#" 0.0872036
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/B" 0.10425
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 0.000701541
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/VDD" 2.27374e-13
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/Y" 27.2452
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/VDD" 15.4391
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/B" 0.674291
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/Y" 0.0754247
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/a_n51_367#" 0.0672285
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_3/XOR2_1/a_99_341#" 0.130419
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 0.161186
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/XOR2_2/Y" 0.0202065
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_3/K" -41.5056
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/K" 52.8251
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 0.714884
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/Y" 12.5239
cap "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" 0.000161685
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_4/XOR2_2/VSS" -5.20856
cap "FULL_ADDER_XORED_4/A" "FULL_ADDER_XORED_3/B" 0.141453
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_3/B" 0.216945
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/B" -1.57127
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" -7.73244
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/A" 3.1234
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_5/A" 0.00492665
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 16.3814
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_0/B" 0.090739
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" -2.08311
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/K" 493.888
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_1/a_n51_367#" 0.130419
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/Y" -12.3855
cap "FULL_ADDER_XORED_4/XOR2_2/Y" "FULL_ADDER_XORED_4/K" 85.8888
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/A" 8.61063
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/A" 0.0381989
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_705_367#" -0.632284
cap "FULL_ADDER_XORED_4/XOR2_2/a_705_367#" "FULL_ADDER_XORED_4/K" 1.50899
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" -36.2963
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/B" -9.27458
cap "FULL_ADDER_XORED_4/B" "FULL_ADDER_XORED_4/K" 12.6768
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_1/A" 0.090739
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" -1.26757
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" -11.637
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 37.63
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/VDD" -886.571
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/K" -20.1539
cap "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" "FULL_ADDER_XORED_4/A" 0.0189275
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" -0.632284
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_0/a_99_341#" 0.130419
cap "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/Y" -3.90061
cap "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" -94.5746
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_367#" "FULL_ADDER_XORED_4/K" 1.50899
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/K" 305.101
cap "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_4/K" -35.9924
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_2/Y" 0.0352046
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/B" 122.547
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_1/B" 0.090739
cap "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" "FULL_ADDER_XORED_4/K" 0.80777
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 0.132376
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_99_341#" 0.199832
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 0.00287508
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 3.65023
cap "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_4/B" -24.0002
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_4/K" 0.159342
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_5/XOR2_2/Y" 6.8633
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/K" 30.4305
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/B" 0.723892
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" 3.3573
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/K" 89.3333
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/VSS" -5.75201
cap "FULL_ADDER_XORED_4/XOR2_2/Y" "FULL_ADDER_XORED_4/K" 0.985465
cap "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_5/VDD" -95.3582
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/B" -6.59054
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_4/XOR2_2/a_129_987#" 0.151644
cap "FULL_ADDER_XORED_4/XOR2_1/a_99_341#" "FULL_ADDER_XORED_4/K" 0.130419
cap "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" 16.3168
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/B" 9.20821
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 0.766801
cap "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/a_n51_367#" -1.84917
cap "FULL_ADDER_XORED_5/XOR2_2/B" "FULL_ADDER_XORED_4/K" 0.102113
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/XOR2_2/Y" 0.0955235
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_2/Y" 5.21048
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/VDD" 15.919
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_0/a_99_341#" 0.130419
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/VDD" -1.99184
cap "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_5/VDD" -582.225
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_5/XOR2_2/VSS" -20.8085
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_5/XOR2_2/a_705_367#" -0.632284
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/B" 2.67306
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_0/B" 0.090739
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/XOR2_2/VSS" -2.08349
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/A" 0.0381989
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/VDD" 322.566
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" 170.05
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" 31.2985
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_5/VDD" -3.08229
cap "FULL_ADDER_XORED_5/A" "FULL_ADDER_XORED_5/VDD" 8.63405
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_5/A" 3.1247
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_5/XOR2_2/VSS" -2.51879
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_5/VDD" -58.5911
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/A" 0.0189275
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/XOR2_2/VSS" -0.379454
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/VDD" -9.42667
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/Y" 79.1013
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" 7.10543e-15
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 2.22911
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/VSS" -33.772
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_705_367#" 1.50899
cap "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/B" 0.226352
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_5/VDD" -1.38112
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_5/K" 6.5303
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_0/VDD" 0.664974
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/VSS" -25.5362
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/XOR2_0/VDD" -2.11765
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" 135.851
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/A" 0.0172136
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_5/K" 28.1449
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_2/B" 0.100512
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" -15.4891
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_5/K" 253.928
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" "FULL_ADDER_XORED_6/XOR2_0/VDD" -0.632284
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_6/VSS" -1.38182
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/K" 17.5311
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_5/K" 30.4362
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/XOR2_0/VDD" 6.4034
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_6/XOR2_0/VDD" -399.705
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/A" 0.0350477
cap "FULL_ADDER_XORED_5/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/XOR2_0/VDD" -2.21033
cap "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/VSS" -2.71237
cap "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.156753
cap "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" -35.9835
cap "FULL_ADDER_XORED_5/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_5/K" 0.130419
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_367#" "FULL_ADDER_XORED_5/K" 1.50899
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_6/XOR2_0/VDD" -3.69099
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_5/K" 71.7208
cap "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_5/K" -29.9507
cap "FULL_ADDER_XORED_5/XOR2_1/A" "FULL_ADDER_XORED_5/K" 0.090739
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/A" 6.482
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/VDD" -21.3786
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.785728
cap "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/VDD" -3.41763
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/VSS" -7.6324
cap "FULL_ADDER_XORED_6/XOR2_2/VSS" "FULL_ADDER_XORED_6/VDD" -278.732
cap "FULL_ADDER_XORED_5/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/A" 0.151347
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/K" 36.4211
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 16.2503
cap "FULL_ADDER_XORED_5/B" "FULL_ADDER_XORED_6/VDD" 0.22012
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/B" 0.244951
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/VSS" -37.4727
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_5/XOR2_1/a_99_341#" 0.130419
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_6/VDD" 11.9277
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_6/A" 0.0955235
cap "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/VDD" -0.814358
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_5/XOR2_1/B" 0.090739
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 0.00287508
cap "FULL_ADDER_XORED_6/XOR2_2/a_705_367#" "FULL_ADDER_XORED_6/VDD" -0.197295
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/VDD" 24.3811
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_6/K" 34.5432
cap "FULL_ADDER_XORED_5/XOR2_2/Y" "FULL_ADDER_XORED_6/A" 0.0348978
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/XOR2_2/VSS" -5.60119
cap "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/XOR2_2/VSS" -0.814396
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/VDD" 182.088
cap "FULL_ADDER_XORED_6/XOR2_2/a_705_367#" "FULL_ADDER_XORED_6/K" 0.437669
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_6/K" 13.7633
cap "FULL_ADDER_XORED_6/A" "FULL_ADDER_XORED_5/XOR2_2/a_n51_367#" 0.114947
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_6/VDD" -1.77966
cap "FULL_ADDER_XORED_6/XOR2_1/a_n51_367#" "FULL_ADDER_XORED_6/K" 0.130419
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_2/Y" -3.90061
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" -73.196
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 0.0172136
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" -3.11326
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" -8.21937
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" 268.679
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 21.3784
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_7/A" 0.664974
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_7/XOR2_0/VDD" -703.198
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/B" 0.0350477
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/B" -25.4761
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/K" -3.42694
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_0/B" 0.090739
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_705_367#" -0.43499
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_705_367#" 1.07133
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/Y" -11.7893
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/Y" 78.5908
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" -3.26786
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_0/a_99_341#" 0.130419
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" 31.1042
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" -30.6964
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/B" 5.81858
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/B" 95.9679
cap "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" -1.26757
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/K" 365.66
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_1/A" 0.090739
cap "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" -0.632284
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_129_367#" 1.50899
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/A" 3.26923
cap "FULL_ADDER_XORED_7/XOR2_2/Y" "FULL_ADDER_XORED_7/VDD" 11.4493
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/K" 0.000111449
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/A" 0.700472
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_6/K" 0.161179
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/VDD" 15.662
cap "FULL_ADDER_XORED_6/XOR2_1/B" "FULL_ADDER_XORED_6/K" 0.0886968
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/A" -5.58829
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_6/K" 31.7604
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/A" 0.0719188
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_6/K" -48.7399
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_7/A" 0.11573
cap "FULL_ADDER_XORED_6/XOR2_2/a_129_987#" "FULL_ADDER_XORED_6/K" 0.79469
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_6/K" -12.8834
cap "FULL_ADDER_XORED_7/XOR2_2/Y" "FULL_ADDER_XORED_7/A" 0.0673361
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/A" 0.000956646
cap "FULL_ADDER_XORED_7/XOR2_2/Y" "FULL_ADDER_XORED_6/K" 24.0965
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_6/K" 46.9414
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_7/A" 0.0146956
cap "FULL_ADDER_XORED_6/XOR2_1/a_99_341#" "FULL_ADDER_XORED_6/K" 0.12695
cap "FULL_ADDER_XORED_6/XOR2_2/Y" "FULL_ADDER_XORED_6/K" 0.967562
cap "FULL_ADDER_XORED_7/XOR2_2/B" "FULL_ADDER_XORED_7/A" 0.66065
cap "FULL_ADDER_XORED_7/XOR2_2/B" "FULL_ADDER_XORED_6/K" 0.104773
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/VDD" 2.27374e-13
cap "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/A" 0.0536645
cap "FULL_ADDER_XORED_6/B" "FULL_ADDER_XORED_7/VDD" 0.0817109
cap "FULL_ADDER_XORED_6/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_6/K" 1.54921
cap "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_6/XOR2_2/a_99_341#" 0.197835
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_0/a_99_341#" 0.12695
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/Y" -11.3109
cap "FULL_ADDER_XORED_7/XOR2_2/Y" "FULL_ADDER_XORED_7/K" 88.4882
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_1/a_n51_367#" 0.12695
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" -33.445
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/B" -6.00886
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/K" 8.57029
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/a_705_367#" -0.632284
cap "FULL_ADDER_XORED_7/XOR2_2/a_705_367#" "FULL_ADDER_XORED_7/K" 1.49897
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" 0.0189275
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" -1.26757
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" -11.004
cap "FULL_ADDER_XORED_7/XOR2_0/B" "FULL_ADDER_XORED_7/K" 0.0886968
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" 35.8948
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/VDD" -841.419
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/K" -21.8464
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" 3.1234
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/XOR2_2/Y" -3.90061
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" -90.416
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/K" 283.145
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" -0.542058
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/K" 1.3044
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/B" -0.673892
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" -7.42112
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" 15.4491
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_6/B" 0.22012
cap "FULL_ADDER_XORED_7/XOR2_1/A" "FULL_ADDER_XORED_7/K" 0.0886968
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/A" 8.63747
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" -2.0683
cap "FULL_ADDER_XORED_7/A" "FULL_ADDER_XORED_7/K" 0.0381989
cap "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_7/K" 457.258
cap "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" "FULL_ADDER_XORED_7/VDD" -0.59361
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" 0.194575
cap "FULL_ADDER_XORED_7/XOR2_2/Y" "FULL_ADDER_XORED_7/K" 0.979442
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/VDD" -2.84499
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/VSS" -30.3599
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/K" 84.6466
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/VDD" 3.3635
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/XOR2_2/VSS" -21.8816
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_367#" "FULL_ADDER_XORED_7/VDD" -0.0902267
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/XOR2_2/a_99_341#" 1.63005
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/K" 19.1499
cap "FULL_ADDER_XORED_7/XOR2_2/a_129_987#" "FULL_ADDER_XORED_7/XOR2_2/VSS" -2.08403
cap "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_7/VDD" 95.8593
cap "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_7/VDD" -129.177
cap "FULL_ADDER_XORED_7/B" "FULL_ADDER_XORED_7/VDD" -5.80081
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/K" 17.0228
cap "FULL_ADDER_XORED_7/XOR2_2/a_n51_367#" "FULL_ADDER_XORED_7/XOR2_2/VSS" -1.88597
merge "FULL_ADDER_XORED_4/A" "A3" -461.501 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/CIN" "FULL_ADDER_XORED_7/COUT" -184.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_7/COUT" "m1_22858_953#"
merge "FULL_ADDER_XORED_7/VSUBS" "FULL_ADDER_XORED_6/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/VSUBS" "FULL_ADDER_XORED_5/VSUBS"
merge "FULL_ADDER_XORED_5/VSUBS" "FULL_ADDER_XORED_4/VSUBS"
merge "FULL_ADDER_XORED_4/VSUBS" "FULL_ADDER_XORED_3/VSUBS"
merge "FULL_ADDER_XORED_3/VSUBS" "FULL_ADDER_XORED_2/VSUBS"
merge "FULL_ADDER_XORED_2/VSUBS" "FULL_ADDER_XORED_1/VSUBS"
merge "FULL_ADDER_XORED_1/VSUBS" "FULL_ADDER_XORED_0/VSUBS"
merge "FULL_ADDER_XORED_0/VSUBS" "VSUBS"
merge "FULL_ADDER_XORED_7/XOR2_2/VDD" "FULL_ADDER_XORED_7/VDD" -10474 0 0 0 0 -1431 -20038 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1477392 -25596 0 0 0 0
merge "FULL_ADDER_XORED_7/VDD" "FULL_ADDER_XORED_6/VDD"
merge "FULL_ADDER_XORED_6/VDD" "FULL_ADDER_XORED_4/XOR2_2/VDD"
merge "FULL_ADDER_XORED_4/XOR2_2/VDD" "FULL_ADDER_XORED_5/VDD"
merge "FULL_ADDER_XORED_5/VDD" "FULL_ADDER_XORED_4/VDD"
merge "FULL_ADDER_XORED_4/VDD" "FULL_ADDER_XORED_3/VDD"
merge "FULL_ADDER_XORED_3/VDD" "FULL_ADDER_XORED_1/XOR2_2/VDD"
merge "FULL_ADDER_XORED_1/XOR2_2/VDD" "FULL_ADDER_XORED_2/VDD"
merge "FULL_ADDER_XORED_2/VDD" "FULL_ADDER_XORED_1/VDD"
merge "FULL_ADDER_XORED_1/VDD" "FULL_ADDER_XORED_6/NAND2_2/VDD"
merge "FULL_ADDER_XORED_6/NAND2_2/VDD" "FULL_ADDER_XORED_0/VDD"
merge "FULL_ADDER_XORED_0/VDD" "VDD"
merge "VDD" "FULL_ADDER_XORED_6/XOR2_1/VDD"
merge "FULL_ADDER_XORED_6/XOR2_1/VDD" "FULL_ADDER_XORED_5/NAND2_2/VDD"
merge "FULL_ADDER_XORED_5/NAND2_2/VDD" "FULL_ADDER_XORED_5/XOR2_1/VDD"
merge "FULL_ADDER_XORED_5/XOR2_1/VDD" "FULL_ADDER_XORED_7/NAND2_0/VDD"
merge "FULL_ADDER_XORED_7/NAND2_0/VDD" "FULL_ADDER_XORED_7/XOR2_0/VDD"
merge "FULL_ADDER_XORED_7/XOR2_0/VDD" "FULL_ADDER_XORED_4/NAND2_2/VDD"
merge "FULL_ADDER_XORED_4/NAND2_2/VDD" "FULL_ADDER_XORED_6/NAND2_0/VDD"
merge "FULL_ADDER_XORED_6/NAND2_0/VDD" "FULL_ADDER_XORED_6/XOR2_0/VDD"
merge "FULL_ADDER_XORED_6/XOR2_0/VDD" "FULL_ADDER_XORED_4/XOR2_1/VDD"
merge "FULL_ADDER_XORED_4/XOR2_1/VDD" "FULL_ADDER_XORED_3/NAND2_2/VDD"
merge "FULL_ADDER_XORED_3/NAND2_2/VDD" "FULL_ADDER_XORED_6/w_n292_n679#"
merge "FULL_ADDER_XORED_6/w_n292_n679#" "FULL_ADDER_XORED_6/w_n292_625#"
merge "FULL_ADDER_XORED_6/w_n292_625#" "FULL_ADDER_XORED_3/XOR2_1/VDD"
merge "FULL_ADDER_XORED_3/XOR2_1/VDD" "FULL_ADDER_XORED_5/NAND2_0/VDD"
merge "FULL_ADDER_XORED_5/NAND2_0/VDD" "FULL_ADDER_XORED_5/XOR2_0/VDD"
merge "FULL_ADDER_XORED_5/XOR2_0/VDD" "FULL_ADDER_XORED_2/NAND2_2/VDD"
merge "FULL_ADDER_XORED_2/NAND2_2/VDD" "FULL_ADDER_XORED_2/XOR2_1/VDD"
merge "FULL_ADDER_XORED_2/XOR2_1/VDD" "FULL_ADDER_XORED_4/NAND2_0/VDD"
merge "FULL_ADDER_XORED_4/NAND2_0/VDD" "FULL_ADDER_XORED_4/XOR2_0/VDD"
merge "FULL_ADDER_XORED_4/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_2/VDD"
merge "FULL_ADDER_XORED_1/NAND2_2/VDD" "FULL_ADDER_XORED_3/NAND2_0/VDD"
merge "FULL_ADDER_XORED_3/NAND2_0/VDD" "FULL_ADDER_XORED_3/XOR2_0/VDD"
merge "FULL_ADDER_XORED_3/XOR2_0/VDD" "FULL_ADDER_XORED_1/XOR2_1/VDD"
merge "FULL_ADDER_XORED_1/XOR2_1/VDD" "FULL_ADDER_XORED_0/NAND2_2/VDD"
merge "FULL_ADDER_XORED_0/NAND2_2/VDD" "FULL_ADDER_XORED_3/w_n292_n679#"
merge "FULL_ADDER_XORED_3/w_n292_n679#" "FULL_ADDER_XORED_3/w_n292_625#"
merge "FULL_ADDER_XORED_3/w_n292_625#" "FULL_ADDER_XORED_0/XOR2_1/VDD"
merge "FULL_ADDER_XORED_0/XOR2_1/VDD" "FULL_ADDER_XORED_2/NAND2_0/VDD"
merge "FULL_ADDER_XORED_2/NAND2_0/VDD" "FULL_ADDER_XORED_2/XOR2_0/VDD"
merge "FULL_ADDER_XORED_2/XOR2_0/VDD" "FULL_ADDER_XORED_0/XOR2_0/VDD"
merge "FULL_ADDER_XORED_0/XOR2_0/VDD" "FULL_ADDER_XORED_1/NAND2_0/VDD"
merge "FULL_ADDER_XORED_1/NAND2_0/VDD" "FULL_ADDER_XORED_1/XOR2_0/VDD"
merge "FULL_ADDER_XORED_7/XOR2_2/VSS" "FULL_ADDER_XORED_6/XOR2_2/VSS" -42137.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120737280 -126976 0 0
merge "FULL_ADDER_XORED_6/XOR2_2/VSS" "FULL_ADDER_XORED_5/XOR2_2/VSS"
merge "FULL_ADDER_XORED_5/XOR2_2/VSS" "FULL_ADDER_XORED_4/XOR2_2/VSS"
merge "FULL_ADDER_XORED_4/XOR2_2/VSS" "FULL_ADDER_XORED_3/XOR2_2/VSS"
merge "FULL_ADDER_XORED_3/XOR2_2/VSS" "FULL_ADDER_XORED_2/XOR2_2/VSS"
merge "FULL_ADDER_XORED_2/XOR2_2/VSS" "FULL_ADDER_XORED_1/XOR2_2/VSS"
merge "FULL_ADDER_XORED_1/XOR2_2/VSS" "FULL_ADDER_XORED_0/XOR2_2/VSS"
merge "FULL_ADDER_XORED_0/XOR2_2/VSS" "FULL_ADDER_XORED_7/XOR2_0/VSS"
merge "FULL_ADDER_XORED_7/XOR2_0/VSS" "FULL_ADDER_XORED_6/XOR2_0/VSS"
merge "FULL_ADDER_XORED_6/XOR2_0/VSS" "FULL_ADDER_XORED_5/XOR2_0/VSS"
merge "FULL_ADDER_XORED_5/XOR2_0/VSS" "FULL_ADDER_XORED_4/XOR2_0/VSS"
merge "FULL_ADDER_XORED_4/XOR2_0/VSS" "FULL_ADDER_XORED_3/XOR2_0/VSS"
merge "FULL_ADDER_XORED_3/XOR2_0/VSS" "FULL_ADDER_XORED_2/XOR2_0/VSS"
merge "FULL_ADDER_XORED_2/XOR2_0/VSS" "FULL_ADDER_XORED_1/XOR2_0/VSS"
merge "FULL_ADDER_XORED_1/XOR2_0/VSS" "FULL_ADDER_XORED_0/XOR2_0/VSS"
merge "FULL_ADDER_XORED_0/XOR2_0/VSS" "FULL_ADDER_XORED_7/XOR2_1/VSS"
merge "FULL_ADDER_XORED_7/XOR2_1/VSS" "FULL_ADDER_XORED_6/NAND2_2/VSS"
merge "FULL_ADDER_XORED_6/NAND2_2/VSS" "FULL_ADDER_XORED_6/XOR2_1/VSS"
merge "FULL_ADDER_XORED_6/XOR2_1/VSS" "FULL_ADDER_XORED_7/VSS"
merge "FULL_ADDER_XORED_7/VSS" "FULL_ADDER_XORED_5/XOR2_1/VSS"
merge "FULL_ADDER_XORED_5/XOR2_1/VSS" "FULL_ADDER_XORED_6/VSS"
merge "FULL_ADDER_XORED_6/VSS" "FULL_ADDER_XORED_4/XOR2_1/VSS"
merge "FULL_ADDER_XORED_4/XOR2_1/VSS" "FULL_ADDER_XORED_3/NAND2_2/VSS"
merge "FULL_ADDER_XORED_3/NAND2_2/VSS" "FULL_ADDER_XORED_5/VSS"
merge "FULL_ADDER_XORED_5/VSS" "FULL_ADDER_XORED_3/XOR2_1/VSS"
merge "FULL_ADDER_XORED_3/XOR2_1/VSS" "FULL_ADDER_XORED_4/VSS"
merge "FULL_ADDER_XORED_4/VSS" "FULL_ADDER_XORED_2/XOR2_1/VSS"
merge "FULL_ADDER_XORED_2/XOR2_1/VSS" "FULL_ADDER_XORED_3/VSS"
merge "FULL_ADDER_XORED_3/VSS" "FULL_ADDER_XORED_1/XOR2_1/VSS"
merge "FULL_ADDER_XORED_1/XOR2_1/VSS" "FULL_ADDER_XORED_0/NAND2_2/VSS"
merge "FULL_ADDER_XORED_0/NAND2_2/VSS" "FULL_ADDER_XORED_2/VSS"
merge "FULL_ADDER_XORED_2/VSS" "FULL_ADDER_XORED_0/XOR2_1/VSS"
merge "FULL_ADDER_XORED_0/XOR2_1/VSS" "FULL_ADDER_XORED_1/VSS"
merge "FULL_ADDER_XORED_1/VSS" "FULL_ADDER_XORED_0/VSS"
merge "FULL_ADDER_XORED_0/VSS" "VSS"
merge "FULL_ADDER_XORED_3/CIN" "FULL_ADDER_XORED_4/COUT" -184.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_4/COUT" "m1_12986_953#"
merge "FULL_ADDER_XORED_4/B" "B3" -118.732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_7/OUT" "S0" -190.353 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/OUT" "S6" -389.63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/OUT" "S1" -389.628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_0/CIN" "FULL_ADDER_XORED_1/COUT" -184.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/COUT" "m1_3113_953#"
merge "FULL_ADDER_XORED_7/K" "FULL_ADDER_XORED_6/K" -7478.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -295651 -7122 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/K" "FULL_ADDER_XORED_5/K"
merge "FULL_ADDER_XORED_5/K" "FULL_ADDER_XORED_4/K"
merge "FULL_ADDER_XORED_4/K" "FULL_ADDER_XORED_3/K"
merge "FULL_ADDER_XORED_3/K" "FULL_ADDER_XORED_2/K"
merge "FULL_ADDER_XORED_2/K" "FULL_ADDER_XORED_1/K"
merge "FULL_ADDER_XORED_1/K" "FULL_ADDER_XORED_0/K"
merge "FULL_ADDER_XORED_0/K" "FULL_ADDER_XORED_7/XOR2_2/B"
merge "FULL_ADDER_XORED_7/XOR2_2/B" "K"
merge "K" "FULL_ADDER_XORED_7/CIN"
merge "FULL_ADDER_XORED_7/CIN" "m1_25486_3220#"
merge "FULL_ADDER_XORED_2/A" "A5" -468.473 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_5/OUT" "FULL_ADDER_XORED_5/XOR2_1/Y" -389.627 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_5/XOR2_1/Y" "S2"
merge "FULL_ADDER_XORED_4/OUT" "S3" -389.838 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_2/B" "B5" -106.021 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_3/OUT" "S4" -389.63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_2/OUT" "S5" -389.629 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_0/A" "A7" -116.797 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13189 -460 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_0/B" "B7" -106.044 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_0/OUT" "S7" -389.631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10622 -414 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_0/COUT" "C" -62.6506 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5304 -292 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/COUT" "FULL_ADDER_XORED_5/CIN" -184.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_5/CIN" "m1_19567_953#"
merge "FULL_ADDER_XORED_3/COUT" "FULL_ADDER_XORED_2/CIN" -184.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_2/CIN" "m1_9695_953#"
merge "FULL_ADDER_XORED_7/A" "A0" -459.881 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/CIN" "FULL_ADDER_XORED_2/COUT" -228.041 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_2/COUT" "m1_6404_953#"
merge "FULL_ADDER_XORED_7/B" "B0" -106.635 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_4/CIN" "FULL_ADDER_XORED_5/COUT" -192.484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -91 -366 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_5/COUT" "m1_16277_953#"
merge "FULL_ADDER_XORED_5/A" "A2" -459.428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12535 -448 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_5/B" "B2" -105.592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/B" "B1" -105.854 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19200 -556 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_3/A" "A4" -458.985 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_6/A" "A1" -468.735 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12535 -448 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_3/B" "B4" -104.612 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/A" "A6" -459.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/B" "FULL_ADDER_XORED_1/XOR2_2/A" -104.038 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19800 -564 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_XORED_1/XOR2_2/A" "B6"
