<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88C6/I5">gw1nr9c-000</Device>
    <FileList>
        <File path="src/gowin_clkdiv/gowin_clkdiv.vhd" type="file.vhdl" enable="1"/>
        <File path="src/gowin_rpll/gowin_rpll.vhd" type="file.vhdl" enable="1"/>
        <File path="src/tn9k_clock_generator.vhd" type="file.vhdl" enable="1"/>
        <File path="src/tmds_encoder.vhd" type="file.vhdl" enable="1"/>
        <File path="src/hdmi_encoder.vhd" type="file.vhdl" enable="1"/>
        <File path="src/test_pattern_gen.vhd" type="file.vhdl" enable="1"/>
        <File path="src/tn9k_hdmi_video_top.vhd" type="file.vhdl" enable="1"/>
        <File path="src/tangnano9k.cst" type="file.cst" enable="1"/>
        <File path="src/TN9K_HDMI_VIDEO.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
