[ START MERGED ]
imuSM.I2CPulseCounterData_D_i[1] imuSM/I2CPulseCounterData_D[1]
imuSM/I2CState_DP_i[7] imuSM/I2CState_DP[7]
imuSM.I2CState_DP_i[8] imuSM/I2CState_DP[8]
spiConfiguration.State_DP_i[0] spiConfiguration/State_DP[0]
extTriggerFifo/fifo/wren_i_inv extTriggerFifo/fifo/wren_i
extTriggerFifo/fifo/fcnt_en_inv extTriggerFifo/fifo/fcnt_en
extTriggerFifo/fifo/invout_0 extTriggerFifo/fifo/wren_i
extTriggerFifo/fifo/invout_2 Full
extTriggerFifo/fifo/invout_1 extTriggerFifo/FIFOEmpty_S
extTriggerFifo/fifo/rden_i_inv extTriggerFifo/fifo/rden_i
imuFifo/fifo/wren_i_inv imuFifo/fifo/wren_i
imuFifo/fifo/fcnt_en_inv imuFifo/fifo/fcnt_en
imuFifo/fifo/r_nw_inv imuFifo/fifo/r_nw
imuFifo/fifo/invout_0 imuFifo/fifo/wren_i
imuFifo/fifo/invout_2 imuFifo/Full_S
imuFifo/fifo/invout_1 imuFifo/FIFOEmpty_S
imuFifo/fifo/rden_i_inv imuFifo/fifo/rden_i
apsAdcSM/ColumnReadBPositionInc_S_u_mb_bm apsAdcSM/RowReadDone_SP
apsAdcFifo/fifoDualClock/rRst ADCReset_R
apsAdcFifo/fifoDualClock/invout_0 apsAdcFifo/FIFOEmpty_S
apsAdcFifo/fifoDualClock/invout_1 Full_0
miscAerFifo/fifo/wren_i_inv miscAerFifo/fifo/wren_i
miscAerFifo/fifo/invout_2 miscAerFifo/Full_S
miscAerFifo/fifo/invout_1 miscAerFifo/FIFOEmpty_S
miscAerFifo/fifo/rden_i_inv miscAerFifo/fifo/rden_i
dvsAerFifo/fifo/wren_i_inv dvsAerFifo/fifo/wren_i
dvsAerFifo/fifo/invout_2 Full_1
dvsAerFifo/fifo/invout_1 dvsAerFifo/FIFOEmpty_S
dvsAerFifo/fifo/rden_i_inv dvsAerFifo/fifo/rden_i
LogicReset_R_i LogicReset_R
MergerAerFifo/fifo/wren_i_inv MergerAerFifo/fifo/wren_i
MergerAerFifo/fifo/fcnt_en_inv_inv MergerAerFifo/fifo/fcnt_en_inv
MergerAerFifo/fifo/cnt_con_inv MergerAerFifo/fifo/cnt_con
MergerAerFifo/fifo/fcnt_en_inv MergerAerFifo/fifo/fcnt_en
MergerAerFifo/fifo/invout_2 Full_2
MergerAerFifo/fifo/invout_1 MergerAerFifo/FIFOEmpty_S
MergerAerFifo/fifo/rden_i_inv MergerAerFifo/fifo/rden_i
logicUSBFifo/fifoDualClock/rRst LogicReset_R
logicUSBFifo/fifoDualClock/invout_0 logicUSBFifo/FIFOEmpty_S
logicUSBFifo/fifoDualClock/invout_1 Full_3
OMCellSM/State_DP_1_rep2_i OMCellSM/State_DP_1_rep2
[ END MERGED ]
[ START CLIPPED ]
logicUSBFifo/fifoDualClock/scuba_vhi
MergerAerFifo/fifo/scuba_vhi
dvsAerFifo/fifo/scuba_vhi
miscAerFifo/fifo/scuba_vhi
apsAdcFifo/fifoDualClock/scuba_vhi
imuFifo/fifo/scuba_vhi
extTriggerFifo/fifo/scuba_vhi
BWSAER2CAVIAR/cnt_cry_0_S0[0]
BWSAER2CAVIAR/N_1
BWSAER2CAVIAR/cnt_cry_0_COUT[3]
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_75_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_75_0_COUT
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_69_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_69_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_57_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_57_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_39_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_39_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_33_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_33_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_21_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_21_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_9_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_9_0_S0
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_1_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_0_I_1_0_S0
OMCellSM/DecayCounter/N_1
OMCellSM/DecayCounter/un320_clear_si_cry_24_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_24_0_COUT
OMCellSM/DecayCounter/un320_clear_si_cry_23_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_23_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_21_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_21_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_19_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_19_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_17_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_17_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_15_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_15_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_13_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_13_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_11_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_11_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_9_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_9_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_7_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_7_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_5_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_5_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_3_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_3_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_1_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_1_0_S0
OMCellSM/DecayCounter/un320_clear_si_cry_0_0_S1
OMCellSM/DecayCounter/un320_clear_si_cry_0_0_S0
OMCellSM/DecayCounter/N_2
OMCellSM/DecayCounter/un263_overflow_at_zero_a_4_cry_23_0_COUT
OMCellSM/DecayCounter/un263_overflow_at_zero_a_4_cry_0_0_S1
OMCellSM/DecayCounter/un263_overflow_at_zero_a_4_cry_0_0_S0
OMCellSM/DecayCounter/N_3
OMCellSM/DecayCounter/Count_DP_cry_0_COUT[23]
OMCellSM/DecayCounter/Count_DP_cry_0_S0_1[0]
OMCellSM/DecayCounter/N_4
logicClockPLL/LOCK
logicClockPLL/CLKOK2
logicClockPLL/CLKOK
logicClockPLL/CLKOS
adcClockPLL/LOCK_0
adcClockPLL/CLKOK2_0
adcClockPLL/CLKOK_0
adcClockPLL/CLKOS_0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_81_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_81_0_COUT
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_27_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_27_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_15_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_15_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_51_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_51_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_39_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_39_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_75_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_75_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_63_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_63_0_S0
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_1_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_0_I_1_0_S0
usbFX3SM/earlyPacketCounter/N_1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_26_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_26_0_COUT
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_24_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_24_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_22_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_22_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_20_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_20_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_18_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_18_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_16_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_16_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_14_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_14_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_12_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_12_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_10_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_10_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_8_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_8_0_S0
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_7_0_S1
usbFX3SM/earlyPacketCounter/un254_clear_si_cry_7_0_S0
usbFX3SM/earlyPacketCounter/N_2
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_a_4_cry_25_0_COUT
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_a_4_cry_0_0_S1
usbFX3SM/earlyPacketCounter/un177_overflow_at_zero_a_4_cry_0_0_S0
usbFX3SM/earlyPacketCounter/N_3
usbFX3SM/earlyPacketCounter/Count_DP_cry_0_COUT[25]
usbFX3SM/earlyPacketCounter/Count_DP_cry_0_S0_2[0]
usbFX3SM/earlyPacketCounter/N_4
logicUSBFifo/fifoDualClock/af_set_cmp_ci_a/S1
logicUSBFifo/fifoDualClock/af_set_cmp_ci_a/S0
logicUSBFifo/fifoDualClock/af_set_ctr_cia/S1
logicUSBFifo/fifoDualClock/af_set_ctr_cia/S0
logicUSBFifo/fifoDualClock/a2/S1
logicUSBFifo/fifoDualClock/a2/COUT
logicUSBFifo/fifoDualClock/ae_set_cmp_ci_a/S1
logicUSBFifo/fifoDualClock/ae_set_cmp_ci_a/S0
logicUSBFifo/fifoDualClock/co2_2
logicUSBFifo/fifoDualClock/ae_set_ctr_cia/S1
logicUSBFifo/fifoDualClock/ae_set_ctr_cia/S0
logicUSBFifo/fifoDualClock/a1/S1
logicUSBFifo/fifoDualClock/a1/COUT
logicUSBFifo/fifoDualClock/full_cmp_ci_a/S1
logicUSBFifo/fifoDualClock/full_cmp_ci_a/S0
logicUSBFifo/fifoDualClock/a0/S1
logicUSBFifo/fifoDualClock/a0/COUT
logicUSBFifo/fifoDualClock/empty_cmp_ci_a/S1
logicUSBFifo/fifoDualClock/empty_cmp_ci_a/S0
logicUSBFifo/fifoDualClock/co2_1
logicUSBFifo/fifoDualClock/r_gctr_cia/S1
logicUSBFifo/fifoDualClock/r_gctr_cia/S0
logicUSBFifo/fifoDualClock/co2
logicUSBFifo/fifoDualClock/w_gctr_cia/S1
logicUSBFifo/fifoDualClock/w_gctr_cia/S0
logicUSBFifo/fifoDualClock/a3/S1
logicUSBFifo/fifoDualClock/a3/COUT
logicUSBFifo/fifoDualClock/co2_3
multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_s_0_S1[5]
multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_s_0_COUT[5]
multiplexerSM/tsGenerator/timestampEnableGenerate/IntervalCount_DP_cry_0_S0_0[0]
multiplexerSM/tsGenerator/timestampEnableGenerate/N_1
multiplexerSM/tsGenerator/timestampGenerator/Count_DP_cry_0_COUT[13]
multiplexerSM/tsGenerator/timestampGenerator/Count_DP_cry_0_S0_11[0]
multiplexerSM/tsGenerator/timestampGenerator/N_1
multiplexerSM/tsOverflowBuffer/Count_DP_s_0_S1[11]
multiplexerSM/tsOverflowBuffer/Count_DP_s_0_COUT[11]
multiplexerSM/tsOverflowBuffer/Count_DP_cry_0_S0_12[0]
multiplexerSM/tsOverflowBuffer/N_1
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_45_0_S0
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_45_0_COUT
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_15_0_S1
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_15_0_S0
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_27_0_S1
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_27_0_S0
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_39_0_S1
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_39_0_S0
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_1_0_S1
multiplexerSM/timestampChangeDetector/un4_inputdata_di_0_I_1_0_S0
multiplexerSM/timestampChangeDetector/N_1
MergerAerFifo/fifo/r_nw_inv
MergerAerFifo/fifo/r_nw
MergerAerFifo/fifo/invout_0
MergerAerFifo/fifo/co0_6
MergerAerFifo/fifo/af_cmp_ci_a/S1
MergerAerFifo/fifo/af_cmp_ci_a/S0
MergerAerFifo/fifo/cmp_ci_3
MergerAerFifo/fifo/a2/S1
MergerAerFifo/fifo/a2/COUT
MergerAerFifo/fifo/ae_cmp_ci_a/S1
MergerAerFifo/fifo/ae_cmp_ci_a/S0
MergerAerFifo/fifo/r_ctr_cia/S1
MergerAerFifo/fifo/r_ctr_cia/S0
MergerAerFifo/fifo/w_ctr_2/NC1
MergerAerFifo/fifo/co2_1
MergerAerFifo/fifo/co1_3
MergerAerFifo/fifo/w_ctr_cia/S1
MergerAerFifo/fifo/w_ctr_cia/S0
MergerAerFifo/fifo/a1/S1
MergerAerFifo/fifo/a1/COUT
MergerAerFifo/fifo/g_cmp_ci_a/S1
MergerAerFifo/fifo/g_cmp_ci_a/S0
MergerAerFifo/fifo/a0/S1
MergerAerFifo/fifo/a0/COUT
MergerAerFifo/fifo/e_cmp_ci_a/S1
MergerAerFifo/fifo/e_cmp_ci_a/S0
MergerAerFifo/fifo/bdcnt_bctr_cia/S1
MergerAerFifo/fifo/bdcnt_bctr_cia/S0
MergerAerFifo/fifo/wcount_4
MergerAerFifo/fifo/iwcount_4
MergerAerFifo/AlmostFull_S
MergerAerFifo/fifo/a3/S1
MergerAerFifo/fifo/af_d
MergerAerFifo/fifo/a3/COUT
MergerAerFifo/fifo/bdcnt_bctr_2/S1
MergerAerFifo/fifo/co2
MergerAerFifo/fifo/r_ctr_2/NC1
MergerAerFifo/fifo/ircount_4
MergerAerFifo/fifo/co2_2
MergerAerFifo/fifo/co1_4
MergerAerFifo/fifo/rcount_4
MergerAerFifo/fifo/af_d_c
MergerAerFifo/fifo/co1_6
dvsAerFifo/fifo/r_nw_inv
dvsAerFifo/fifo/fcnt_en_inv
dvsAerFifo/fifo/r_nw
dvsAerFifo/fifo/invout_0
dvsAerFifo/fifo/co0_6
dvsAerFifo/fifo/af_cmp_ci_a/S1
dvsAerFifo/fifo/af_cmp_ci_a/S0
dvsAerFifo/fifo/cmp_ci_3
dvsAerFifo/fifo/a2/S1
dvsAerFifo/fifo/a2/COUT
dvsAerFifo/fifo/cnt_con_inv
dvsAerFifo/fifo/co0_5
dvsAerFifo/fifo/fcnt_en_inv_inv
dvsAerFifo/fifo/ae_cmp_ci_a/S1
dvsAerFifo/fifo/ae_cmp_ci_a/S0
dvsAerFifo/fifo/cmp_ci_2
dvsAerFifo/fifo/r_ctr_cia/S1
dvsAerFifo/fifo/r_ctr_cia/S0
dvsAerFifo/fifo/w_ctr_2/NC1
dvsAerFifo/fifo/co2_1
dvsAerFifo/fifo/co1_3
dvsAerFifo/fifo/w_ctr_cia/S1
dvsAerFifo/fifo/w_ctr_cia/S0
dvsAerFifo/fifo/a1/S1
dvsAerFifo/fifo/a1/COUT
dvsAerFifo/fifo/g_cmp_ci_a/S1
dvsAerFifo/fifo/g_cmp_ci_a/S0
dvsAerFifo/fifo/a0/S1
dvsAerFifo/fifo/a0/COUT
dvsAerFifo/fifo/e_cmp_ci_a/S1
dvsAerFifo/fifo/e_cmp_ci_a/S0
dvsAerFifo/fifo/bdcnt_bctr_cia/S1
dvsAerFifo/fifo/bdcnt_bctr_cia/S0
dvsAerFifo/fifo/wcount_4
dvsAerFifo/fifo/iwcount_4
dvsAerFifo/AlmostFull_S
dvsAerFifo/FIFOAlmostEmpty_S
dvsAerFifo/fifo/ae_d
dvsAerFifo/fifo/a3/S1
dvsAerFifo/fifo/af_d
dvsAerFifo/fifo/a3/COUT
dvsAerFifo/fifo/bdcnt_bctr_2/S1
dvsAerFifo/fifo/co2
dvsAerFifo/fifo/r_ctr_2/NC1
dvsAerFifo/fifo/ircount_4
dvsAerFifo/fifo/co2_2
dvsAerFifo/fifo/co1_4
dvsAerFifo/fifo/rcount_4
dvsAerFifo/fifo/ae_d_c
dvsAerFifo/fifo/co1_5
dvsAerFifo/fifo/af_d_c
dvsAerFifo/fifo/co1_6
dvsAerSM/ackDelayCounter/Count_DP_cry_0_COUT[3]
dvsAerSM/ackDelayCounter/Count_DP_cry_0_S0[0]
dvsAerSM/ackDelayCounter/N_1
dvsAerSM/ackDelayCounter/un188_clear_si_cry_4_0_S1
dvsAerSM/ackDelayCounter/un188_clear_si_cry_4_0_COUT
dvsAerSM/ackDelayCounter/un188_clear_si_cry_3_0_S1
dvsAerSM/ackDelayCounter/un188_clear_si_cry_3_0_S0
dvsAerSM/ackDelayCounter/un188_clear_si_cry_1_0_S1
dvsAerSM/ackDelayCounter/un188_clear_si_cry_1_0_S0
dvsAerSM/ackDelayCounter/un188_clear_si_cry_0_0_S1
dvsAerSM/ackDelayCounter/un188_clear_si_cry_0_0_S0
dvsAerSM/ackDelayCounter/N_2
dvsAerSM/ackExtensionCounter/Count_DP_cry_0_COUT_0[3]
dvsAerSM/ackExtensionCounter/Count_DP_cry_0_S0_0[0]
dvsAerSM/ackExtensionCounter/N_1
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_4_0_S1_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_4_0_COUT_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_3_0_S1_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_3_0_S0_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_1_0_S1_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_1_0_S0_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_0_0_S1_0
dvsAerSM/ackExtensionCounter/un188_clear_si_cry_0_0_S0_0
dvsAerSM/ackExtensionCounter/N_2
miscAerFifo/fifo/r_nw_inv
miscAerFifo/fifo/fcnt_en_inv
miscAerFifo/fifo/r_nw
miscAerFifo/fifo/invout_0
miscAerFifo/fifo/co0_6
miscAerFifo/fifo/af_cmp_ci_a/S1
miscAerFifo/fifo/af_cmp_ci_a/S0
miscAerFifo/fifo/cmp_ci_3
miscAerFifo/fifo/a2/S1
miscAerFifo/fifo/a2/COUT
miscAerFifo/fifo/cnt_con_inv
miscAerFifo/fifo/co0_5
miscAerFifo/fifo/fcnt_en_inv_inv
miscAerFifo/fifo/ae_cmp_ci_a/S1
miscAerFifo/fifo/ae_cmp_ci_a/S0
miscAerFifo/fifo/cmp_ci_2
miscAerFifo/fifo/r_ctr_cia/S1
miscAerFifo/fifo/r_ctr_cia/S0
miscAerFifo/fifo/w_ctr_2/NC1
miscAerFifo/fifo/co2_1
miscAerFifo/fifo/co1_3
miscAerFifo/fifo/w_ctr_cia/S1
miscAerFifo/fifo/w_ctr_cia/S0
miscAerFifo/fifo/a1/S1
miscAerFifo/fifo/a1/COUT
miscAerFifo/fifo/g_cmp_ci_a/S1
miscAerFifo/fifo/g_cmp_ci_a/S0
miscAerFifo/fifo/a0/S1
miscAerFifo/fifo/a0/COUT
miscAerFifo/fifo/e_cmp_ci_a/S1
miscAerFifo/fifo/e_cmp_ci_a/S0
miscAerFifo/fifo/bdcnt_bctr_cia/S1
miscAerFifo/fifo/bdcnt_bctr_cia/S0
miscAerFifo/fifo/wcount_4
miscAerFifo/fifo/iwcount_4
miscAerFifo/AlmostFull_S
miscAerFifo/FIFOAlmostEmpty_S
miscAerFifo/fifo/ae_d
miscAerFifo/fifo/a3/S1
miscAerFifo/fifo/af_d
miscAerFifo/fifo/a3/COUT
miscAerFifo/fifo/bdcnt_bctr_2/S1
miscAerFifo/fifo/co2
miscAerFifo/fifo/r_ctr_2/NC1
miscAerFifo/fifo/ircount_4
miscAerFifo/fifo/co2_2
miscAerFifo/fifo/co1_4
miscAerFifo/fifo/rcount_4
miscAerFifo/fifo/ae_d_c
miscAerFifo/fifo/co1_5
miscAerFifo/fifo/af_d_c
miscAerFifo/fifo/co1_6
apsAdcFifo/fifoDualClock/co1_7
apsAdcFifo/fifoDualClock/co0_7
apsAdcFifo/fifoDualClock/af_set_cmp_ci_a/S1
apsAdcFifo/fifoDualClock/af_set_cmp_ci_a/S0
apsAdcFifo/fifoDualClock/cmp_ci_3
apsAdcFifo/fifoDualClock/co1_6
apsAdcFifo/fifoDualClock/co0_6
apsAdcFifo/fifoDualClock/af_set_ctr_cia/S1
apsAdcFifo/fifoDualClock/af_set_ctr_cia/S0
apsAdcFifo/fifoDualClock/af_set_ctr_ci
apsAdcFifo/fifoDualClock/a2/S1
apsAdcFifo/fifoDualClock/a2/COUT
apsAdcFifo/fifoDualClock/ae_set_cmp_ci_a/S1
apsAdcFifo/fifoDualClock/ae_set_cmp_ci_a/S0
apsAdcFifo/fifoDualClock/co3_2
apsAdcFifo/fifoDualClock/ae_set_ctr_cia/S1
apsAdcFifo/fifoDualClock/ae_set_ctr_cia/S0
apsAdcFifo/fifoDualClock/a1/S1
apsAdcFifo/fifoDualClock/a1/COUT
apsAdcFifo/fifoDualClock/full_cmp_ci_a/S1
apsAdcFifo/fifoDualClock/full_cmp_ci_a/S0
apsAdcFifo/fifoDualClock/a0/S1
apsAdcFifo/fifoDualClock/a0/COUT
apsAdcFifo/fifoDualClock/empty_cmp_ci_a/S1
apsAdcFifo/fifoDualClock/empty_cmp_ci_a/S0
apsAdcFifo/fifoDualClock/co3_1
apsAdcFifo/fifoDualClock/r_gctr_cia/S1
apsAdcFifo/fifoDualClock/r_gctr_cia/S0
apsAdcFifo/fifoDualClock/co3
apsAdcFifo/fifoDualClock/w_gctr_cia/S1
apsAdcFifo/fifoDualClock/w_gctr_cia/S0
apsAdcFifo/fifoDualClock/af_setcount_5
apsAdcFifo/fifoDualClock/iaf_setcount_5
apsAdcFifo/fifoDualClock/af_setcount_4
apsAdcFifo/fifoDualClock/iaf_setcount_4
apsAdcFifo/fifoDualClock/af_setcount_2
apsAdcFifo/fifoDualClock/iaf_setcount_2
apsAdcFifo/fifoDualClock/af_setcount_1
apsAdcFifo/fifoDualClock/iaf_setcount_1
apsAdcFifo/fifoDualClock/af_setcount_0
apsAdcFifo/fifoDualClock/iaf_setcount_0
apsAdcFifo/AlmostFull_S
apsAdcFifo/fifoDualClock/af_setcount_3
apsAdcFifo/fifoDualClock/iaf_setcount_3
apsAdcFifo/fifoDualClock/a3/S1
apsAdcFifo/fifoDualClock/af_set
apsAdcFifo/fifoDualClock/a3/COUT
apsAdcFifo/fifoDualClock/iaf_setcount_7
apsAdcFifo/fifoDualClock/iaf_setcount_6
apsAdcFifo/fifoDualClock/co3_3
apsAdcFifo/fifoDualClock/co2_6
apsAdcFifo/fifoDualClock/af_setcount_7
apsAdcFifo/fifoDualClock/af_set_c
apsAdcFifo/fifoDualClock/co2_7
apsAdcFifo/fifoDualClock/af_set_cmp_clr
apsAdcFifo/fifoDualClock/af_set_cmp_set
apsAdcFifo/fifoDualClock/af_setcount_6
apsAdcSM/un1_currentcolumnbvalid_s_cry_7_0_S0
apsAdcSM/un1_currentcolumnbvalid_s_cry_7_0_COUT
apsAdcSM/un1_currentcolumnbvalid_s_cry_5_0_S1
apsAdcSM/un1_currentcolumnbvalid_s_cry_5_0_S0
apsAdcSM/un1_currentcolumnbvalid_s_cry_3_0_S1
apsAdcSM/un1_currentcolumnbvalid_s_cry_3_0_S0
apsAdcSM/un1_currentcolumnbvalid_s_cry_1_0_S1
apsAdcSM/un1_currentcolumnbvalid_s_cry_1_0_S0
apsAdcSM/un1_currentcolumnbvalid_s_cry_0_0_S1
apsAdcSM/un1_currentcolumnbvalid_s_cry_0_0_S0
apsAdcSM/N_1
apsAdcSM/un4_currentcolumnbvalid_s_cry_7_0_S0
apsAdcSM/un4_currentcolumnbvalid_s_cry_7_0_COUT
apsAdcSM/un4_currentcolumnbvalid_s_cry_5_0_S1
apsAdcSM/un4_currentcolumnbvalid_s_cry_5_0_S0
apsAdcSM/un4_currentcolumnbvalid_s_cry_3_0_S1
apsAdcSM/un4_currentcolumnbvalid_s_cry_3_0_S0
apsAdcSM/un4_currentcolumnbvalid_s_cry_1_0_S1
apsAdcSM/un4_currentcolumnbvalid_s_cry_1_0_S0
apsAdcSM/un4_currentcolumnbvalid_s_cry_0_0_S1
apsAdcSM/un4_currentcolumnbvalid_s_cry_0_0_S0
apsAdcSM/N_2
apsAdcSM/currentrowvalid_s_cry_7_0_S0
apsAdcSM/currentrowvalid_s_cry_7_0_COUT
apsAdcSM/currentrowvalid_s_cry_5_0_S1
apsAdcSM/currentrowvalid_s_cry_5_0_S0
apsAdcSM/currentrowvalid_s_cry_3_0_S1
apsAdcSM/currentrowvalid_s_cry_3_0_S0
apsAdcSM/currentrowvalid_s_cry_1_0_S1
apsAdcSM/currentrowvalid_s_cry_1_0_S0
apsAdcSM/currentrowvalid_s_cry_0_0_S1
apsAdcSM/currentrowvalid_s_cry_0_0_S0
apsAdcSM/N_3
apsAdcSM/un3_currentrowvalid_s_cry_7_0_S0
apsAdcSM/un3_currentrowvalid_s_cry_7_0_COUT
apsAdcSM/un3_currentrowvalid_s_cry_5_0_S1
apsAdcSM/un3_currentrowvalid_s_cry_5_0_S0
apsAdcSM/un3_currentrowvalid_s_cry_3_0_S1
apsAdcSM/un3_currentrowvalid_s_cry_3_0_S0
apsAdcSM/un3_currentrowvalid_s_cry_1_0_S1
apsAdcSM/un3_currentrowvalid_s_cry_1_0_S0
apsAdcSM/un3_currentrowvalid_s_cry_0_0_S1
apsAdcSM/un3_currentrowvalid_s_cry_0_0_S0
apsAdcSM/N_4
apsAdcSM/un1_currentcolumnavalid_s_cry_7_0_S0
apsAdcSM/un1_currentcolumnavalid_s_cry_7_0_COUT
apsAdcSM/un1_currentcolumnavalid_s_cry_5_0_S1
apsAdcSM/un1_currentcolumnavalid_s_cry_5_0_S0
apsAdcSM/un1_currentcolumnavalid_s_cry_3_0_S1
apsAdcSM/un1_currentcolumnavalid_s_cry_3_0_S0
apsAdcSM/un1_currentcolumnavalid_s_cry_1_0_S1
apsAdcSM/un1_currentcolumnavalid_s_cry_1_0_S0
apsAdcSM/un1_currentcolumnavalid_s_cry_0_0_S1
apsAdcSM/un1_currentcolumnavalid_s_cry_0_0_S0
apsAdcSM/N_5
apsAdcSM/un4_currentcolumnavalid_s_cry_7_0_S0
apsAdcSM/un4_currentcolumnavalid_s_cry_7_0_COUT
apsAdcSM/un4_currentcolumnavalid_s_cry_5_0_S1
apsAdcSM/un4_currentcolumnavalid_s_cry_5_0_S0
apsAdcSM/un4_currentcolumnavalid_s_cry_3_0_S1
apsAdcSM/un4_currentcolumnavalid_s_cry_3_0_S0
apsAdcSM/un4_currentcolumnavalid_s_cry_1_0_S1
apsAdcSM/un4_currentcolumnavalid_s_cry_1_0_S0
apsAdcSM/un4_currentcolumnavalid_s_cry_0_0_S1
apsAdcSM/un4_currentcolumnavalid_s_cry_0_0_S0
apsAdcSM/N_6
apsAdcSM/adcStartupCounter/Count_DP_s_0_S1[5]
apsAdcSM/adcStartupCounter/Count_DP_s_0_COUT[5]
apsAdcSM/adcStartupCounter/Count_DP_cry_0_S0_3[0]
apsAdcSM/adcStartupCounter/N_1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_9_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_9_0_COUT
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_15_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_15_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_27_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_27_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_39_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_39_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_51_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_51_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_63_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_63_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_75_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_75_0_S0
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_1_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_0_I_1_0_S0
apsAdcSM/exposureDelayCounter/N_1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_25_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_25_0_COUT
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_23_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_23_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_21_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_21_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_19_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_19_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_17_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_17_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_15_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_15_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_13_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_13_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_11_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_11_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_9_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_9_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_7_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_7_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_5_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_5_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_3_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_3_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_1_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_1_0_S0
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_0_0_S1
apsAdcSM/exposureDelayCounter/un166_clear_si_cry_0_0_S0
apsAdcSM/exposureDelayCounter/N_2
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_a_4_s_25_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_a_4_s_25_0_COUT
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_a_4_cry_0_0_S1
apsAdcSM/exposureDelayCounter/un89_overflow_at_zero_a_4_cry_0_0_S0
apsAdcSM/exposureDelayCounter/N_3
apsAdcSM/exposureDelayCounter/Count_DP_s_0_S1[25]
apsAdcSM/exposureDelayCounter/Count_DP_s_0_COUT[25]
apsAdcSM/exposureDelayCounter/Count_DP_cry_0_S0_4[0]
apsAdcSM/exposureDelayCounter/N_4
apsAdcSM/colReadAPosition/Count_DP_s_0_S1[7]
apsAdcSM/colReadAPosition/Count_DP_s_0_COUT[7]
apsAdcSM/colReadAPosition/Count_DP_cry_0_S0_5[0]
apsAdcSM/colReadAPosition/N_1
apsAdcSM/colReadBPosition/Count_DP_s_0_S1_0[7]
apsAdcSM/colReadBPosition/Count_DP_s_0_COUT_0[7]
apsAdcSM/colReadBPosition/Count_DP_cry_0_S0_6[0]
apsAdcSM/colReadBPosition/N_1
apsAdcSM/rowReadPosition/Count_DP_s_0_S1_1[7]
apsAdcSM/rowReadPosition/Count_DP_s_0_COUT_1[7]
apsAdcSM/rowReadPosition/Count_DP_cry_0_S0_7[0]
apsAdcSM/rowReadPosition/N_1
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_9_0_S0
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_9_0_COUT
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_21_0_S1
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_21_0_S0
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_1_0_S1
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_0_I_1_0_S0
apsAdcSM/resetTimeCounter/N_1
apsAdcSM/resetTimeCounter/un121_clear_si_cry_7_0_S0
apsAdcSM/resetTimeCounter/un121_clear_si_cry_7_0_COUT
apsAdcSM/resetTimeCounter/un121_clear_si_cry_5_0_S1
apsAdcSM/resetTimeCounter/un121_clear_si_cry_5_0_S0
apsAdcSM/resetTimeCounter/un121_clear_si_cry_3_0_S1
apsAdcSM/resetTimeCounter/un121_clear_si_cry_3_0_S0
apsAdcSM/resetTimeCounter/un121_clear_si_cry_1_0_S1
apsAdcSM/resetTimeCounter/un121_clear_si_cry_1_0_S0
apsAdcSM/resetTimeCounter/un121_clear_si_cry_0_0_S1
apsAdcSM/resetTimeCounter/un121_clear_si_cry_0_0_S0
apsAdcSM/resetTimeCounter/N_2
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_a_4_s_7_0_S1
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_a_4_s_7_0_COUT
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_a_4_cry_0_0_S1
apsAdcSM/resetTimeCounter/un47_overflow_at_zero_a_4_cry_0_0_S0
apsAdcSM/resetTimeCounter/N_3
apsAdcSM/resetTimeCounter/Count_DP_s_0_S1_2[7]
apsAdcSM/resetTimeCounter/Count_DP_s_0_COUT_2[7]
apsAdcSM/resetTimeCounter/Count_DP_cry_0_S0_8[0]
apsAdcSM/resetTimeCounter/N_4
apsAdcSM/settleTimesCounter/un99_clear_si_cry_5_0_S0
apsAdcSM/settleTimesCounter/un99_clear_si_cry_5_0_COUT
apsAdcSM/settleTimesCounter/un99_clear_si_cry_3_0_S1
apsAdcSM/settleTimesCounter/un99_clear_si_cry_3_0_S0
apsAdcSM/settleTimesCounter/un99_clear_si_cry_1_0_S1
apsAdcSM/settleTimesCounter/un99_clear_si_cry_1_0_S0
apsAdcSM/settleTimesCounter/un99_clear_si_cry_0_0_S1
apsAdcSM/settleTimesCounter/un99_clear_si_cry_0_0_S0
apsAdcSM/settleTimesCounter/N_1
apsAdcSM/settleTimesCounter/Count_DP_s_0_S1_0[5]
apsAdcSM/settleTimesCounter/Count_DP_s_0_COUT_0[5]
apsAdcSM/settleTimesCounter/Count_DP_cry_0_S0_9[0]
apsAdcSM/settleTimesCounter/N_2
imuFifo/fifo/cnt_con_inv
imuFifo/fifo/fcnt_en_inv_inv
imuFifo/fifo/af_cmp_ci_a/S1
imuFifo/fifo/af_cmp_ci_a/S0
imuFifo/fifo/a2/S1
imuFifo/fifo/a2/COUT
imuFifo/fifo/ae_cmp_ci_a/S1
imuFifo/fifo/ae_cmp_ci_a/S0
imuFifo/fifo/r_ctr_cia/S1
imuFifo/fifo/r_ctr_cia/S0
imuFifo/fifo/w_ctr_2/NC1
imuFifo/fifo/co2_1
imuFifo/fifo/w_ctr_cia/S1
imuFifo/fifo/w_ctr_cia/S0
imuFifo/fifo/a1/S1
imuFifo/fifo/a1/COUT
imuFifo/fifo/g_cmp_ci_a/S1
imuFifo/fifo/g_cmp_ci_a/S0
imuFifo/fifo/a0/S1
imuFifo/fifo/a0/COUT
imuFifo/fifo/e_cmp_ci_a/S1
imuFifo/fifo/e_cmp_ci_a/S0
imuFifo/fifo/bdcnt_bctr_cia/S1
imuFifo/fifo/bdcnt_bctr_cia/S0
imuFifo/fifo/a3/S1
imuFifo/fifo/a3/COUT
imuFifo/fifo/bdcnt_bctr_2/S1
imuFifo/fifo/co2
imuFifo/fifo/r_ctr_2/NC1
imuFifo/fifo/co2_2
extTriggerFifo/fifo/cnt_con_inv
extTriggerFifo/fifo/fcnt_en_inv_inv
extTriggerFifo/fifo/r_nw_inv
extTriggerFifo/fifo/af_cmp_ci_a/S1
extTriggerFifo/fifo/af_cmp_ci_a/S0
extTriggerFifo/fifo/cmp_ci_3
extTriggerFifo/fifo/a2/S1
extTriggerFifo/fifo/a2/COUT
extTriggerFifo/fifo/ae_cmp_ci_a/S1
extTriggerFifo/fifo/ae_cmp_ci_a/S0
extTriggerFifo/fifo/r_ctr_cia/S1
extTriggerFifo/fifo/r_ctr_cia/S0
extTriggerFifo/fifo/w_ctr_1/NC1
extTriggerFifo/fifo/co1_1
extTriggerFifo/fifo/co0_3
extTriggerFifo/fifo/w_ctr_cia/S1
extTriggerFifo/fifo/w_ctr_cia/S0
extTriggerFifo/fifo/a1/S1
extTriggerFifo/fifo/a1/COUT
extTriggerFifo/fifo/g_cmp_ci_a/S1
extTriggerFifo/fifo/g_cmp_ci_a/S0
extTriggerFifo/fifo/a0/S1
extTriggerFifo/fifo/a0/COUT
extTriggerFifo/fifo/e_cmp_ci_a/S1
extTriggerFifo/fifo/e_cmp_ci_a/S0
extTriggerFifo/fifo/bdcnt_bctr_cia/S1
extTriggerFifo/fifo/bdcnt_bctr_cia/S0
extTriggerFifo/fifo/wcount_2
extTriggerFifo/fifo/iwcount_2
extTriggerFifo/AlmostFull_S
extTriggerFifo/fifo/a3/S1
extTriggerFifo/fifo/af_d
extTriggerFifo/fifo/a3/COUT
extTriggerFifo/fifo/bdcnt_bctr_1/S1
extTriggerFifo/fifo/co1
extTriggerFifo/fifo/r_ctr_1/NC1
extTriggerFifo/fifo/ircount_2
extTriggerFifo/fifo/co1_2
extTriggerFifo/fifo/co0_4
extTriggerFifo/fifo/rcount_2
extTriggerFifo/fifo/af_d_c
extTriggerFifo/fifo/co0_6
extTriggerSM/GeneratePulseInterval_D_add_s_25_0_S1
extTriggerSM/GeneratePulseInterval_D_add_s_25_0_COUT
extTriggerSM/GeneratePulseInterval_D_add_cry_0_0_S1
extTriggerSM/GeneratePulseInterval_D_add_cry_0_0_S0
extTriggerSM/N_1
extTriggerSM/GeneratePulseInterval_D_add_4_cry_18_0_COUT
extTriggerSM/GeneratePulseInterval_D_add_4_cry_1_0_S1
extTriggerSM/GeneratePulseInterval_D_add_4_cry_1_0_S0
extTriggerSM/N_2
extTriggerSM/GeneratePulseInterval_D_add_5_cry_6_0_COUT
extTriggerSM/GeneratePulseInterval_D_add_5_cry_1_0_S1
extTriggerSM/GeneratePulseInterval_D_add_5_cry_1_0_S0
extTriggerSM/N_3
extTriggerSM/DetectPulseLength_D_cry_6_1_COUT
extTriggerSM/DetectPulseLength_D_cry_1_1_S1
extTriggerSM/DetectPulseLength_D_cry_1_1_S0
extTriggerSM/N_4
extTriggerSM/GeneratePulseLength_D_cry_6_1_COUT
extTriggerSM/GeneratePulseLength_D_cry_1_1_S1
extTriggerSM/GeneratePulseLength_D_cry_1_1_S0
extTriggerSM/N_5
extTriggerSM/GeneratePulseLength_D_cry_18_0_COUT
extTriggerSM/GeneratePulseLength_D_cry_1_0_0_S1
extTriggerSM/GeneratePulseLength_D_cry_1_0_0_S0
extTriggerSM/N_6
extTriggerSM/DetectPulseLength_D_cry_18_0_COUT
extTriggerSM/DetectPulseLength_D_cry_1_0_0_S1
extTriggerSM/DetectPulseLength_D_cry_1_0_0_S0
extTriggerSM/N_7
extTriggerSM/DetectPulseLength_D_add_s_25_0_S1
extTriggerSM/DetectPulseLength_D_add_s_25_0_COUT
extTriggerSM/DetectPulseLength_D_add_cry_18_0_S1
extTriggerSM/DetectPulseLength_D_add_cry_18_0_S0
extTriggerSM/N_8
extTriggerSM/GeneratePulseLength_D_add_s_25_0_S1
extTriggerSM/GeneratePulseLength_D_add_s_25_0_COUT
extTriggerSM/GeneratePulseLength_D_add_cry_18_0_S1
extTriggerSM/GeneratePulseLength_D_add_cry_18_0_S0
extTriggerSM/N_9
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_26_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_26_0_COUT
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_24_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_24_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_22_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_22_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_20_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_20_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_18_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_18_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_16_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_16_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_14_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_14_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_12_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_12_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_10_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_10_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_8_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_8_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_6_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_6_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_4_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_4_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_2_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_2_0_S0
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_1_0_S1
extTriggerSM/extTriggerPulseDetector/un1_Count_DP_cry_1_0_S0
extTriggerSM/extTriggerPulseDetector/N_1
extTriggerSM/extTriggerPulseDetector/Count_DP_cry_0_COUT_0[25]
extTriggerSM/extTriggerPulseDetector/Count_DP_cry_0_S0_10[0]
extTriggerSM/extTriggerPulseDetector/N_2
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_26_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_26_0_COUT
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_25_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_25_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_23_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_23_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_21_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_21_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_19_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_19_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_17_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_17_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_15_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_15_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_13_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_13_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_11_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_11_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_9_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_9_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_7_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_7_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_5_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_5_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_3_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_3_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_1_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_1_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_0_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_IntervalCount_DP_cry_0_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/N_1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_26_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_26_0_COUT
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_24_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_24_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_22_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_22_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_20_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_20_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_18_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_18_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_16_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_16_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_14_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_14_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_12_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_12_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_10_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_10_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_8_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_8_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_6_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_6_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_4_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_4_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_2_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_2_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_1_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_LengthCount_DP_cry_1_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/N_2
extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_0_s_26_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_0_s_26_0_COUT
extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_0_cry_1_0_S1
extTriggerSM/generator.extTriggerPulseGenerator/un1_pulseinterval_di_0_cry_1_0_S0
extTriggerSM/generator.extTriggerPulseGenerator/N_3
extTriggerSM/generator.extTriggerPulseGenerator/LengthCount_DP_cry_0_COUT[25]
extTriggerSM/generator.extTriggerPulseGenerator/LengthCount_DP_cry_0_S0[0]
extTriggerSM/generator.extTriggerPulseGenerator/N_4
extTriggerSM/generator.extTriggerPulseGenerator/IntervalCount_DP_cry_0_COUT[25]
extTriggerSM/generator.extTriggerPulseGenerator/IntervalCount_DP_cry_0_S0[0]
extTriggerSM/generator.extTriggerPulseGenerator/N_5
spiConfiguration/spiBitCounter/Count_DP_s_0_S1_1[5]
spiConfiguration/spiBitCounter/Count_DP_s_0_COUT_1[5]
spiConfiguration/spiBitCounter/Count_DP_cry_0_S0_13[0]
spiConfiguration/spiBitCounter/N_1
imuSM/i2cPulseGenerator/IntervalCount_DP_s_0_S1_0[5]
imuSM/i2cPulseGenerator/IntervalCount_DP_s_0_COUT_0[5]
imuSM/i2cPulseGenerator/IntervalCount_DP_cry_0_S0_1[0]
imuSM/i2cPulseGenerator/N_1
imuSM/i2cByteCounter/Count_DP_cry_0_COUT_1[3]
imuSM/i2cByteCounter/Count_DP_cry_0_S0_14[0]
imuSM/i2cByteCounter/N_1
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_9_0_S0
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_9_0_COUT
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_21_0_S1
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_21_0_S0
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_1_0_S1
imuSM/detectLPWakeupAccelGyroStandbyChange/un2_inputdata_di_0_I_1_0_S0
imuSM/detectLPWakeupAccelGyroStandbyChange/N_1
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_9_0_S0_0
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_9_0_COUT_0
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_21_0_S1_0
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_21_0_S0_0
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_1_0_S1_0
imuSM/detectSampleRateDividerChange/un2_inputdata_di_0_I_1_0_S0_0
imuSM/detectSampleRateDividerChange/N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.2.0.134 -- WARNING: Map write only section -- Fri Nov 07 16:44:51 2014

SYSCONFIG PERSISTENT=SSPI CONFIG_MODE=SSPI DONE_OD=ON DONE_EX=OFF MCCLK_FREQ=2.5 CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF COMPRESS_CONFIG=OFF ENABLE_NDR=OFF CONFIG_IOVOLTAGE=2.5 STRTUP=EXTERNAL ;
LOCATE COMP "IMUData_ZIO" SITE "M16" ;
LOCATE COMP "SPIMISO_ZO" SITE "R16" ;
LOCATE COMP "USBFifoData_DO[0]" SITE "T2" ;
LOCATE COMP "USBClock_CI" SITE "K3" ;
LOCATE COMP "SyncInSignal_AI" SITE "A4" ;
LOCATE COMP "SyncOutSignal_SO" SITE "A15" ;
LOCATE COMP "SyncOutClock_CO" SITE "A13" ;
LOCATE COMP "IMUInterrupt_AI" SITE "L15" ;
LOCATE COMP "IMUClock_ZO" SITE "L16" ;
LOCATE COMP "APSADCStandby_SO" SITE "D10" ;
LOCATE COMP "APSADCOutputEnable_SBO" SITE "C10" ;
LOCATE COMP "APSADCClock_CO" SITE "B10" ;
LOCATE COMP "APSADCOverflow_SI" SITE "A10" ;
LOCATE COMP "APSADCData_DI[9]" SITE "J15" ;
LOCATE COMP "APSADCData_DI[8]" SITE "H16" ;
LOCATE COMP "APSADCData_DI[7]" SITE "G15" ;
LOCATE COMP "APSADCData_DI[6]" SITE "G16" ;
LOCATE COMP "APSADCData_DI[5]" SITE "F15" ;
LOCATE COMP "APSADCData_DI[4]" SITE "F16" ;
LOCATE COMP "APSADCData_DI[3]" SITE "E15" ;
LOCATE COMP "APSADCData_DI[2]" SITE "E16" ;
LOCATE COMP "APSADCData_DI[1]" SITE "D16" ;
LOCATE COMP "APSADCData_DI[0]" SITE "C16" ;
LOCATE COMP "APSChipColMode_DO[1]" SITE "C11" ;
LOCATE COMP "APSChipColMode_DO[0]" SITE "B11" ;
LOCATE COMP "APSChipColSRIn_SO" SITE "D12" ;
LOCATE COMP "APSChipColSRClock_SO" SITE "D11" ;
LOCATE COMP "APSChipRowSRIn_SO" SITE "C9" ;
LOCATE COMP "APSChipRowSRClock_SO" SITE "D9" ;
LOCATE COMP "DVSAERReset_SBO" SITE "E11" ;
LOCATE COMP "DVSAERAck_SBO" SITE "C8" ;
LOCATE COMP "DVSAERReq_ABI" SITE "B9" ;
LOCATE COMP "DVSAERData_AI[9]" SITE "H3" ;
LOCATE COMP "DVSAERData_AI[8]" SITE "J3" ;
LOCATE COMP "DVSAERData_AI[7]" SITE "G3" ;
LOCATE COMP "DVSAERData_AI[6]" SITE "F3" ;
LOCATE COMP "DVSAERData_AI[5]" SITE "F2" ;
LOCATE COMP "DVSAERData_AI[4]" SITE "F1" ;
LOCATE COMP "DVSAERData_AI[3]" SITE "G2" ;
LOCATE COMP "DVSAERData_AI[2]" SITE "G1" ;
LOCATE COMP "DVSAERData_AI[1]" SITE "H2" ;
LOCATE COMP "DVSAERData_AI[0]" SITE "H1" ;
LOCATE COMP "ChipBiasDiagSelect_SO" SITE "D7" ;
LOCATE COMP "ChipBiasEnable_SO" SITE "D8" ;
LOCATE COMP "DebugxSIO[8]" SITE "B5" ;
LOCATE COMP "DebugxSIO[7]" SITE "C5" ;
LOCATE COMP "DebugxSIO[6]" SITE "C4" ;
LOCATE COMP "DebugxSIO[5]" SITE "D4" ;
LOCATE COMP "DebugxSIO[4]" SITE "E3" ;
LOCATE COMP "DebugxSIO[3]" SITE "D1" ;
LOCATE COMP "DebugxSIO[2]" SITE "E1" ;
LOCATE COMP "DebugxSIO[1]" SITE "A7" ;
LOCATE COMP "DebugxSIO[0]" SITE "B7" ;
LOCATE COMP "LED4_SO" SITE "A11" ;
LOCATE COMP "LED3_SO" SITE "B3" ;
LOCATE COMP "LED2_SO" SITE "A12" ;
LOCATE COMP "LED1_SO" SITE "C3" ;
LOCATE COMP "USBFifoThr1Watermark_SI" SITE "K4" ;
LOCATE COMP "USBFifoThr1Ready_SI" SITE "B13" ;
LOCATE COMP "USBFifoThr0Watermark_SI" SITE "L3" ;
LOCATE COMP "USBFifoThr0Ready_SI" SITE "E14" ;
LOCATE COMP "USBFifoAddress_DO[1]" SITE "N16" ;
LOCATE COMP "USBFifoAddress_DO[0]" SITE "F14" ;
LOCATE COMP "USBFifoPktEnd_SBO" SITE "H14" ;
LOCATE COMP "USBFifoRead_SBO" SITE "N15" ;
LOCATE COMP "USBFifoWrite_SBO" SITE "H13" ;
LOCATE COMP "USBFifoChipSelect_SBO" SITE "B14" ;
LOCATE COMP "USBFifoData_DO[15]" SITE "M1" ;
LOCATE COMP "USBFifoData_DO[14]" SITE "L5" ;
LOCATE COMP "USBFifoData_DO[13]" SITE "P3" ;
LOCATE COMP "USBFifoData_DO[12]" SITE "L4" ;
LOCATE COMP "USBFifoData_DO[11]" SITE "K2" ;
LOCATE COMP "USBFifoData_DO[10]" SITE "R1" ;
LOCATE COMP "USBFifoData_DO[9]" SITE "K1" ;
LOCATE COMP "USBFifoData_DO[8]" SITE "N1" ;
LOCATE COMP "USBFifoData_DO[7]" SITE "P2" ;
LOCATE COMP "USBFifoData_DO[6]" SITE "P1" ;
LOCATE COMP "USBFifoData_DO[5]" SITE "R3" ;
LOCATE COMP "USBFifoData_DO[4]" SITE "R2" ;
LOCATE COMP "USBFifoData_DO[3]" SITE "M2" ;
LOCATE COMP "USBFifoData_DO[2]" SITE "L2" ;
LOCATE COMP "USBFifoData_DO[1]" SITE "T3" ;
LOCATE COMP "BiasDiagSelect_SI" SITE "M14" ;
LOCATE COMP "SPIMOSI_AI" SITE "P15" ;
LOCATE COMP "SPIClock_AI" SITE "P16" ;
LOCATE COMP "SPISlaveSelect_ABI" SITE "P14" ;
LOCATE COMP "Reset_RI" SITE "C13" ;
FREQUENCY NET "ADCClock_C" 30.000000 MHz ;
FREQUENCY PORT "USBClock_CI" 80.000000 MHz ;
USE SECONDARY NET "USBClock_CI_c" ;
FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;
FREQUENCY NET "LogicClock_C" 60.000000 MHz ;
USE PRIMARY NET "LogicClock_C" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
