Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 14 06:25:42 2025
| Host         : DESKTOP-TD0E9OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type max -max_paths 20 -warn_on_violation -file ../data/timing_summary.rpt
| Design       : top
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (97)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (97)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.882      -63.121                     50                  128        4.650        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -1.882      -63.121                     50                  128        4.650        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           50  Failing Endpoints,  Worst Slack       -1.882ns,  Total Violation      -63.121ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.882ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.535ns  (logic 9.671ns (66.539%)  route 4.863ns (33.461%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.079 r  y_reg[55]_i_2/O[3]
                         net (fo=1, routed)           0.335    15.415    final_result07_out[55]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.120    15.535 r  y[55]_i_1/O
                         net (fo=1, routed)           0.000    15.535    final_result[55]
    SLICE_X8Y94          FDCE                                         r  y_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X8Y94          FDCE                                         r  y_reg[55]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.064    13.653    y_reg[55]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -15.535    
  -------------------------------------------------------------------
                         slack                                 -1.882    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 9.776ns (67.542%)  route 4.698ns (32.458%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.032 r  y_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.032    y_reg[59]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    15.185 r  y_reg[63]_i_3/O[1]
                         net (fo=1, routed)           0.170    15.355    final_result07_out[61]
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.119    15.474 r  y[61]_i_1/O
                         net (fo=1, routed)           0.000    15.474    final_result[61]
    SLICE_X9Y95          FDCE                                         r  y_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  y_reg[61]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.031    13.620    y_reg[61]
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.461ns  (logic 9.769ns (67.557%)  route 4.691ns (32.443%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.032 r  y_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.032    y_reg[59]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.177 r  y_reg[63]_i_3/O[3]
                         net (fo=1, routed)           0.163    15.341    final_result07_out[63]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.120    15.461 r  y[63]_i_1/O
                         net (fo=1, routed)           0.000    15.461    final_result[63]
    SLICE_X11Y96         FDCE                                         r  y_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  y_reg[63]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X11Y96         FDCE (Setup_fdce_C_D)        0.033    13.622    y_reg[63]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 9.720ns (67.151%)  route 4.755ns (32.849%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.128 r  y_reg[59]_i_2/O[3]
                         net (fo=1, routed)           0.227    15.355    final_result07_out[59]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.120    15.475 r  y[59]_i_1/O
                         net (fo=1, routed)           0.000    15.475    final_result[59]
    SLICE_X8Y94          FDCE                                         r  y_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X8Y94          FDCE                                         r  y_reg[59]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.065    13.654    y_reg[59]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                 -1.821    

Slack (VIOLATED) :        -1.810ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 9.729ns (67.414%)  route 4.703ns (32.586%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.032 r  y_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.032    y_reg[59]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    15.139 r  y_reg[63]_i_3/O[2]
                         net (fo=1, routed)           0.175    15.314    final_result07_out[62]
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.118    15.432 r  y[62]_i_1/O
                         net (fo=1, routed)           0.000    15.432    final_result[62]
    SLICE_X9Y95          FDCE                                         r  y_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  y_reg[62]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.033    13.622    y_reg[62]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -1.810    

Slack (VIOLATED) :        -1.807ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.427ns  (logic 9.727ns (67.423%)  route 4.700ns (32.578%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    15.136 r  y_reg[59]_i_2/O[1]
                         net (fo=1, routed)           0.172    15.308    final_result07_out[57]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.119    15.427 r  y[57]_i_1/O
                         net (fo=1, routed)           0.000    15.427    final_result[57]
    SLICE_X9Y94          FDCE                                         r  y_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  y_reg[57]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)        0.032    13.621    y_reg[57]
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                 -1.807    

Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 9.474ns (65.554%)  route 4.978ns (34.446%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261    14.884 r  y_reg[47]_i_2/O[2]
                         net (fo=1, routed)           0.450    15.334    final_result07_out[46]
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.118    15.452 r  y[46]_i_1/O
                         net (fo=1, routed)           0.000    15.452    final_result[46]
    SLICE_X8Y92          FDCE                                         r  y_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X8Y92          FDCE                                         r  y_reg[46]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.066    13.654    y_reg[46]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 9.728ns (67.469%)  route 4.691ns (32.531%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.032 r  y_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.032    y_reg[59]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    15.136 r  y_reg[63]_i_3/O[0]
                         net (fo=1, routed)           0.163    15.299    final_result07_out[60]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.120    15.419 r  y[60]_i_1/O
                         net (fo=1, routed)           0.000    15.419    final_result[60]
    SLICE_X11Y96         FDCE                                         r  y_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  y_reg[60]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X11Y96         FDCE (Setup_fdce_C_D)        0.033    13.622    y_reg[60]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -15.419    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.437ns  (logic 9.622ns (66.651%)  route 4.814ns (33.349%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.030 r  y_reg[51]_i_2/O[3]
                         net (fo=1, routed)           0.286    15.317    final_result07_out[51]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.120    15.437 r  y[51]_i_1/O
                         net (fo=1, routed)           0.000    15.437    final_result[51]
    SLICE_X8Y93          FDCE                                         r  y_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  y_reg[51]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X8Y93          FDCE (Setup_fdce_C_D)        0.066    13.654    y_reg[51]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -15.437    
  -------------------------------------------------------------------
                         slack                                 -1.783    

Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 9.582ns (66.406%)  route 4.847ns (33.594%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    14.992 r  y_reg[51]_i_2/O[2]
                         net (fo=1, routed)           0.319    15.311    final_result07_out[50]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.118    15.429 r  y[50]_i_1/O
                         net (fo=1, routed)           0.000    15.429    final_result[50]
    SLICE_X8Y93          FDCE                                         r  y_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  y_reg[50]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X8Y93          FDCE (Setup_fdce_C_D)        0.066    13.654    y_reg[50]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -15.429    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.383ns  (logic 9.680ns (67.303%)  route 4.703ns (32.697%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    15.090 r  y_reg[59]_i_2/O[2]
                         net (fo=1, routed)           0.175    15.265    final_result07_out[58]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.118    15.383 r  y[58]_i_1/O
                         net (fo=1, routed)           0.000    15.383    final_result[58]
    SLICE_X9Y94          FDCE                                         r  y_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  y_reg[58]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)        0.033    13.622    y_reg[58]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                 -1.761    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.382ns  (logic 9.581ns (66.619%)  route 4.801ns (33.381%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    14.989 r  y_reg[51]_i_2/O[0]
                         net (fo=1, routed)           0.273    15.262    final_result07_out[48]
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.120    15.382 r  y[48]_i_1/O
                         net (fo=1, routed)           0.000    15.382    final_result[48]
    SLICE_X9Y95          FDCE                                         r  y_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  y_reg[48]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.032    13.621    y_reg[48]
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -1.761    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 9.678ns (67.311%)  route 4.700ns (32.689%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    15.087 r  y_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.172    15.259    final_result07_out[53]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.119    15.378 r  y[53]_i_1/O
                         net (fo=1, routed)           0.000    15.378    final_result[53]
    SLICE_X9Y93          FDCE                                         r  y_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  y_reg[53]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X9Y93          FDCE (Setup_fdce_C_D)        0.032    13.620    y_reg[53]
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -1.759    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 9.629ns (66.915%)  route 4.761ns (33.085%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    15.038 r  y_reg[51]_i_2/O[1]
                         net (fo=1, routed)           0.233    15.271    final_result07_out[49]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.119    15.390 r  y[49]_i_1/O
                         net (fo=1, routed)           0.000    15.390    final_result[49]
    SLICE_X8Y93          FDCE                                         r  y_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  y_reg[49]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X8Y93          FDCE (Setup_fdce_C_D)        0.065    13.653    y_reg[49]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 9.679ns (67.304%)  route 4.702ns (32.696%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.983 r  y_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.983    y_reg[55]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    15.087 r  y_reg[59]_i_2/O[0]
                         net (fo=1, routed)           0.174    15.261    final_result07_out[56]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.120    15.381 r  y[56]_i_1/O
                         net (fo=1, routed)           0.000    15.381    final_result[56]
    SLICE_X8Y94          FDCE                                         r  y_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X8Y94          FDCE                                         r  y_reg[56]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.066    13.655    y_reg[56]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                         -15.381    
  -------------------------------------------------------------------
                         slack                                 -1.727    

Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 9.631ns (67.191%)  route 4.703ns (32.809%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    15.041 r  y_reg[55]_i_2/O[2]
                         net (fo=1, routed)           0.175    15.216    final_result07_out[54]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.118    15.334 r  y[54]_i_1/O
                         net (fo=1, routed)           0.000    15.334    final_result[54]
    SLICE_X9Y93          FDCE                                         r  y_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  y_reg[54]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X9Y93          FDCE (Setup_fdce_C_D)        0.033    13.621    y_reg[54]
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.357ns  (logic 9.515ns (66.276%)  route 4.842ns (33.724%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 13.622 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300    14.923 r  y_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.314    15.237    final_result07_out[47]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.120    15.357 r  y[47]_i_1/O
                         net (fo=1, routed)           0.000    15.357    final_result[47]
    SLICE_X8Y91          FDCE                                         r  y_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.201    13.622    clk_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  y_reg[47]/C
                         clock pessimism              0.000    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.066    13.653    y_reg[47]
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -1.704    

Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.350ns  (logic 9.630ns (67.107%)  route 4.720ns (32.893%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.827 r  y_reg[43]_i_12/O[3]
                         net (fo=5, routed)           0.327    14.154    p_6_in[43]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.120    14.274 r  y[47]_i_7/O
                         net (fo=1, routed)           0.349    14.623    y[47]_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    14.885 r  y_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.885    y_reg[47]_i_2_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.934 r  y_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.934    y_reg[51]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    15.038 r  y_reg[55]_i_2/O[0]
                         net (fo=1, routed)           0.192    15.230    final_result07_out[52]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.120    15.350 r  y[52]_i_1/O
                         net (fo=1, routed)           0.000    15.350    final_result[52]
    SLICE_X8Y94          FDCE                                         r  y_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.203    13.624    clk_IBUF_BUFG
    SLICE_X8Y94          FDCE                                         r  y_reg[52]/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.589    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.066    13.655    y_reg[52]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                         -15.350    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.314ns  (logic 9.565ns (66.822%)  route 4.749ns (33.178%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    13.835 r  y_reg[43]_i_12/O[1]
                         net (fo=5, routed)           0.250    14.085    p_6_in[41]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.119    14.204 r  y[43]_i_5/O
                         net (fo=1, routed)           0.294    14.498    y[43]_i_5_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    14.689 r  y_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    y_reg[43]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    14.842 r  y_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.353    15.195    final_result07_out[45]
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.119    15.314 r  y[45]_i_1/O
                         net (fo=1, routed)           0.000    15.314    final_result[45]
    SLICE_X8Y92          FDCE                                         r  y_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.202    13.623    clk_IBUF_BUFG
    SLICE_X8Y92          FDCE                                         r  y_reg[45]/C
                         clock pessimism              0.000    13.623    
                         clock uncertainty           -0.035    13.588    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.066    13.654    y_reg[45]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 a[10]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.221ns  (logic 9.517ns (66.921%)  route 4.704ns (33.079%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 13.622 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P19                                               0.000     1.000 r  a[10] (IN)
                         net (fo=0)                   0.000     1.000    a[10]
    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O
                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.517     6.178 r  final_result3__5/PCOUT[47]
                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.116 r  final_result3__6/P[0]
                         net (fo=2, routed)           0.507     7.623    p_1_in[17]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O
                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.923 r  final_result2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.972 r  final_result2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.021 r  final_result2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.174 r  final_result2_i_1/O[1]
                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.482    11.158 r  final_result2/PCOUT[47]
                         net (fo=1, routed)           0.000    11.158    final_result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    12.096 r  final_result2__0/P[0]
                         net (fo=1, routed)           0.422    12.518    final_result2__0_n_105
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.043    12.561 r  y[39]_i_37/O
                         net (fo=1, routed)           0.000    12.561    y[39]_i_37_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    12.738 r  y_reg[39]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.738    y_reg[39]_i_35_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.890 r  y_reg[43]_i_35/O[1]
                         net (fo=3, routed)           0.302    13.191    y_reg[43]_i_35_n_6
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.121    13.312 r  y[39]_i_20/O
                         net (fo=1, routed)           0.179    13.491    y[39]_i_20_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    13.682 r  y_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.682    y_reg[39]_i_12_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    13.835 r  y_reg[43]_i_12/O[1]
                         net (fo=5, routed)           0.250    14.085    p_6_in[41]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.119    14.204 r  y[43]_i_5/O
                         net (fo=1, routed)           0.294    14.498    y[43]_i_5_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    14.689 r  y_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    y_reg[43]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    14.793 r  y_reg[47]_i_2/O[0]
                         net (fo=1, routed)           0.308    15.101    final_result07_out[44]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.120    15.221 r  y[44]_i_1/O
                         net (fo=1, routed)           0.000    15.221    final_result[44]
    SLICE_X8Y91          FDCE                                         r  y_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    V20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.694    12.349    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.201    13.622    clk_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  y_reg[44]/C
                         clock pessimism              0.000    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.065    13.652    y_reg[44]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                 -1.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         10.000      8.650      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X9Y80    y_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y81    y_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X10Y80   y_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y81    y_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y81    y_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y82    y_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y82    y_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y82    y_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y83    y_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y83    y_reg[18]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y82    y_reg[19]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y80    y_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y92    y_reg[20]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X2Y85    y_reg[21]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y85    y_reg[22]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y85    y_reg[23]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X2Y86    y_reg[24]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y86    y_reg[25]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y86    y_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X9Y80    y_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X9Y80    y_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X10Y80   y_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X10Y80   y_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X9Y80    y_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X9Y80    y_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X10Y80   y_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X10Y80   y_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y81    y_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y82    y_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y83    y_reg[18]/C



