## CPU_ver620
A five-stage pipelined CPU design attempt following the study of digital logic and processor architecture.
