<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<module id="SIMD" HW_revision="" XML_version="1.2" description="SIMD registers">
        <!-- registers are accessed in little endian order, so V0 instance 0 is low 64 bits -->
	<register id="V0" acronym="V0" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V1" acronym="V1" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V2" acronym="V2" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V3" acronym="V3" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V4" acronym="V4" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V5" acronym="V5" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V6" acronym="V6" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V7" acronym="V7" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V8" acronym="V8" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V9" acronym="V9" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V10" acronym="V10" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V11" acronym="V11" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V12" acronym="V12" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V13" acronym="V13" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V14" acronym="V14" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V15" acronym="V15" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V16" acronym="V16" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V17" acronym="V17" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V18" acronym="V18" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V19" acronym="V19" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V20" acronym="V20" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V21" acronym="V21" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V22" acronym="V22" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V23" acronym="V23" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V24" acronym="V24" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V25" acronym="V25" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V26" acronym="V26" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V27" acronym="V27" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V28" acronym="V28" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V29" acronym="V29" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V30" acronym="V30" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
	<register id="V31" acronym="V31" width="64" instances="2" instaddr="0x1" description="128 Bit Vector register"/>
</module>
