@book{lamport94,
    author    = "Leslie Lamport",
    title     = "{\LaTeX: A Document Preparation System}",
    year      = "1994",
    publisher = "Addison-Wesley",
    edition = "2nd",
    address   = "Reading, Massachusetts"
}

@inproceedings{nicepaper1,
  author = "Firstname1 Lastname1 and Firstname2 Lastname2",
  title = "A Very Nice Paper To Cite",
  month = "Feb.",
  year = "2014",
  booktitle = "Intl. Symp. on High Performance Computer Architecture (HPCA)"
}

@inproceedings{nicepaper2,
  author = "Firstname1 Lastname1 and Firstname2 Lastname2 and Firstname3 Lastname3",
  title = "Another Very Nice Paper to Cite",
  month = "Oct.",
  year = "2012",
  booktitle = "Intl. Symp. on Microarchitecture (MICRO)"
}

@inproceedings{nicepaper3,
  author = "Firstname1 Lastname1 and Firstname2 Lastname2 and Firstname3 Lastname3 and Firstname4 Lastname4 and Firstname5 Lastname5",
  title = "Yet Another Very Nice Paper To Cite, With Many Author Names All Spelled Out",
  month = "June",
  year = "2011",
  booktitle = "Intl. Symp. on Computer Architecture (ISCA)"
}

@inproceedings{Paul:2013:CEM,
 author = {Paul, Indrani and Ravi, Vignesh and Manne, Srilatha and Arora, Manish and Yalamanchili, Sudhakar},
 title = {Coordinated Energy Management in Heterogeneous Processors},
 booktitle = {Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis},
 series = {SC '13},
 year = {2013},
 isbn = {978-1-4503-2378-9},
 location = {Denver, Colorado},
 pages = {59:1--59:12},
 articleno = {59},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2503210.2503227},
 doi = {10.1145/2503210.2503227},
 acmid = {2503227},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {energy management, high-performance computing},
} 

@INPROCEEDINGS{llc, 
author={Rountree, B. and Lowenthal, D.K. and Schulz, M. and De Supinski, B.R.}, 
booktitle={Green Computing Conference and Workshops (IGCC), 2011 International}, 
title={Practical performance prediction under Dynamic Voltage Frequency Scaling}, 
year={2011}, 
month={July}, 
pages={1-8}, 
doi={10.1109/IGCC.2011.6008553},}

@inproceedings{critbw,
 author = {Miftakhutdinov, Rustam and Ebrahimi, Eiman and Patt, Yale N.},
 title = {Predicting Performance Impact of DVFS for Realistic Memory Systems},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {155--165},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/MICRO.2012.23},
 doi = {10.1109/MICRO.2012.23},
 acmid = {2457493},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{Eyerman:2011:FDU,
 author = {Eyerman, Stijn and Eeckhout, Lieven},
 title = {Fine-grained DVFS Using On-chip Regulators},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2011},
 volume = {8},
 number = {1},
 month = feb,
 year = {2011},
 issn = {1544-3566},
 pages = {1:1--1:24},
 articleno = {1},
 numpages = {24},
 url = {http://doi.acm.org/10.1145/1952998.1952999},
 doi = {10.1145/1952998.1952999},
 acmid = {1952999},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Energy-efficiency, fine-grained DVFS, on-chip voltage regulators},
} 

@article{Xie:2004:IDV,
 author = {Xie, Fen and Martonosi, Margaret and Malik, Sharad},
 title = {Intraprogram Dynamic Voltage Scaling: Bounding Opportunities with Analytic Modeling},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {September 2004},
 volume = {1},
 number = {3},
 month = sep,
 year = {2004},
 issn = {1544-3566},
 pages = {323--367},
 numpages = {45},
 url = {http://doi.acm.org/10.1145/1022969.1022973},
 doi = {10.1145/1022969.1022973},
 acmid = {1022973},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Analytical model, compiler, dynamic voltage scaling, low power, mixed-integer linear programming},
} 

@INPROCEEDINGS{Kim:2008:HPC, 
author={Wonyoung Kim and Gupta, M.S. and Gu-Yeon Wei and Brooks, D.}, 
booktitle={High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on}, 
title={System level analysis of fast, per-core DVFS using on-chip switching regulators}, 
year={2008}, 
month={Feb}, 
pages={123-134}, 
keywords={microprocessor chips;multi-threading;power aware computing;switching functions;voltage regulators;chip-multiprocessors;dynamic voltage and frequency scaling;fast per-core DVFS;multi-threaded workloads;nanosecond-scale voltage switching;on-chip switching regulators;system level analysis;voltage regulators;Costs;Digital systems;Dynamic voltage scaling;Embedded system;Frequency;Microprocessors;Performance analysis;Regulators;System-on-a-chip;Voltage control}, 
doi={10.1109/HPCA.2008.4658633}, 
ISSN={1530-0897},}

@inproceedings{Paul:2013:CBN,
 author = {Paul, Indrani and Manne, Srilatha and Arora, Manish and Bircher, W. Lloyd and Yalamanchili, Sudhakar},
 title = {Cooperative Boosting: Needy Versus Greedy Power Management},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {285--296},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485947},
 doi = {10.1145/2485922.2485947},
 acmid = {2485947},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPU computing, power management, thermal management},
} 

@inproceedings{Wang:2012:WPB,
 author = {Wang, Hao and Sathish, Vijay and Singh, Ripudaman and Schulte, Michael J. and Kim, Nam Sung},
 title = {Workload and Power Budget Partitioning for Single-chip Heterogeneous Processors},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 isbn = {978-1-4503-1182-3},
 location = {Minneapolis, Minnesota, USA},
 pages = {401--410},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2370816.2370873},
 doi = {10.1145/2370816.2370873},
 acmid = {2370873},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {power constraint, single-chip heterogeneous processor, voltage/frequency/core scaling},
} 

@inproceedings{Somu:2014:PTB,
 author = {Somu Muthukaruppan, Thannirmalai and Pathania, Anuj and Mitra, Tulika},
 title = {Price Theory Based Power Management for Heterogeneous Multi-cores},
 booktitle = {Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '14},
 year = {2014},
 isbn = {978-1-4503-2305-5},
 location = {Salt Lake City, Utah, USA},
 pages = {161--176},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2541940.2541974},
 doi = {10.1145/2541940.2541974},
 acmid = {2541974},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous multi-core, power management, price theory},
} 

@inproceedings{Dhodapkar:2002:MMH,
 author = {Dhodapkar, Ashutosh S. and Smith, James E.},
 title = {Managing Multi-configuration Hardware via Dynamic Working Set Analysis},
 booktitle = {Proceedings of the 29th Annual International Symposium on Computer Architecture},
 series = {ISCA '02},
 year = {2002},
 isbn = {0-7695-1605-X},
 location = {Anchorage, Alaska},
 pages = {233--244},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=545215.545241},
 acmid = {545241},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{Sherwood:2003:DEP,
 author = {Sherwood, Timothy and Perelman, Erez and Hamerly, Greg and Sair, Suleyman and Calder, Brad},
 title = {Discovering and Exploiting Program Phases},
 journal = {IEEE Micro},
 issue_date = {November 2003},
 volume = {23},
 number = {6},
 month = nov,
 year = {2003},
 issn = {0272-1732},
 pages = {84--93},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/MM.2003.1261391},
 doi = {10.1109/MM.2003.1261391},
 acmid = {1436219},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

@inproceedings{Balasubramonian:2000:MHR,
 author = {Balasubramonian, Rajeev and Albonesi, David and Buyuktosunoglu, Alper and Dwarkadas, Sandhya},
 title = {Memory Hierarchy Reconfiguration for Energy and Performance in General-purpose Processor Architectures},
 booktitle = {Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture},
 series = {MICRO 33},
 year = {2000},
 isbn = {1-58113-196-8},
 location = {Monterey, California, USA},
 pages = {245--257},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/360128.360153},
 doi = {10.1145/360128.360153},
 acmid = {360153},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Bahar:2001:PER,
 author = {Bahar, R. Iris and Manne, Srilatha},
 title = {Power and Energy Reduction via Pipeline Balancing},
 booktitle = {Proceedings of the 28th Annual International Symposium on Computer Architecture},
 series = {ISCA '01},
 year = {2001},
 isbn = {0-7695-1162-7},
 location = {G\&\#246;teborg, Sweden},
 pages = {218--229},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/379240.379265},
 doi = {10.1145/379240.379265},
 acmid = {379265},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Manne:1998:PGS,
 author = {Manne, Srilatha and Klauser, Artur and Grunwald, Dirk},
 title = {Pipeline Gating: Speculation Control for Energy Reduction},
 booktitle = {Proceedings of the 25th Annual International Symposium on Computer Architecture},
 series = {ISCA '98},
 year = {1998},
 isbn = {0-8186-8491-7},
 location = {Barcelona, Spain},
 pages = {132--141},
 numpages = {10},
 url = {http://dx.doi.org/10.1145/279358.279377},
 doi = {10.1145/279358.279377},
 acmid = {279377},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{903259, 
author={Yang, S.-H. and Powell, M.D. and Falsafi, B. and Roy, K. and Vijaykumar, T.N.}, 
booktitle={The Seventh International Symposium on High-Performance Computer Architecture}, 
title={An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches}, 
year={2001}, 
month={}, 
pages={147-157}, 
keywords={CMOS integrated circuits;SRAM chips;cache storage;integrated memory circuits;CMOS designs;SRAM cells;circuit level approach;deep-submicron high-performance I-caches;high transistor switching speeds;integrated circuit/architecture approach;leakage energy dissipation;microarchirectures;on-chip cache memory structures;transistor threshold voltage;CMOS integrated circuits;Computer architecture;Design engineering;Energy dissipation;High speed integrated circuits;Maintenance engineering;Power engineering and energy;Subthreshold current;Switching circuits;Threshold voltage}, 
doi={10.1109/HPCA.2001.903259}, 
ISSN={1530-0897},}

@inproceedings{Veidenbaum:1999:ACL,
 author = {Veidenbaum, Alexander V. and Tang, Weiyu and Gupta, Rajesh and Nicolau, Alexandru and Ji, Xiaomei},
 title = {Adapting Cache Line Size to Application Behavior},
 booktitle = {Proceedings of the 13th International Conference on Supercomputing},
 series = {ICS '99},
 year = {1999},
 isbn = {1-58113-164-X},
 location = {Rhodes, Greece},
 pages = {145--154},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/305138.305188},
 doi = {10.1145/305138.305188},
 acmid = {305188},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Albonesi:1999:SCW,
 author = {Albonesi, David H.},
 title = {Selective Cache Ways: On-demand Cache Resource Allocation},
 booktitle = {Proceedings of the 32Nd Annual ACM/IEEE International Symposium on Microarchitecture},
 series = {MICRO 32},
 year = {1999},
 isbn = {0-7695-0437-X},
 location = {Haifa, Israel},
 pages = {248--259},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=320080.320119},
 acmid = {320119},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Ranganathan:2000:RCA,
 author = {Ranganathan, Parthasarathy and Adve, Sarita and Jouppi, Norman P.},
 title = {Reconfigurable Caches and Their Application to Media Processing},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
 series = {ISCA '00},
 year = {2000},
 isbn = {1-58113-232-8},
 location = {Vancouver, British Columbia, Canada},
 pages = {214--224},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/339647.339685},
 doi = {10.1145/339647.339685},
 acmid = {339685},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{694771, 
author={Juan, T. and Sanjeevan, S. and Navarro, J.J.}, 
booktitle={Proceedings of the 25th Annual International Symposium on Computer Architecture}, 
title={Dynamic history-length fitting: a third level of adaptivity for branch prediction}, 
year={1998}, 
month={Jun}, 
pages={155-166}, 
keywords={parallel architectures;performance evaluation;pipeline processing;DHLF;SPECint95 benchmarks;adaptivity;branch address;branch prediction;dynamic history-length fitting;gshare;gskewed;pipelined superscalar processors;Bars;Computer architecture;Counting circuits;Displays;Electronic switching systems;History;Proposals;Read only memory}, 
doi={10.1109/ISCA.1998.694771}, 
ISSN={1063-6897},}

@inproceedings{Buyuktosunoglu:2000:AIQ,
 author = {Buyuktosunoglu, Alper and Schuster, Stanley and Brooks, David and Bose, Pradip and Cook, Peter W. and Albonesi, David H.},
 title = {An Adaptive Issue Queue for Reduced Power at High Performance},
 booktitle = {Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers},
 series = {PACS '00},
 year = {2001},
 isbn = {3-540-42329-X},
 pages = {25--39},
 numpages = {15},
 url = {http://dl.acm.org/citation.cfm?id=645764.666808},
 acmid = {666808},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 

@INPROCEEDINGS{Folegnani00reducingpower,
    author = {Daniele Folegnani and Antonio Gonz√°lez},
    title = {Reducing Power Consumption of the Issue Logic},
    booktitle = {Workshop on Complexity-Effective Design},
    year = {2000}
}

@inproceedings{Sherwood:2003:PTP,
 author = {Sherwood, Timothy and Sair, Suleyman and Calder, Brad},
 title = {Phase Tracking and Prediction},
 booktitle = {Proceedings of the 30th Annual International Symposium on Computer Architecture},
 series = {ISCA '03},
 year = {2003},
 isbn = {0-7695-1945-8},
 location = {San Diego, California},
 pages = {336--349},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/859618.859657},
 doi = {10.1145/859618.859657},
 acmid = {859657},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Yao:2005:PPD,
 author = {Yao, Jun and Shimada, Hajime and Nakashima, Yasuhiko and Mori, Shin-ichiro and Tomita, Shinji},
 title = {Program Phase Detection Based Dynamic Control Mechanisms for Pipeline Stage Unification Adoption},
 booktitle = {Proceedings of the 6th International Symposium on High-performance Computing and 1st International Conference on Advanced Low Power Systems},
 series = {ISHPC'05/ALPS'06},
 year = {2008},
 isbn = {3-540-77703-2, 978-3-540-77703-8},
 location = {Nara, Japan},
 pages = {494--507},
 numpages = {14},
 url = {http://dl.acm.org/citation.cfm?id=1783214.1783266},
 acmid = {1783266},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
 keywords = {pipeline stage unification, power consumption, program phase detection},
} 

@article{Zhu:2005:LAA,
 author = {Zhu, Zhichun and Zhang, Xiaodong},
 title = {Look-Ahead Architecture Adaptation to Reduce Processor Power Consumption},
 journal = {IEEE Micro},
 issue_date = {July 2005},
 volume = {25},
 number = {4},
 month = jul,
 year = {2005},
 issn = {0272-1732},
 pages = {10--19},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/MM.2005.70},
 doi = {10.1109/MM.2005.70},
 acmid = {1083923},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {Low-power design, Low-power design, Processor Architectures, Processor Architectures},
} 

@inproceedings{Zhang:2014:AFT,
 author = {Zhang, Wei and Zhang, Hang and Lach, John},
 title = {Adaptive Front-end Throttling for Superscalar Processors},
 booktitle = {Proceedings of the 2014 International Symposium on Low Power Electronics and Design},
 series = {ISLPED '14},
 year = {2014},
 isbn = {978-1-4503-2975-0},
 location = {La Jolla, California, USA},
 pages = {21--26},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2627369.2627633},
 doi = {10.1145/2627369.2627633},
 acmid = {2627633},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {adaptive hardware, energy, fetch throttling, instruction delivery, instruction-level parallelism (ilp), low power},
} 

@inproceedings{Isci:2006:LRP,
 author = {Isci, Canturk and Contreras, Gilberto and Martonosi, Margaret},
 title = {Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management},
 booktitle = {Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 39},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {359--370},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2006.30},
 doi = {10.1109/MICRO.2006.30},
 acmid = {1194851},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Hu:2007:EPP,
 author = {Hu, Chunling and Jim{\'e}nez, Daniel A. and Kremer, Ulrich},
 title = {Efficient Program Power Behavior Characterization},
 booktitle = {Proceedings of the 2Nd International Conference on High Performance Embedded Architectures and Compilers},
 series = {HiPEAC'07},
 year = {2007},
 isbn = {978-3-540-69337-6},
 location = {Ghent, Belgium},
 pages = {183--197},
 numpages = {15},
 url = {http://dl.acm.org/citation.cfm?id=1762146.1762164},
 acmid = {1762164},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@inproceedings{Xian:2007:MAP,
 author = {Xian, Feng and Srisa-an, Witawas and Jiang, Hong},
 title = {Microphase: An Approach to Proactively Invoking Garbage Collection for Improved Performance},
 booktitle = {Proceedings of the 22Nd Annual ACM SIGPLAN Conference on Object-oriented Programming Systems and Applications},
 series = {OOPSLA '07},
 year = {2007},
 isbn = {978-1-59593-786-5},
 location = {Montreal, Quebec, Canada},
 pages = {77--96},
 numpages = {20},
 url = {http://doi.acm.org/10.1145/1297027.1297034},
 doi = {10.1145/1297027.1297034},
 acmid = {1297034},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {execution phase, garbage collection},
} 

@inproceedings{Marino:2009:LES,
 author = {Marino, Daniel and Musuvathi, Madanlal and Narayanasamy, Satish},
 title = {LiteRace: Effective Sampling for Lightweight Data-race Detection},
 booktitle = {Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '09},
 year = {2009},
 isbn = {978-1-60558-392-1},
 location = {Dublin, Ireland},
 pages = {134--143},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1542476.1542491},
 doi = {10.1145/1542476.1542491},
 acmid = {1542491},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {concurrency bugs, dynamic data race detection, sampling},
} 

@inproceedings{Sherwood:2002:ACL,
 author = {Sherwood, Timothy and Perelman, Erez and Hamerly, Greg and Calder, Brad},
 title = {Automatically Characterizing Large Scale Program Behavior},
 booktitle = {Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS X},
 year = {2002},
 isbn = {1-58113-574-2},
 location = {San Jose, California},
 pages = {45--57},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/605397.605403},
 doi = {10.1145/605397.605403},
 acmid = {605403},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Perelman:2003:PSV,
 author = {Perelman, Erez and Hamerly, Greg and Calder, Brad},
 title = {Picking Statistically Valid and Early Simulation Points},
 booktitle = {Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '03},
 year = {2003},
 isbn = {0-7695-2021-9},
 pages = {244--},
 url = {http://dl.acm.org/citation.cfm?id=942806.943854},
 acmid = {943854},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Lau:2006:SSP,
 author = {Lau, Jeremy and Perelman, Erez and Calder, Brad},
 title = {Selecting Software Phase Markers with Code Structure Analysis},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '06},
 year = {2006},
 isbn = {0-7695-2499-0},
 pages = {135--146},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/CGO.2006.32},
 doi = {10.1109/CGO.2006.32},
 acmid = {1122399},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Perelman:2006:DPP,
 author = {Perelman, Erez and Polito, Marzia and Bouguet, Jean-Yves and Sampson, John and Calder, Brad and Dulong, Carole},
 title = {Detecting Phases in Parallel Applications on Shared Memory Architectures},
 booktitle = {Proceedings of the 20th International Conference on Parallel and Distributed Processing},
 series = {IPDPS'06},
 year = {2006},
 isbn = {1-4244-0054-6},
 location = {Rhodes Island, Greece},
 pages = {88--88},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1898953.1899021},
 acmid = {1899021},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Lu:2003:PRD,
 author = {Lu, Jiwei and Chen, Howard and Fu, Rao and Hsu, Wei-Chung and Othmer, Bobbie and Yew, Pen-Chung and Chen, Dong-Yuan},
 title = {The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System},
 booktitle = {Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 36},
 year = {2003},
 isbn = {0-7695-2043-X},
 pages = {180--},
 url = {http://dl.acm.org/citation.cfm?id=956417.956549},
 acmid = {956549},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Huang:2003:PAP,
 author = {Huang, Michael C. and Renau, Jose and Torrellas, Josep},
 title = {Positional Adaptation of Processors: Application to Energy Reduction},
 booktitle = {Proceedings of the 30th Annual International Symposium on Computer Architecture},
 series = {ISCA '03},
 year = {2003},
 isbn = {0-7695-1945-8},
 location = {San Diego, California},
 pages = {157--168},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/859618.859637},
 doi = {10.1145/859618.859637},
 acmid = {859637},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Isci:2006:PCP, 
author={Isci, C. and Martonosi, M.}, 
booktitle={High-Performance Computer Architecture, 2006. The Twelfth International Symposium on}, 
title={Phase characterization for power: evaluating control-flow-based and event-counter-based techniques}, 
year={2006}, 
pages={121-132}, 
keywords={benchmark testing;computer architecture;performance evaluation;power consumption;SPEC2000 benchmark;basic block vector;code-oriented technique;control-flow sampling;event counter;mainstream desktop application;performance counter;power consumption;power phase characterization;real-system power measurement;Counting circuits;Energy consumption;Hardware;Performance analysis;Phase measurement;Power measurement;Power system management;Runtime;Sampling methods;Software systems}, 
doi={10.1109/HPCA.2006.1598119}, 
ISSN={1530-0897}, 
month={Feb},}

@inproceedings{Lau:2005:MVL,
 author = {Lau, J. and Perelman, E. and Hamerly, G. and Sherwood, T. and Calder, B.},
 title = {Motivation for Variable Length Intervals and Hierarchical Phase Behavior},
 booktitle = {Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005},
 series = {ISPASS '05},
 year = {2005},
 isbn = {0-7803-8965-4},
 pages = {135--146},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/ISPASS.2005.1430568},
 doi = {10.1109/ISPASS.2005.1430568},
 acmid = {1318405},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Nagpurkar:2006:OPD,
 author = {Nagpurkar, Priya and Krintz, Chandra and Hind, Michael and Sweeney, Peter F. and Rajan, V. T.},
 title = {Online Phase Detection Algorithms},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '06},
 year = {2006},
 isbn = {0-7695-2499-0},
 pages = {111--123},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/CGO.2006.26},
 doi = {10.1109/CGO.2006.26},
 acmid = {1122397},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{Zhang:2015:MPA,
 author = {Zhang, Weihua and Li, Jiaxin and Li, Yi and Chen, Haibo},
 title = {Multilevel Phase Analysis},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {March 2015},
 volume = {14},
 number = {2},
 month = mar,
 year = {2015},
 issn = {1539-9087},
 pages = {31:1--31:29},
 articleno = {31},
 numpages = {29},
 url = {http://doi.acm.org/10.1145/2629594},
 doi = {10.1145/2629594},
 acmid = {2629594},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Multilevel, dynamic prediction, phase, sampling, simulation},
} 

@INPROCEEDINGS{Das:2006:RML, 
author={Das, A. and Jiwei Lu and Wei-Chung Hsu}, 
booktitle={Code Generation and Optimization, 2006. CGO 2006. International Symposium on}, 
title={Region monitoring for local phase detection in dynamic optimization systems}, 
year={2006}, 
pages={11 pp.-}, 
keywords={optimising compilers;software metrics;system monitoring;dynamic optimization systems;global phase detection;local phase detection;performance characteristic change detection;region monitoring;runtime optimization systems;working set change detection;Aggregates;Counting circuits;Hardware;Measurement;Monitoring;Phase detection;Prototypes;Runtime;Sampling methods;Sun}, 
doi={10.1109/CGO.2006.39}, 
month={March},}

@inproceedings{Shen:2004:LPP,
 author = {Shen, Xipeng and Zhong, Yutao and Ding, Chen},
 title = {Locality Phase Prediction},
 booktitle = {Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XI},
 year = {2004},
 isbn = {1-58113-804-0},
 location = {Boston, MA, USA},
 pages = {165--176},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1024393.1024414},
 doi = {10.1145/1024393.1024414},
 acmid = {1024414},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic optimization, locality analysis and optimization, phase hierarchy, program phase analysis and prediction, reconfigurable architecture},
} 

@techreport{Hind03phaseshift,
    author = {Michael J. Hind and Vadakkedathu T. Rajan and Michael Hind and V. T. Rajan and Peter F. Sweeney and Peter F. Sweeney},
    title = {Phase Shift Detection: A Problem Classification},
    number = {RC-22887 (W0308-006)},
    institution = {IBM Research Division},
    year = {2003}
}

@inproceedings{Lau:2005:TPC,
 author = {Lau, Jeremy and Schoenmackers, Stefan and Calder, Brad},
 title = {Transition Phase Classification and Prediction},
 booktitle = {Proceedings of the 11th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '05},
 year = {2005},
 isbn = {0-7695-2275-0},
 pages = {278--289},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/HPCA.2005.39},
 doi = {10.1109/HPCA.2005.39},
 acmid = {1043427},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Huffmire:2006:WPC,
 author = {Huffmire, Ted and Sherwood, Tim},
 title = {Wavelet-based Phase Classification},
 booktitle = {Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '06},
 year = {2006},
 isbn = {1-59593-264-X},
 location = {Seattle, Washington, USA},
 pages = {95--104},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1152154.1152172},
 doi = {10.1145/1152154.1152172},
 acmid = {1152172},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {optimization, phase analysis, phase classification, phases, program behavior, wavelets},
}

@inproceedings{Dhodapkar:2003:CPP,
 author = {Dhodapkar, Ashutosh S. and Smith, James E.},
 title = {Comparing Program Phase Detection Techniques},
 booktitle = {Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 36},
 year = {2003},
 isbn = {0-7695-2043-X},
 pages = {217--},
 url = {http://dl.acm.org/citation.cfm?id=956417.956539},
 acmid = {956539},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{Magklis:2003:PDV, 
author={G. Magklis and M. L. Scott and G. Semeraro and D. H. Albonesi and S. Dropsho}, 
booktitle={Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on}, 
title={Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor}, 
year={2003}, 
pages={14-25}, 
keywords={frequency control;instruction sets;microprocessor chips;power consumption;reconfigurable architectures;synchronisation;voltage control;MCD processor;clock distribution;frequency scaling;multiple clock domain microprocessor;power dissipation;profile-based dynamic voltage scaling;profile-driven reconfiguration;Clocks;Computer science;Costs;Degradation;Dynamic voltage scaling;Frequency conversion;Frequency synchronization;Microprocessors;Potential energy;Power dissipation}, 
doi={10.1109/ISCA.2003.1206985}, 
ISSN={1063-6897}, 
month={June},}

@inproceedings{Isci:2006:AEM,
 author = {Isci, Canturk and Buyuktosunoglu, Alper and Cher, Chen-Yong and Bose, Pradip and Martonosi, Margaret},
 title = {An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget},
 booktitle = {Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 39},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {347--358},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2006.8},
 doi = {10.1109/MICRO.2006.8},
 acmid = {1194850},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Guthaus:2001:MFC,
 author = {Guthaus, M. R. and Ringenberg, J. S. and Ernst, D. and Austin, T. M. and Mudge, T. and Brown, R. B.},
 title = {MiBench: A Free, Commercially Representative Embedded Benchmark Suite},
 booktitle = {Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop},
 series = {WWC '01},
 year = {2001},
 isbn = {0-7803-7315-4},
 pages = {3--14},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/WWC.2001.15},
 doi = {10.1109/WWC.2001.15},
 acmid = {1128563},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Glaser:1965:SDC,
 author = {Glaser, E. L. and Couleur, J. F. and Oliver, G. A.},
 title = {System Design of a Computer for Time Sharing Applications},
 booktitle = {Proceedings of the November 30--December 1, 1965, Fall Joint Computer Conference, Part I},
 series = {AFIPS '65 (Fall, part I)},
 year = {1965},
 location = {Las Vegas, Nevada},
 pages = {197--202},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1463891.1463913},
 doi = {10.1145/1463891.1463913},
 acmid = {1463913},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Kim:2011:FLD, 
author={W. Kim and D. M. Brooks and G. Y. Wei}, 
booktitle={2011 IEEE International Solid-State Circuits Conference}, 
title={A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation}, 
year={2011}, 
pages={268-270}, 
keywords={DC-DC power convertors;power aware computing;3-level converter;chip multiprocessor architectures;dynamic frequency scaling;dynamic voltage scaling;fast shunt regulation;fast voltage transition;fully-integrated 3-level DC/DC converter;inductor-based buck converters;nanosecond-scale DVS;off-chip buck converters;on-chip converters;on-chip power domains;on-die area overhead;power constraints;switched-capacitor converters;Converters;Current measurement;Inductors;Regulators;Shunt (electrical);Voltage control;Voltage measurement}, 
doi={10.1109/ISSCC.2011.5746313}, 
ISSN={0193-6530}, 
month={Feb},}

@INPROCEEDINGS{Yasin:2014:TDM, 
author={A. Yasin}, 
booktitle={2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)}, 
title={A Top-Down method for performance analysis and counters architecture}, 
year={2014}, 
pages={35-44}, 
keywords={performance evaluation;software architecture;data volume;microarchitecture complexity;out-of-order processor;performance analysis;performance counters architecture;performance events;super-scalar cores;top-down method;workload diversity;Bandwidth;Electric breakdown;Measurement;Microarchitecture;Out of order;Pipelines;Radiation detectors}, 
doi={10.1109/ISPASS.2014.6844459}, 
month={March},}