# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:58:06 on Sep 10,2025
# vlog -reportprogress 300 full_adder.v "+acc" 
# -- Compiling module full_adder
# ** Error: (vlog-13069) full_adder.v(36): near "endmodule": syntax error, unexpected endmodule.
# ** Error (suppressible): full_adder.v(41): (vlog-2388) 'a' already declared in this scope (full_adder).
# ** Error (suppressible): full_adder.v(41): (vlog-2388) 'b' already declared in this scope (full_adder).
# ** Error (suppressible): full_adder.v(41): (vlog-2388) 'cin' already declared in this scope (full_adder).
# ** Error: full_adder.v(41): Declarations not allowed in unnamed block.
# ** Error: full_adder.v(42): Illegal declaration after the statement near line '40'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: full_adder.v(44): Checker 'full_adder' not found.  Instantiation 'FA' must be of a visible checker.
# ** Error: (vlog-13069) full_adder.v(46): near "initial": syntax error, unexpected initial.
# ** Error: full_adder.v(44): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 12:58:06 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog full_adder.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:59:35 on Sep 10,2025
# vlog -reportprogress 300 full_adder.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# 
# Top level modules:
# 	full_adder_tb
# End time: 12:59:36 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim full_adder_tb 
# Start time: 12:59:36 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.full_adder_tb(fast)
# Loading work.full_adder(fast)
# a=0 b=1 cin=1 s=0 carry=1 $time=0
# a=1 b=1 cin=1 s=1 carry=1 $time=5
# a=1 b=0 cin=1 s=0 carry=1 $time=10
# a=0 b=1 cin=0 s=1 carry=0 $time=25
# a=1 b=1 cin=0 s=0 carry=1 $time=30
# a=1 b=0 cin=0 s=1 carry=0 $time=35
# a=0 b=1 cin=0 s=1 carry=0 $time=40
# a=1 b=1 cin=1 s=1 carry=1 $time=45
# a=1 b=0 cin=0 s=1 carry=0 $time=50
# a=0 b=0 cin=1 s=1 carry=0 $time=55
# a=0 b=1 cin=1 s=0 carry=1 $time=60
# a=1 b=1 cin=1 s=1 carry=1 $time=65
# a=0 b=0 cin=1 s=1 carry=0 $time=70
# a=1 b=1 cin=0 s=0 carry=1 $time=75
# a=0 b=0 cin=0 s=0 carry=0 $time=80
# a=0 b=1 cin=0 s=1 carry=0 $time=85
# a=0 b=1 cin=1 s=0 carry=1 $time=90
# a=0 b=0 cin=0 s=0 carry=0 $time=95
# End time: 13:06:13 on Sep 10,2025, Elapsed time: 0:06:37
# Errors: 0, Warnings: 0
