// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mult_window_HH_
#define _mult_window_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT_fsub_32ns_32ncud.h"
#include "FFT_fadd_32ns_32ndEe.h"
#include "FFT_fmul_32ns_32neOg.h"
#include "mult_window_Blackbkb.h"
#include "mult_window_Hamm256.h"
#include "mult_window_Hann256.h"
#include "mult_window_window.h"

namespace ap_rtl {

struct mult_window : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > win_mode_dout;
    sc_in< sc_logic > win_mode_empty_n;
    sc_out< sc_logic > win_mode_read;
    sc_out< sc_lv<8> > xin_M_real_address0;
    sc_out< sc_logic > xin_M_real_ce0;
    sc_in< sc_lv<32> > xin_M_real_q0;
    sc_out< sc_lv<8> > xin_M_real_address1;
    sc_out< sc_logic > xin_M_real_ce1;
    sc_in< sc_lv<32> > xin_M_real_q1;
    sc_out< sc_lv<8> > xin_M_imag_address0;
    sc_out< sc_logic > xin_M_imag_ce0;
    sc_in< sc_lv<32> > xin_M_imag_q0;
    sc_out< sc_lv<8> > xin_M_imag_address1;
    sc_out< sc_logic > xin_M_imag_ce1;
    sc_in< sc_lv<32> > xin_M_imag_q1;
    sc_out< sc_lv<8> > win_IN_M_real_address0;
    sc_out< sc_logic > win_IN_M_real_ce0;
    sc_out< sc_logic > win_IN_M_real_we0;
    sc_out< sc_lv<32> > win_IN_M_real_d0;
    sc_out< sc_lv<8> > win_IN_M_real_address1;
    sc_out< sc_logic > win_IN_M_real_ce1;
    sc_out< sc_logic > win_IN_M_real_we1;
    sc_out< sc_lv<32> > win_IN_M_real_d1;
    sc_out< sc_lv<8> > win_IN_M_imag_address0;
    sc_out< sc_logic > win_IN_M_imag_ce0;
    sc_out< sc_logic > win_IN_M_imag_we0;
    sc_out< sc_lv<32> > win_IN_M_imag_d0;
    sc_out< sc_lv<8> > win_IN_M_imag_address1;
    sc_out< sc_logic > win_IN_M_imag_ce1;
    sc_out< sc_logic > win_IN_M_imag_we1;
    sc_out< sc_lv<32> > win_IN_M_imag_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    mult_window(sc_module_name name);
    SC_HAS_PROCESS(mult_window);

    ~mult_window();

    sc_trace_file* mVcdFile;

    mult_window_Blackbkb* Blackman256_U;
    mult_window_Hamm256* Hamm256_U;
    mult_window_Hann256* Hann256_U;
    mult_window_window* window_U;
    FFT_fsub_32ns_32ncud<1,5,32,32,32>* FFT_fsub_32ns_32ncud_U10;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U11;
    FFT_fsub_32ns_32ncud<1,5,32,32,32>* FFT_fsub_32ns_32ncud_U12;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U13;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U14;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U15;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U16;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U17;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U18;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U19;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U20;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U21;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > Blackman256_address0;
    sc_signal< sc_logic > Blackman256_ce0;
    sc_signal< sc_lv<32> > Blackman256_q0;
    sc_signal< sc_lv<8> > Blackman256_address1;
    sc_signal< sc_logic > Blackman256_ce1;
    sc_signal< sc_lv<32> > Blackman256_q1;
    sc_signal< sc_lv<8> > Hamm256_address0;
    sc_signal< sc_logic > Hamm256_ce0;
    sc_signal< sc_lv<32> > Hamm256_q0;
    sc_signal< sc_lv<8> > Hamm256_address1;
    sc_signal< sc_logic > Hamm256_ce1;
    sc_signal< sc_lv<32> > Hamm256_q1;
    sc_signal< sc_lv<8> > Hann256_address0;
    sc_signal< sc_logic > Hann256_ce0;
    sc_signal< sc_lv<32> > Hann256_q0;
    sc_signal< sc_lv<8> > Hann256_address1;
    sc_signal< sc_logic > Hann256_ce1;
    sc_signal< sc_lv<32> > Hann256_q1;
    sc_signal< sc_logic > win_mode_blk_n;
    sc_signal< sc_lv<9> > i2_0_0_i_reg_356;
    sc_signal< sc_lv<9> > i1_0_0_i_reg_367;
    sc_signal< sc_lv<9> > i_0_0_i_reg_378;
    sc_signal< sc_lv<9> > i4_0_0_i_reg_400;
    sc_signal< sc_lv<8> > win_mode_read_read_fu_88_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln55_fu_463_p2;
    sc_signal< sc_lv<1> > icmp_ln55_reg_631;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln59_fu_473_p1;
    sc_signal< sc_lv<64> > zext_ln59_reg_635;
    sc_signal< sc_lv<64> > zext_ln59_1_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln59_1_reg_645;
    sc_signal< sc_lv<9> > add_ln55_fu_489_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln47_fu_495_p2;
    sc_signal< sc_lv<1> > icmp_ln47_reg_660;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln51_fu_505_p1;
    sc_signal< sc_lv<64> > zext_ln51_reg_664;
    sc_signal< sc_lv<64> > zext_ln51_1_fu_516_p1;
    sc_signal< sc_lv<64> > zext_ln51_1_reg_674;
    sc_signal< sc_lv<9> > add_ln47_fu_521_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln39_fu_527_p2;
    sc_signal< sc_lv<1> > icmp_ln39_reg_689;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state7_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln43_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln43_reg_693;
    sc_signal< sc_lv<64> > zext_ln43_1_fu_548_p1;
    sc_signal< sc_lv<64> > zext_ln43_1_reg_703;
    sc_signal< sc_lv<9> > add_ln39_fu_553_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<9> > add_ln62_fu_585_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln62_fu_559_p2;
    sc_signal< sc_lv<1> > icmp_ln68_fu_591_p2;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state10_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state15_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state20_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter11;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_726_pp3_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln71_fu_601_p1;
    sc_signal< sc_lv<64> > zext_ln71_reg_730;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln71_reg_730_pp3_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_fu_614_p1;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln71_1_reg_751_pp3_iter10_reg;
    sc_signal< sc_lv<9> > add_ln68_fu_621_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > p_r_M_real_reg_777;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_783;
    sc_signal< sc_lv<32> > window_q0;
    sc_signal< sc_lv<32> > window_load_reg_789;
    sc_signal< sc_lv<32> > p_r_M_real_1_reg_795;
    sc_signal< sc_lv<32> > p_r_M_imag_1_reg_801;
    sc_signal< sc_lv<32> > window_q1;
    sc_signal< sc_lv<32> > window_load_1_reg_807;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_reg_813;
    sc_signal< sc_lv<32> > grp_fu_431_p2;
    sc_signal< sc_lv<32> > tmp_8_i_i_i_reg_818;
    sc_signal< sc_lv<32> > grp_fu_436_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_16_reg_823;
    sc_signal< sc_lv<32> > grp_fu_440_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_i_reg_828;
    sc_signal< sc_lv<32> > grp_fu_445_p2;
    sc_signal< sc_lv<32> > tmp_i_i35_i_reg_833;
    sc_signal< sc_lv<32> > grp_fu_449_p2;
    sc_signal< sc_lv<32> > tmp_8_i_i36_i_reg_838;
    sc_signal< sc_lv<32> > grp_fu_454_p2;
    sc_signal< sc_lv<32> > tmp_i_i38_i_reg_843;
    sc_signal< sc_lv<32> > grp_fu_458_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i39_i_reg_848;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_reg_853;
    sc_signal< sc_lv<32> > grp_fu_415_p2;
    sc_signal< sc_lv<32> > complex_M_imag_writ_reg_858;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_1_reg_863;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > complex_M_imag_writ_1_reg_868;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_lv<8> > window_address0;
    sc_signal< sc_logic > window_ce0;
    sc_signal< sc_logic > window_we0;
    sc_signal< sc_lv<32> > window_d0;
    sc_signal< sc_lv<8> > window_address1;
    sc_signal< sc_logic > window_ce1;
    sc_signal< sc_logic > window_we1;
    sc_signal< sc_lv<32> > window_d1;
    sc_signal< sc_lv<9> > i3_0_0_i_reg_389;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln64_fu_565_p1;
    sc_signal< sc_lv<64> > zext_ln64_1_fu_580_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<8> > empty_6_fu_469_p1;
    sc_signal< sc_lv<8> > or_ln55_fu_478_p2;
    sc_signal< sc_lv<8> > empty_9_fu_501_p1;
    sc_signal< sc_lv<8> > or_ln47_fu_510_p2;
    sc_signal< sc_lv<8> > empty_12_fu_533_p1;
    sc_signal< sc_lv<8> > or_ln39_fu_542_p2;
    sc_signal< sc_lv<8> > empty_4_fu_570_p1;
    sc_signal< sc_lv<8> > or_ln62_fu_574_p2;
    sc_signal< sc_lv<8> > empty_15_fu_597_p1;
    sc_signal< sc_lv<8> > or_ln68_fu_608_p2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_pp2_stage0;
    static const sc_lv<8> ap_ST_fsm_state9;
    static const sc_lv<8> ap_ST_fsm_pp3_stage0;
    static const sc_lv<8> ap_ST_fsm_state22;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_Blackman256_address0();
    void thread_Blackman256_address1();
    void thread_Blackman256_ce0();
    void thread_Blackman256_ce1();
    void thread_Hamm256_address0();
    void thread_Hamm256_address1();
    void thread_Hamm256_ce0();
    void thread_Hamm256_ce1();
    void thread_Hann256_address0();
    void thread_Hann256_address1();
    void thread_Hann256_ce0();
    void thread_Hann256_ce1();
    void thread_add_ln39_fu_553_p2();
    void thread_add_ln47_fu_521_p2();
    void thread_add_ln55_fu_489_p2();
    void thread_add_ln62_fu_585_p2();
    void thread_add_ln68_fu_621_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp3_stage0_iter0();
    void thread_ap_block_state11_pp3_stage0_iter1();
    void thread_ap_block_state12_pp3_stage0_iter2();
    void thread_ap_block_state13_pp3_stage0_iter3();
    void thread_ap_block_state14_pp3_stage0_iter4();
    void thread_ap_block_state15_pp3_stage0_iter5();
    void thread_ap_block_state16_pp3_stage0_iter6();
    void thread_ap_block_state17_pp3_stage0_iter7();
    void thread_ap_block_state18_pp3_stage0_iter8();
    void thread_ap_block_state19_pp3_stage0_iter9();
    void thread_ap_block_state20_pp3_stage0_iter10();
    void thread_ap_block_state21_pp3_stage0_iter11();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage0_iter1();
    void thread_ap_block_state7_pp2_stage0_iter0();
    void thread_ap_block_state8_pp2_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state5();
    void thread_ap_condition_pp2_exit_iter0_state7();
    void thread_ap_condition_pp3_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_ready();
    void thread_empty_12_fu_533_p1();
    void thread_empty_15_fu_597_p1();
    void thread_empty_4_fu_570_p1();
    void thread_empty_6_fu_469_p1();
    void thread_empty_9_fu_501_p1();
    void thread_icmp_ln39_fu_527_p2();
    void thread_icmp_ln47_fu_495_p2();
    void thread_icmp_ln55_fu_463_p2();
    void thread_icmp_ln62_fu_559_p2();
    void thread_icmp_ln68_fu_591_p2();
    void thread_or_ln39_fu_542_p2();
    void thread_or_ln47_fu_510_p2();
    void thread_or_ln55_fu_478_p2();
    void thread_or_ln62_fu_574_p2();
    void thread_or_ln68_fu_608_p2();
    void thread_win_IN_M_imag_address0();
    void thread_win_IN_M_imag_address1();
    void thread_win_IN_M_imag_ce0();
    void thread_win_IN_M_imag_ce1();
    void thread_win_IN_M_imag_d0();
    void thread_win_IN_M_imag_d1();
    void thread_win_IN_M_imag_we0();
    void thread_win_IN_M_imag_we1();
    void thread_win_IN_M_real_address0();
    void thread_win_IN_M_real_address1();
    void thread_win_IN_M_real_ce0();
    void thread_win_IN_M_real_ce1();
    void thread_win_IN_M_real_d0();
    void thread_win_IN_M_real_d1();
    void thread_win_IN_M_real_we0();
    void thread_win_IN_M_real_we1();
    void thread_win_mode_blk_n();
    void thread_win_mode_read();
    void thread_win_mode_read_read_fu_88_p2();
    void thread_window_address0();
    void thread_window_address1();
    void thread_window_ce0();
    void thread_window_ce1();
    void thread_window_d0();
    void thread_window_d1();
    void thread_window_we0();
    void thread_window_we1();
    void thread_xin_M_imag_address0();
    void thread_xin_M_imag_address1();
    void thread_xin_M_imag_ce0();
    void thread_xin_M_imag_ce1();
    void thread_xin_M_real_address0();
    void thread_xin_M_real_address1();
    void thread_xin_M_real_ce0();
    void thread_xin_M_real_ce1();
    void thread_zext_ln43_1_fu_548_p1();
    void thread_zext_ln43_fu_537_p1();
    void thread_zext_ln51_1_fu_516_p1();
    void thread_zext_ln51_fu_505_p1();
    void thread_zext_ln59_1_fu_484_p1();
    void thread_zext_ln59_fu_473_p1();
    void thread_zext_ln64_1_fu_580_p1();
    void thread_zext_ln64_fu_565_p1();
    void thread_zext_ln71_1_fu_614_p1();
    void thread_zext_ln71_fu_601_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
