Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: FinalWatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FinalWatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FinalWatch"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : FinalWatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Barry\Computer Hardware\DigitalClock_RGomez\Counter5bit.vhd" into library work
Parsing entity <Counter5bit>.
Parsing architecture <Behavioral> of entity <counter5bit>.
Parsing VHDL file "E:\Barry\Computer Hardware\DigitalClock_RGomez\Counter3bit.vhd" into library work
Parsing entity <Counter3bit>.
Parsing architecture <Behavioral> of entity <counter3bit>.
Parsing VHDL file "E:\Barry\Computer Hardware\DigitalClock_RGomez\FinalWatch.vhd" into library work
Parsing entity <FinalWatch>.
Parsing architecture <Structural> of entity <finalwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FinalWatch> (architecture <Structural>) from library <work>.

Elaborating entity <Counter3bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter5bit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FinalWatch>.
    Related source file is "E:\Barry\Computer Hardware\DigitalClock_RGomez\FinalWatch.vhd".
WARNING:Xst:647 - Input <cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Barry\Computer Hardware\DigitalClock_RGomez\FinalWatch.vhd" line 157: Output port <trigger> of the instance <hours> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <slow_clk>.
    Found 32-bit register for signal <count>.
    Found 4-bit register for signal <hours4bits>.
    Found 32-bit adder for signal <count[31]_GND_5_o_add_1_OUT> created at line 116.
    Found 4-bit adder for signal <temp[3]_PWR_5_o_add_5_OUT> created at line 183.
    Found 32-bit comparator greater for signal <GND_5_o_count[31]_LessThan_1_o> created at line 115
    Found 4-bit comparator equal for signal <alarmHr[3]_hours4bits[3]_equal_9_o> created at line 207
    Found 3-bit comparator equal for signal <alarmMin[2]_minMSB[2]_equal_10_o> created at line 207
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FinalWatch> synthesized.

Synthesizing Unit <Counter3bit>.
    Related source file is "E:\Barry\Computer Hardware\DigitalClock_RGomez\Counter3bit.vhd".
    Found 3-bit register for signal <temp>.
    Found 3-bit adder for signal <temp[2]_GND_6_o_add_1_OUT> created at line 56.
    Found 3-bit comparator greater for signal <temp[2]_PWR_6_o_LessThan_1_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter3bit> synthesized.

Synthesizing Unit <Counter5bit>.
    Related source file is "E:\Barry\Computer Hardware\DigitalClock_RGomez\Counter5bit.vhd".
    Found 5-bit register for signal <temp>.
    Found 1-bit register for signal <trigger>.
    Found 5-bit adder for signal <temp[4]_GND_7_o_add_6_OUT> created at line 67.
    Found 5-bit comparator greater for signal <temp[4]_GND_7_o_LessThan_1_o> created at line 57
    Found 5-bit comparator greater for signal <temp[4]_PWR_8_o_LessThan_4_o> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Counter5bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 6
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter3bit>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <Counter3bit> synthesized (advanced).

Synthesizing (advanced) Unit <FinalWatch>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <FinalWatch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 6
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FinalWatch> ...

Optimizing unit <Counter5bit> ...
WARNING:Xst:2677 - Node <hours/trigger> of sequential type is unconnected in block <FinalWatch>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FinalWatch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FinalWatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 28
#      LUT5                        : 10
#      LUT6                        : 2
#      MUXCY                       : 37
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 45
#      FD                          : 27
#      FDC                         : 3
#      FDCE                        : 6
#      FDR                         : 3
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  54576     0%  
 Number of Slice LUTs:                   85  out of  27288     0%  
    Number used as Logic:                85  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      40  out of     85    47%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:    45  out of     85    52%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    218     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
slow_clk                           | NONE(hours4bits_0)     | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.442ns (Maximum Frequency: 290.503MHz)
   Minimum input arrival time before clock: 4.460ns
   Maximum output required time after clock: 5.901ns
   Maximum combinational path delay: 6.549ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.442ns (frequency: 290.503MHz)
  Total number of paths / destination ports: 1941 / 43
-------------------------------------------------------------------------
Delay:               3.442ns (Levels of Logic = 7)
  Source:            count_8 (FF)
  Destination:       count_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_8 to count_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  count_8 (count_8)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_lut<0> (Mcompar_GND_5_o_count[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<0> (Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<1> (Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<2> (Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<3> (Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O          25   0.019   0.000  Mcompar_GND_5_o_count[31]_LessThan_1_o_cy<4> (GND_5_o_count[31]_LessThan_1_o_inv)
     MUXCY:CI->O           9   0.258   0.829  _n00331_cy (_n0033)
     FDRE:R                    0.430          count_26
    ----------------------------------------
    Total                      3.442ns (1.586ns logic, 1.856ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 2.661ns (frequency: 375.834MHz)
  Total number of paths / destination ports: 58 / 17
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 1)
  Source:            min1/temp_1 (FF)
  Destination:       hours/temp_4 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: min1/temp_1 to hours/temp_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.973  min1/temp_1 (min1/temp_1)
     LUT3:I0->O            5   0.205   0.714  hours/_n0055_inv_cepot (hours/_n0055_inv_cepot)
     FDCE:CE                   0.322          hours/temp_0
    ----------------------------------------
    Total                      2.661ns (0.974ns logic, 1.687ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              4.460ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       count_26 (FF)
  Destination Clock: clk rising

  Data Path: reset to count_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.362  reset_IBUF (reset_IBUF)
     INV:I->O              1   0.206   0.000  _n00331_lut_INV_0 (_n00331_lut)
     MUXCY:S->O            9   0.411   0.829  _n00331_cy (_n0033)
     FDRE:R                    0.430          count_26
    ----------------------------------------
    Total                      4.460ns (2.269ns logic, 2.191ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.014ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       min1/temp_0 (FF)
  Destination Clock: slow_clk rising

  Data Path: reset to min1/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.362  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          min1/temp_0
    ----------------------------------------
    Total                      3.014ns (1.652ns logic, 1.362ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk'
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Offset:              5.901ns (Levels of Logic = 3)
  Source:            min1/temp_0 (FF)
  Destination:       alarm (PAD)
  Source Clock:      slow_clk rising

  Data Path: min1/temp_0 to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.089  min1/temp_0 (min1/temp_0)
     LUT6:I1->O            1   0.203   0.808  alarm2 (alarm2)
     LUT4:I1->O            1   0.205   0.579  alarm3 (alarm_OBUF)
     OBUF:I->O                 2.571          alarm_OBUF (alarm)
    ----------------------------------------
    Total                      5.901ns (3.426ns logic, 2.475ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Delay:               6.549ns (Levels of Logic = 4)
  Source:            alarmHr<1> (PAD)
  Destination:       alarm (PAD)

  Data Path: alarmHr<1> to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  alarmHr_1_IBUF (alarmHr_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  alarm1 (alarm1)
     LUT4:I0->O            1   0.203   0.579  alarm3 (alarm_OBUF)
     OBUF:I->O                 2.571          alarm_OBUF (alarm)
    ----------------------------------------
    Total                      6.549ns (4.199ns logic, 2.350ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.442|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slow_clk       |    2.661|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.00 secs
 
--> 

Total memory usage is 246852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

