Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/DivisorFrequenciaProj/tb_divisor_frequencia_60Hz_isim_beh.exe -prj /home/ise/Documents/DivisorFrequenciaProj/tb_divisor_frequencia_60Hz_beh.prj work.tb_divisor_frequencia_60Hz 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/DivisorFrequenciaProj/DivisorFrequencia_60Hz.vhd" into library work
Parsing VHDL file "/home/ise/Documents/DivisorFrequenciaProj/tb_divisor_frequencia_60Hz.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96820 KB
Fuse CPU Usage: 2170 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity DivisorFrequencia_60Hz [divisorfrequencia_60hz_default]
Compiling architecture behavior of entity tb_divisor_frequencia_60hz
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Documents/DivisorFrequenciaProj/tb_divisor_frequencia_60Hz_isim_beh.exe
Fuse Memory Usage: 111584 KB
Fuse CPU Usage: 2390 ms
GCC CPU Usage: 270 ms
