// Seed: 2241250921
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  wire  id_3
);
  assign id_2 = 1;
  tri id_5;
  id_6(
      .id_0(id_2), .id_1(1)
  );
  assign id_2 = 1;
  wire id_7;
  assign id_5 = 1 * 1'b0;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0
);
  supply0 id_2;
  initial id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
  assign id_2 = id_0;
  logic [7:0] id_3;
  wire id_4;
  logic [7:0] id_5;
  assign id_5 = id_3;
  assign id_5[1'b0||1] = id_3;
endmodule
