VERILOG_SOURCES += ../../common/timescaleit.v $(WORKSHOPROOT)/rtl/UdpApp.v
TOPLEVEL=UdpApp
MODULE=UdpAppSelfTester

include ../../common/Makefile.sim