// Seed: 3324647226
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0();
endmodule
module module_2 ();
  wire id_1, id_2;
  wire id_3;
  module_0();
  final $display;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    $display;
  end
  logic [7:0] id_6, id_7, id_8, id_9;
  assign id_6[1 : 1'b0] = id_2;
  wire id_10;
  assign id_9 = id_8;
  module_0();
endmodule
