// Seed: 1732570941
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    output wor id_4
);
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input supply1 id_0,
    output supply0 _id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  logic [id_1 : 1] id_8;
  ;
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    output logic id_5
);
  wire id_7;
  initial begin : LABEL_0
    if (1) id_5 <= -1;
    id_5 = (id_2);
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_4
  );
  assign id_0 = 1'b0;
  logic id_8;
endmodule
