KEY LIBERO "11.8"
KEY CAPTURE "11.8.1.12"
KEY DEFAULT_IMPORT_LOC "C:\grlib-test\designs\leon3mp\leon3mp\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL93"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "ProASIC3E"
KEY VendorTechnology_Die "IT10X10M3"
KEY VendorTechnology_Package "pq208"
KEY VendorTechnology_Speed "Std"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD ""
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "A3PE1500;"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "leon3mp::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
grlib
synplify
techmap
eth
opencores
gaisler
esa
fmf
spansion
gsi
cypress
ENDLIST
LIST LIBRARY_grlib
ALIAS=grlib
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_synplify
ALIAS=synplify
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_techmap
ALIAS=techmap
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_eth
ALIAS=eth
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_opencores
ALIAS=opencores
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_gaisler
ALIAS=gaisler
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_esa
ALIAS=esa
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_fmf
ALIAS=fmf
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_spansion
ALIAS=spansion
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_gsi
ALIAS=gsi
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_cypress
ALIAS=cypress
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\..\..\lib\cypress\ssram\components.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6335"
LIBRARY="cypress"
ENDFILE
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1354b.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16818"
LIBRARY="cypress"
ENDFILE
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1380d.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="27113"
LIBRARY="cypress"
ENDFILE
VALUE "<project>\..\..\lib\cypress\ssram\package_utility.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2115"
LIBRARY="cypress"
ENDFILE
VALUE "<project>\..\..\lib\esa\memoryctrl\mctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="37496"
LIBRARY="esa"
ENDFILE
VALUE "<project>\..\..\lib\esa\memoryctrl\memoryctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2798"
LIBRARY="esa"
ENDFILE
VALUE "<project>\..\..\lib\eth\comp\ethcomp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21420"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\eth_ahb_mst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6397"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\eth_edcl_ahb_mst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4865"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\eth_rstgen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2366"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\grethc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="86911"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\greth_pkg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="24840"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\greth_rx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12061"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\core\greth_tx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="18079"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\wrapper\greth_gbit_gen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="14065"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\eth\wrapper\greth_gen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="14268"
LIBRARY="eth"
ENDFILE
VALUE "<project>\..\..\lib\fmf\fifo\idt7202.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="32669"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\fmf\flash\flash.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5424"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\fmf\flash\m25p80.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="52704"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\fmf\flash\s25fl064a.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="53369"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\fmf\utilities\conversions.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="40832"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\fmf\utilities\gen_utils.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6127"
LIBRARY="fmf"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbm.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="14686"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="37972"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\arith\arith.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4969"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\arith\div32.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7368"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\arith\mul32.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="15582"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\can.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7138"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\canmux.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="932"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\can_mc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6579"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\can_mod.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8012"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\can_oc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5910"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\can\can_rd.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6954"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\gr1553b\gr1553b_nlw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6657"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\gr1553b\gr1553b_pads.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5156"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\gr1553b\gr1553b_pkg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16765"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\gr1553b\gr1553b_stdlogic.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6815"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\gr1553b\simtrans1553.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3880"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\apbmem.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3871"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\grdmac.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="48731"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\grdmac_1p.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3953"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\grdmac_ahbmst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6319"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\grdmac_alignram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10104"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\grdmac\grdmac_pkg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10686"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\comma_detect.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5355"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\elastic_buffer.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5689"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9225"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\rgmii.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="34731"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\sgmii.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8218"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\adapters\word_aligner.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4075"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\ethernet_mac.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5318"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greth.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12786"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\grethm.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6674"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\grethm_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7339"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greths.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9539"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greths_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9907"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greth_gbit.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12632"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greth_gbit_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="15643"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\greth\greth_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="14460"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\irqmp\irqmp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16664"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\ahbjtag.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6971"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\ahbjtag_bsd.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3486"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\bscanregs.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2906"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\bscanregsbd.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3254"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\jtag.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7021"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\jtagcom.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8107"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\jtagcom2.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10408"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\jtagtst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="30856"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\jtag\libjtagcom.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2982"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\l2cache\pkg\l2cache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3250"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\cachemem.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="24624"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\cmvalidbits.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3752"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\dsu3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2681"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\dsu3x.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="41433"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\dsu3_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2767"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\grlfpwx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4721"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\iu3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="192839"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\l3stat.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="20470"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\leon3cg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7189"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\leon3s.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6984"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\leon3sh.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7087"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\leon3x.vhd,hdl"
STATE="utd"
TIME="1517872760"
SIZE="19491"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\libcache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="24933"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\libfpu.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4892"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\libiu.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9409"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\libleon3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9646"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\mmu_acache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16375"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\mmu_cache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7781"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="71602"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\mmu_icache.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="31824"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\proc3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7646"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3372"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\tbufmem.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3614"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3v3\tbufmem_2p.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4989"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3\grfpushwx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10473"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon3\leon3.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="43512"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\leon4\leon4.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="27905"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\memctrl\memctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21322"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\memctrl\sdctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="30612"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\memctrl\sdctrl64.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="30606"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\memctrl\sdmctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="26271"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\memctrl\srctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="15786"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbdpram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5469"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9493"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbstat.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4512"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbtrace.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2931"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbtrace_mb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3301"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahbtrace_mmb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="25073"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\ahb_mst_iface.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5388"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\apbps2.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="13985"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\apbvga.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12327"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\charrom.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="121829"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\charrom_package.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="1794"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\gptimer.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="22506"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\gracectrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="14489"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\grgpio.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16295"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\grgprbank.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5330"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\grgpreg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4870"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\grsysmon.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="17372"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\logan.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="17468"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\misc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="54963"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\rstgen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4625"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\misc\svgactrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="28339"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\net\net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="27774"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ahbram_sim.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12231"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ahbrep.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4968"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ddr2ram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="24126"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ddr3ram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="31639"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ddrram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="20947"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\delay_wire.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2642"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\phy.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="25327"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\pwm_check.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="32641"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\sdrtestmod.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5862"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\ser_phy.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5975"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\sim.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="34878"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\sram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5621"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\sim\sram16.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2483"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spi.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8397"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spi2ahb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3085"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spi2ahbx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="17936"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spi2ahb_apb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7058"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spictrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11484"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spictrlx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="75580"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spimctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="40331"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\spi\spi_flash.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="20748"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\libmmu.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11452"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmu.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21984"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmuconfig.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="22950"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmuiface.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8309"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmulru.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6215"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmulrue.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3917"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmutlb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="22500"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmutlbcam.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10204"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\srmmu\mmutw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11086"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\subsys\leon_dsu_stat_base.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="18276"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\subsys\subsys.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6365"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\ahbuart.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2784"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\apbuart.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21582"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\dcom.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5838"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\dcom_uart.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11817"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\libdcom.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5534"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\gaisler\uart\uart.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2957"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\ahbctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="42860"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\ahbmst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5960"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\amba.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="58943"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\amba_tp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="74181"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\apbctrl.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3472"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\apbctrldp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3705"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\apbctrlsp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3556"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\apbctrlx.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="17891"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\defmst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2024"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\devices.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="47492"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\dma2ahb.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="25676"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\dma2ahb_pkg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6177"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\amba\dma2ahb_tp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="69137"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\dftlib\dftlib.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2117"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\dftlib\synciotest.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8924"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\modgen\leaves.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="707143"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\modgen\multlib.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="1677"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\sparc\cpu_disas.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4502"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\sparc\sparc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11523"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\sparc\sparc_disas.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="29075"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\config.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3013"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\config_types.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3035"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\stdio.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9352"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\stdlib.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21304"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\testlib.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="32695"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\stdlib\version.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="116"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\grlib\util\util.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2470"
LIBRARY="grlib"
ENDFILE
VALUE "<project>\..\..\lib\gsi\ssram\core_burst.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="21544"
LIBRARY="gsi"
ENDFILE
VALUE "<project>\..\..\lib\gsi\ssram\functions.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="101033"
LIBRARY="gsi"
ENDFILE
VALUE "<project>\..\..\lib\gsi\ssram\g880e18bt.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7168"
LIBRARY="gsi"
ENDFILE
VALUE "<project>\..\..\lib\opencores\can\cancomp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3314"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\can\can_top.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="355788"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\clean_rst.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3434"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\decoder_8b10b.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="15293"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\encoder_8b10b.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10394"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="27809"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_an.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="17994"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_comp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2574"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_constants.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5696"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_mdio.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10713"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_regs.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4066"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_rx.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="32577"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_sync.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="13762"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_test.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9535"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\ge_1000baseX_tx.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="24696"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\opencores\ge_1000baseX\timescale.v,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3193"
LIBRARY="opencores"
ENDFILE
VALUE "<project>\..\..\lib\synplify\sim\synattr.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="22768"
LIBRARY="synplify"
ENDFILE
VALUE "<project>\..\..\lib\synplify\sim\synplify.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9660"
LIBRARY="synplify"
ENDFILE
VALUE "<project>\..\..\lib\techmap\gencomp\gencomp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="96607"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\gencomp\netcomp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="73686"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\ddrphy_datapath.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9710"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\ddr_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3412"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\ddr_phy_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16987"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\fifo_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8772"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10537"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\memory_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12625"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\mul_inferred.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4431"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\inferred\sim_pll.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6707"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\allclkgen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="22351"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\allddr.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="51716"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\allmem.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="59496"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\allmul.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3275"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\allpads.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="34132"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\alltap.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="13047"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkand.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4065"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkgen.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="10235"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkinv.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2109"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkmux.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4135"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4733"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\clkpad_ds.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3239"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\cpu_disas_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4705"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\ddrphy.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="57744"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\ddr_ireg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3382"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\ddr_oreg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3354"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\grfpw_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="37376"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\grgates.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7194"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\grlfpw_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="42449"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\grpci2_phy_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="42021"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\inpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5465"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\inpad_ddr.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3929"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\inpad_ds.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3991"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\iodpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5428"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\iopad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7848"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\iopad_ddr.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5098"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\iopad_ds.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5290"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\iopad_tm.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3779"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\leon3_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="45509"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\leon4_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="23483"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\lvds_combo.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4010"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\memrwcol.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5275"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\mul_61x61.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4357"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\nandtree.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2549"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\odpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5928"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\outpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6130"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\outpad_ddr.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3927"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\outpad_ds.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3903"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\regfile_3p.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3950"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\ringosc.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2614"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\scanreg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7836"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\sdram_phy.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8183"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\serdes.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9783"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\skew_outpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2183"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\spictrl_net.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6550"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncfifo_2p.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5735"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="12550"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram128.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5267"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram128bw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5904"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram156bw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="9391"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram256bw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6564"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram64.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="6904"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncrambw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5469"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram_2p.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="16404"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram_2pbw.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8911"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncram_dp.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11693"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\syncreg.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2594"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\system_monitor.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="13556"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\tap.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="11333"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\techbuf.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="5136"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\techmult.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="8055"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\toutpad.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7455"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\toutpad_ds.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4837"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\techmap\maps\toutpad_tm.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="3634"
LIBRARY="techmap"
ENDFILE
VALUE "<project>\..\..\lib\work\debug\cpu_disas.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="4420"
ENDFILE
VALUE "<project>\..\..\lib\work\debug\debug.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="2073"
ENDFILE
VALUE "<project>\..\..\lib\work\debug\grtestmod.vhd,hdl"
STATE="utd"
TIME="1517865104"
SIZE="7118"
ENDFILE
VALUE "<project>\ahbrom.vhd,hdl"
STATE="utd"
TIME="1509113861"
SIZE="6335"
ENDFILE
VALUE "<project>\config.vhd,hdl"
STATE="utd"
TIME="1509113861"
SIZE="6247"
ENDFILE
VALUE "<project>\constraint\leon3mp.pdc,pdc"
STATE="utd"
TIME="1509113861"
SIZE="1562"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp.adb,adb"
STATE="ood"
TIME="1517868458"
SIZE="3420160"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp.ide_des,ide_des"
STATE="utd"
TIME="1517870038"
SIZE="1125"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp.pdb,pdb"
STATE="ood"
TIME="1517874462"
SIZE="765193"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp_compile_log.rpt,log"
STATE="utd"
TIME="1517870294"
SIZE="42260"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp_floorplan_log.rpt,log"
STATE="utd"
TIME="1509113861"
SIZE="371"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp_placeroute_log.rpt,log"
STATE="utd"
TIME="1517874324"
SIZE="2506"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp_prgdata_log.rpt,log"
STATE="utd"
TIME="1517874473"
SIZE="816"
ENDFILE
VALUE "<project>\designer\impl1\leon3mp_verifytiming_log.rpt,log"
STATE="utd"
TIME="1517874398"
SIZE="1215"
ENDFILE
VALUE "<project>\hdl\ahbdmastop.vhd,hdl"
STATE="utd"
TIME="1517865365"
SIZE="3526"
ENDFILE
VALUE "<project>\hdl\chk_control.vhd,hdl"
STATE="utd"
TIME="1517865365"
SIZE="1024"
ENDFILE
VALUE "<project>\hdl\chk_regfile.vhd,hdl"
STATE="utd"
TIME="1517865365"
SIZE="3404"
ENDFILE
VALUE "<project>\hdl\regfile_4p.vhd,hdl"
STATE="utd"
TIME="1517870434"
SIZE="1981"
ENDFILE
VALUE "<project>\hdl\regfile_4p_l3.vhd,hdl"
STATE="utd"
TIME="1517869924"
SIZE="2312"
ENDFILE
VALUE "<project>\hdl\stack.vhd,hdl"
STATE="utd"
TIME="1517865365"
SIZE="3401"
ENDFILE
VALUE "<project>\hdl\trctrl.vhd,hdl"
STATE="utd"
TIME="1517867957"
SIZE="2496"
ENDFILE
VALUE "<project>\hdl\trlib.vhd,hdl"
STATE="utd"
TIME="1517867137"
SIZE="1053"
LIBRARY="gaisler"
ENDFILE
VALUE "<project>\leon3mp.vhd,hdl"
STATE="utd"
TIME="1509113861"
SIZE="20056"
ENDFILE
VALUE "<project>\synthesis\leon3mp.edn,syn_edn"
STATE="ood"
TIME="1517872887"
SIZE="16000992"
ENDFILE
VALUE "<project>\synthesis\leon3mp.so,so"
STATE="utd"
TIME="1517870031"
SIZE="249"
ENDFILE
VALUE "<project>\synthesis\leon3mp_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1517872886"
SIZE="396"
ENDFILE
VALUE "<project>\synthesis\leon3mp_syn.prj,prj"
STATE="utd"
TIME="1517870033"
SIZE="14377"
ENDFILE
VALUE "<project>\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1509113861"
SIZE="9373"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "leon3mp::work"
FILE "<project>\leon3mp.vhd,hdl"
LIST ExcludePackageForSynthesis
VALUE "<project>\..\..\lib\grlib\stdlib\stdio.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\stdlib\testlib.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\util\util.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\sparc\sparc_disas.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\sparc\cpu_disas.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\amba\dma2ahb_tp.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\amba\amba_tp.vhd,hdl"
VALUE "<project>\..\..\lib\synplify\sim\synplify.vhd,hdl"
VALUE "<project>\..\..\lib\synplify\sim\synattr.vhd,hdl"
VALUE "<project>\..\..\lib\techmap\inferred\sim_pll.vhd,hdl"
VALUE "<project>\..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbp.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbm.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sim.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sram16.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\phy.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ser_phy.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ahbrep.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\delay_wire.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\pwm_check.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddrram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddr2ram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddr3ram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sdrtestmod.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ahbram_sim.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\jtag\jtagtst.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\gr1553b\simtrans1553.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\spi\spi_flash.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\utilities\conversions.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\utilities\gen_utils.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\flash.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\s25fl064a.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\m25p80.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\fifo\idt7202.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\functions.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\core_burst.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\g880e18bt.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\components.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\package_utility.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1354b.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1380d.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\debug.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\grtestmod.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\cpu_disas.vhd,hdl"
VALUE "<project>\testbench.vhd,hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST leon3mp
VALUE "<project>\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=true
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
EnableFileDetection=FALSE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=TRUE
FlashProInputFile=stp
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Modelsim\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "leon3mp::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
LIST leon3mp
VALUE "<project>\..\..\lib\grlib\stdlib\stdio.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\stdlib\testlib.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\util\util.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\sparc\sparc_disas.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\sparc\cpu_disas.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\amba\dma2ahb_tp.vhd,hdl"
VALUE "<project>\..\..\lib\grlib\amba\amba_tp.vhd,hdl"
VALUE "<project>\..\..\lib\synplify\sim\synplify.vhd,hdl"
VALUE "<project>\..\..\lib\synplify\sim\synattr.vhd,hdl"
VALUE "<project>\..\..\lib\techmap\inferred\sim_pll.vhd,hdl"
VALUE "<project>\..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbp.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\ambatest\ahbtbm.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sim.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sram16.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\phy.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ser_phy.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ahbrep.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\delay_wire.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\pwm_check.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddrram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddr2ram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ddr3ram.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\sdrtestmod.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\sim\ahbram_sim.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\jtag\jtagtst.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\gr1553b\simtrans1553.vhd,hdl"
VALUE "<project>\..\..\lib\gaisler\spi\spi_flash.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\utilities\conversions.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\utilities\gen_utils.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\flash.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\s25fl064a.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\flash\m25p80.vhd,hdl"
VALUE "<project>\..\..\lib\fmf\fifo\idt7202.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\functions.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\core_burst.vhd,hdl"
VALUE "<project>\..\..\lib\gsi\ssram\g880e18bt.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\components.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\package_utility.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1354b.vhd,hdl"
VALUE "<project>\..\..\lib\cypress\ssram\cy7c1380d.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\debug.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\grtestmod.vhd,hdl"
VALUE "<project>\..\..\lib\work\debug\cpu_disas.vhd,hdl"
VALUE "<project>\testbench.vhd,hdl"
ENDLIST
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Programming Data:leon3mp_prgdata_log.rpt
HDL;..\..\lib\gaisler\leon3v3\proc3.vhd;0
StartPage;StartPage;0
HDL;..\..\lib\gaisler\leon3v3\leon3x.vhd;0
HDL;constraint\leon3mp.pdc;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "ahbdmastop::work","hdl\ahbdmastop.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbrom::work","ahbrom.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "chk_control::work","hdl\chk_control.vhd","FALSE","FALSE"
ENDLIST
LIST "chk_regfile::work","hdl\chk_regfile.vhd","FALSE","FALSE"
SUBBLOCK "stack::work","hdl\stack.vhd","FALSE","FALSE"
ENDLIST
LIST "config::work","config.vhd","FALSE","FALSE"
ENDLIST
LIST "cpu_disas::work","..\..\lib\work\debug\cpu_disas.vhd","FALSE","FALSE"
ENDLIST
LIST "debug::work","..\..\lib\work\debug\debug.vhd","FALSE","FALSE"
SUBBLOCK "grtestmod::work::debug","..\..\lib\work\debug\grtestmod.vhd","FALSE","FALSE"
ENDLIST
LIST "gaisler_cpu_disas::work","..\..\lib\work\debug\cpu_disas.vhd","FALSE","FALSE"
ENDLIST
LIST "grtestmod::work::debug","..\..\lib\work\debug\grtestmod.vhd","FALSE","FALSE"
ENDLIST
LIST "leon3mp::work","leon3mp.vhd","FALSE","FALSE"
SUBBLOCK "ahbctrl::grlib::amba","..\..\lib\grlib\amba\ahbctrl.vhd","FALSE","FALSE"
SUBBLOCK "ahbram::gaisler::misc","..\..\lib\gaisler\misc\ahbram.vhd","FALSE","FALSE"
SUBBLOCK "ahbrom::work","ahbrom.vhd","FALSE","FALSE"
SUBBLOCK "ahbuart::gaisler::uart","..\..\lib\gaisler\uart\ahbuart.vhd","FALSE","FALSE"
SUBBLOCK "apbctrl::grlib::amba","..\..\lib\grlib\amba\apbctrl.vhd","FALSE","FALSE"
SUBBLOCK "apbuart::gaisler::uart","..\..\lib\gaisler\uart\apbuart.vhd","FALSE","FALSE"
SUBBLOCK "dsu3::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3.vhd","FALSE","FALSE"
SUBBLOCK "gptimer::gaisler::misc","..\..\lib\gaisler\misc\gptimer.vhd","FALSE","FALSE"
SUBBLOCK "grgpio::gaisler::misc","..\..\lib\gaisler\misc\grgpio.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "irqmp::gaisler::leon3","..\..\lib\gaisler\irqmp\irqmp.vhd","FALSE","FALSE"
SUBBLOCK "leon3s::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3s.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "regfile_4p::work","hdl\regfile_4p.vhd","FALSE","FALSE"
SUBBLOCK "generic_regfile_4p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "regfile_4p_l3::work","hdl\regfile_4p_l3.vhd","FALSE","FALSE"
SUBBLOCK "regfile_4p::work","hdl\regfile_4p.vhd","FALSE","FALSE"
ENDLIST
LIST "stack::work","hdl\stack.vhd","FALSE","FALSE"
ENDLIST
LIST "trctrl::work::trlib","hdl\trctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::work","testbench.vhd","FALSE","TRUE"
SUBBLOCK "G880E18BT::gsi","..\..\lib\gsi\ssram\g880e18bt.vhd","FALSE","FALSE"
SUBBLOCK "grtestmod::work::debug","..\..\lib\work\debug\grtestmod.vhd","FALSE","FALSE"
SUBBLOCK "leon3mp::work","leon3mp.vhd","FALSE","FALSE"
SUBBLOCK "phy::gaisler::sim","..\..\lib\gaisler\sim\phy.vhd","FALSE","FALSE"
SUBBLOCK "sram::gaisler::sim","..\..\lib\gaisler\sim\sram.vhd","FALSE","FALSE"
ENDLIST
LIST "ADD32::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_32_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbctrl::grlib::amba","..\..\lib\grlib\amba\ahbctrl.vhd","FALSE","FALSE"
SUBBLOCK "ahbmon::grlib::amba","","FALSE","FALSE"
ENDLIST
LIST "ahbctrl_mb::grlib","","FALSE","FALSE"
ENDLIST
LIST "ahbdefmst::grlib::amba","..\..\lib\grlib\amba\defmst.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbmon::grlib::amba","","FALSE","FALSE"
ENDLIST
LIST "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbxb::grlib","","FALSE","FALSE"
ENDLIST
LIST "amba::grlib","..\..\lib\grlib\amba\amba.vhd","FALSE","FALSE"
SUBBLOCK "ahbctrl::grlib::amba","..\..\lib\grlib\amba\ahbctrl.vhd","FALSE","FALSE"
SUBBLOCK "ahbctrl_mb::grlib","","FALSE","FALSE"
SUBBLOCK "ahbdefmst::grlib::amba","..\..\lib\grlib\amba\defmst.vhd","FALSE","FALSE"
SUBBLOCK "ahbmon::grlib::amba","","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "ahbxb::grlib","","FALSE","FALSE"
SUBBLOCK "ambamon::grlib","","FALSE","FALSE"
SUBBLOCK "ambaprot::grlib","","FALSE","FALSE"
SUBBLOCK "apb3ctrl::grlib","","FALSE","FALSE"
SUBBLOCK "apb3mon::grlib","","FALSE","FALSE"
SUBBLOCK "apbctrl::grlib::amba","..\..\lib\grlib\amba\apbctrl.vhd","FALSE","FALSE"
SUBBLOCK "apbctrldp::grlib::amba","..\..\lib\grlib\amba\apbctrldp.vhd","FALSE","FALSE"
SUBBLOCK "apbctrlsp::grlib::amba","..\..\lib\grlib\amba\apbctrlsp.vhd","FALSE","FALSE"
SUBBLOCK "apbctrlx::grlib::amba","..\..\lib\grlib\amba\apbctrlx.vhd","FALSE","FALSE"
SUBBLOCK "apbmon::grlib","","FALSE","FALSE"
ENDLIST
LIST "AMBA_TestPackage::grlib","..\..\lib\grlib\amba\amba_tp.vhd","FALSE","FALSE"
ENDLIST
LIST "ambamon::grlib","","FALSE","FALSE"
ENDLIST
LIST "ambaprot::grlib","","FALSE","FALSE"
ENDLIST
LIST "apb3ctrl::grlib","","FALSE","FALSE"
ENDLIST
LIST "apb3mon::grlib","","FALSE","FALSE"
ENDLIST
LIST "apbctrl::grlib::amba","..\..\lib\grlib\amba\apbctrl.vhd","FALSE","FALSE"
SUBBLOCK "apbctrlx::grlib::amba","..\..\lib\grlib\amba\apbctrlx.vhd","FALSE","FALSE"
ENDLIST
LIST "apbctrldp::grlib::amba","..\..\lib\grlib\amba\apbctrldp.vhd","FALSE","FALSE"
SUBBLOCK "apbctrlx::grlib::amba","..\..\lib\grlib\amba\apbctrlx.vhd","FALSE","FALSE"
ENDLIST
LIST "apbctrlsp::grlib::amba","..\..\lib\grlib\amba\apbctrlsp.vhd","FALSE","FALSE"
SUBBLOCK "apbctrlx::grlib::amba","..\..\lib\grlib\amba\apbctrlx.vhd","FALSE","FALSE"
ENDLIST
LIST "apbctrlx::grlib::amba","..\..\lib\grlib\amba\apbctrlx.vhd","FALSE","FALSE"
SUBBLOCK "apbmon::grlib","","FALSE","FALSE"
ENDLIST
LIST "apbmon::grlib","","FALSE","FALSE"
ENDLIST
LIST "BLOCK0::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "blocks::grlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK0::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_128_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_32_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_64_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_5_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_5_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_6_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FLIPFLOP::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BOOTHCODER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BOOTHCODER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BOOTHCODER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "BOOTHCODER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "config::grlib","..\..\lib\grlib\stdlib\config.vhd","FALSE","FALSE"
ENDLIST
LIST "config_types::grlib","..\..\lib\grlib\stdlib\config_types.vhd","FALSE","FALSE"
ENDLIST
LIST "cpu_disas::grlib","..\..\lib\grlib\sparc\cpu_disas.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_0_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_0_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_0_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_1_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_1_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_1_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_2_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_2_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_2_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_3_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_3_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_3_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_4_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_4_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_4_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_5_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_5_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLC_6_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCADDER_128_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCADDER_32_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCADDER_64_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCTREE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "PRESTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XORSTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCTREE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_5_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_6_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCTREE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DBLCTREE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_0_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_1_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_2_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_3_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_4_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLC_5_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "DECODER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "devices::grlib","..\..\lib\grlib\amba\devices.vhd","FALSE","FALSE"
ENDLIST
LIST "dftlib::grlib","..\..\lib\grlib\dftlib\dftlib.vhd","FALSE","FALSE"
SUBBLOCK "synciotest::grlib::dftlib","..\..\lib\grlib\dftlib\synciotest.vhd","FALSE","FALSE"
ENDLIST
LIST "DMA2AHB::grlib::DMA2AHB_Package","..\..\lib\grlib\amba\dma2ahb.vhd","FALSE","FALSE"
ENDLIST
LIST "DMA2AHB_Package::grlib","..\..\lib\grlib\amba\dma2ahb_pkg.vhd","FALSE","FALSE"
SUBBLOCK "DMA2AHB::grlib::DMA2AHB_Package","..\..\lib\grlib\amba\dma2ahb.vhd","FALSE","FALSE"
ENDLIST
LIST "DMA2AHB_TestPackage::grlib","..\..\lib\grlib\amba\dma2ahb_tp.vhd","FALSE","FALSE"
ENDLIST
LIST "FLIPFLOP::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "fpu_disas::grlib","..\..\lib\grlib\sparc\cpu_disas.vhd","FALSE","FALSE"
ENDLIST
LIST "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MUL_17_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MUL_33_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MUL_33_33::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MUL_33_9::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MULTIPLIER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MULTIPLIER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_64_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MULTIPLIER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_64_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MULTIPLIER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_64_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "MULTIPLIER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BOOTHCODER_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "DBLCADDER_128_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "WALLACE_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "multlib::grlib","..\..\lib\grlib\modgen\multlib.vhd","FALSE","FALSE"
SUBBLOCK "ADD32::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_17_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_33::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_9::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PP_HIGH::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PP_LOW::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PP_MIDDLE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PRESTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK0::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PRESTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK0::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "PRESTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK0::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "INVBLOCK::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "R_GATE::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "report_design::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "sparc::grlib","..\..\lib\grlib\sparc\sparc.vhd","FALSE","FALSE"
ENDLIST
LIST "sparc_disas::grlib","..\..\lib\grlib\sparc\sparc_disas.vhd","FALSE","FALSE"
ENDLIST
LIST "StdIO::grlib","..\..\lib\grlib\stdlib\stdio.vhd","FALSE","FALSE"
ENDLIST
LIST "stdlib::grlib","..\..\lib\grlib\stdlib\stdlib.vhd","FALSE","FALSE"
SUBBLOCK "report_design::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "synciotest::grlib::dftlib","..\..\lib\grlib\dftlib\synciotest.vhd","FALSE","FALSE"
ENDLIST
LIST "testlib::grlib","..\..\lib\grlib\stdlib\testlib.vhd","FALSE","FALSE"
ENDLIST
LIST "version::grlib","..\..\lib\grlib\stdlib\version.vhd","FALSE","FALSE"
ENDLIST
LIST "WALLACE_18_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "WALLACE_34_10::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "WALLACE_34_18::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "WALLACE_34_34::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "FULL_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "HALF_ADDER::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "XORSTAGE_128::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "XORSTAGE_32::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK2A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "XORSTAGE_64::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "BLOCK1A::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "XXOR1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "XXOR1::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "XXOR2::grlib::blocks","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
ENDLIST
LIST "attributes::synplify","..\..\lib\synplify\sim\synattr.vhd","FALSE","FALSE"
ENDLIST
LIST "components::synplify","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
SUBBLOCK "prim_counter::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
SUBBLOCK "prim_dff::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
SUBBLOCK "prim_latch::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
SUBBLOCK "prim_ramd::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
SUBBLOCK "prim_sdff::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "prim_counter::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "prim_dff::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "prim_latch::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "prim_ramd::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "prim_sdff::synplify::components","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "ZeroOhm1::synplify","..\..\lib\synplify\sim\synplify.vhd","FALSE","FALSE"
ENDLIST
LIST "allclkgen::techmap","..\..\lib\techmap\maps\allclkgen.vhd","FALSE","FALSE"
SUBBLOCK "altera_pll::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_rh_lib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_unisim::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut025crh::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_altera_mf::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_axcelerator::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_cycloneiii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_easic90::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_fusion::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3e::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3l::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rh_lib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rhumc::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_spartan3::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_stratixii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_stratixiii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex2::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex5::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex7::techmap","","FALSE","FALSE"
SUBBLOCK "clkinv_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkinv_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkinv_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkmul_virtex2::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_fusion::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhlib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhumc::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_unisim::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkrand_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "cyclone3_pll::techmap","","FALSE","FALSE"
SUBBLOCK "sim_pll::techmap::allclkgen","..\..\lib\techmap\inferred\sim_pll.vhd","FALSE","FALSE"
SUBBLOCK "stratix3_pll::techmap","","FALSE","FALSE"
ENDLIST
LIST "allddr::techmap","..\..\lib\techmap\maps\allddr.vhd","FALSE","FALSE"
SUBBLOCK "apa3_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "cycloneiii_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "easic90_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "ec_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "gen_iddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
SUBBLOCK "gen_oddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_ddr2_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_ddr_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_lpddr2phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "spartan3a_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "spartan3e_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "spartan6_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
SUBBLOCK "stratixii_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "stratixii_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "stratixiii_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "tsmc90_tci_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "uniphy_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_ddr_phy_wo_pads::techmap","","FALSE","FALSE"
SUBBLOCK "virtex2_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "virtex5_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "allmem::techmap","..\..\lib\techmap\maps\allmem.vhd","FALSE","FALSE"
SUBBLOCK "altera_fifo_dp::techmap","","FALSE","FALSE"
SUBBLOCK "altera_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "altera_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "cmos9sf_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "cmos9sf_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "custom1_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "custom1_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "ec_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ec_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "eclipse_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "from::techmap::allmem","","FALSE","FALSE"
SUBBLOCK "fusion_from::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "generic_fifo::techmap::allmem","..\..\lib\techmap\inferred\fifo_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_regfile_3p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_regfile_4p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_syncram::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_syncram_2p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_syncram_2p_reg::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "generic_syncram_reg::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_2p_be::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_dp_be::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_we::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_regfile_3p::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_from::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_from::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_from::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib13t_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib13t_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "umc_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram64::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_ecc::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virage90_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virage90_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "allmul::techmap","..\..\lib\techmap\maps\allmul.vhd","FALSE","FALSE"
SUBBLOCK "axcel_mul_33x33_signed::techmap","","FALSE","FALSE"
SUBBLOCK "gen_mult_pipe::techmap::allmul","..\..\lib\techmap\inferred\mul_inferred.vhd","FALSE","FALSE"
SUBBLOCK "mul_dw::techmap","","FALSE","FALSE"
ENDLIST
LIST "allpads::techmap","..\..\lib\techmap\maps\allpads.vhd","FALSE","FALSE"
SUBBLOCK "apa3_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ddr::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ddrv::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_sdram_phy::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "umc_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_odpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_skew_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "alltap::techmap","..\..\lib\techmap\maps\alltap.vhd","FALSE","FALSE"
SUBBLOCK "altera_tap::techmap","","FALSE","FALSE"
SUBBLOCK "artix7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_tap::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_tap::techmap","","FALSE","FALSE"
SUBBLOCK "kintex7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_tap::techmap","","FALSE","FALSE"
SUBBLOCK "scanregi_inf::techmap","","FALSE","FALSE"
SUBBLOCK "scanregio_inf::techmap","","FALSE","FALSE"
SUBBLOCK "scanrego_inf::techmap","","FALSE","FALSE"
SUBBLOCK "spartan3_tap::techmap","","FALSE","FALSE"
SUBBLOCK "spartan6_tap::techmap","","FALSE","FALSE"
SUBBLOCK "tap_gen::techmap","","FALSE","FALSE"
SUBBLOCK "virtex2_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex5_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex6_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_tap::techmap","","FALSE","FALSE"
SUBBLOCK "zynq_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_fifo_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_pll::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_syncram256bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "altera_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "and12_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3e_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "apa3l_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "artisan_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "artisan_syncram64::techmap","","FALSE","FALSE"
ENDLIST
LIST "artisan_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "artisan_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "artix7_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "atc18rha_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_mul_33x33_signed::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_mul_61x61::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "axcel_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
SUBBLOCK "clkand_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_rh_lib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_unisim::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut025crh::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkand_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_dare::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_n2x::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_rh_lib18t::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_saed32::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_ut025crh::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkand_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_actel::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_apa3::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_apa3e::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_apa3l::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_fusion::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_igloo2::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_n2x::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_nextreme::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_ut025crh::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkbuf_xilinx::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen::techmap::gencomp","..\..\lib\techmap\maps\clkgen.vhd","FALSE","FALSE"
SUBBLOCK "clkgen_altera_mf::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_axcelerator::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_cycloneiii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_easic90::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_fusion::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3e::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_proasic3l::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rh_lib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_rhumc::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_spartan3::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_stratixii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_stratixiii::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex2::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex5::techmap","","FALSE","FALSE"
SUBBLOCK "clkgen_virtex7::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_altera_mf::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_axcelerator::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_cycloneiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_dare::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_easic90::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_fusion::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_n2x::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_proasic3::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_proasic3e::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_proasic3l::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_rh_lib18t::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_rhumc::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_saed32::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_spartan3::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_stratixii::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_stratixiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_virtex2::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_virtex5::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkgen_virtex7::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkinv::techmap::gencomp","..\..\lib\techmap\maps\clkinv.vhd","FALSE","FALSE"
SUBBLOCK "clkinv_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkinv_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkinv_saed32::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkinv_dare::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkinv_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkinv_saed32::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmul_virtex2::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux::techmap::gencomp","..\..\lib\techmap\maps\clkmux.vhd","FALSE","FALSE"
SUBBLOCK "clkmux_dare::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhlib18t::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_rhumc::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_saed32::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_unisim::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_dare::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_fusion::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_n2x::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_rhlib18t::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_rhumc::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_saed32::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkmux_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkpad::techmap::gencomp","..\..\lib\techmap\maps\clkpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_clkpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkpad_ds::techmap::gencomp","..\..\lib\techmap\maps\clkpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "apa3_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_clkpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkrand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
SUBBLOCK "clkand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
SUBBLOCK "clkrand_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkrand_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "clkswitch::techmap","..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "cmos9sf_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "cmos9sf_syncram256bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "cmos9sf_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "cpu_disas_net::techmap","..\..\lib\techmap\maps\cpu_disas_net.vhd","FALSE","FALSE"
ENDLIST
LIST "cust1_syncram156bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "custom1_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "custom1_syncram64::techmap","","FALSE","FALSE"
ENDLIST
LIST "custom1_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "cyclone3_pll::techmap","","FALSE","FALSE"
ENDLIST
LIST "cycloneiii_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "dare_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddr2pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ds::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr2phy::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddr2pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddr2phy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "easic90_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "spartan3a_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "stratixii_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "stratixiii_ddr2_phy::techmap","","FALSE","FALSE"
SUBBLOCK "uniphy_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddr2phy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "generic_ddr2_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "spartan6_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
SUBBLOCK "virtex5_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "apa3_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "gen_iddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "apa3_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "ec_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "gen_oddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddrpads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "ddrphy::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "cycloneiii_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "ddrpads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "spartan3e_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "stratixii_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "virtex2_ddr_phy::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "ddrphy_datapath::techmap::gencomp","..\..\lib\techmap\inferred\ddrphy_datapath.vhd","FALSE","FALSE"
SUBBLOCK "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
ENDLIST
LIST "ddrphy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "generic_ddr_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "ut90nhbd_ddr_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "dff_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "dw_mul_61x61::techmap","","FALSE","FALSE"
ENDLIST
LIST "easic90_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "ec_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "ec_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ec_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "eclipse_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "fpu_disas_net::techmap","..\..\lib\techmap\maps\cpu_disas_net.vhd","FALSE","FALSE"
ENDLIST
LIST "from::techmap::allmem","","FALSE","FALSE"
ENDLIST
LIST "ftsrctrl_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_from::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "fusion_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "gen_iddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "gen_mul_61x61::techmap","..\..\lib\techmap\inferred\mul_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "gen_mult_pipe::techmap::allmul","..\..\lib\techmap\inferred\mul_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "gen_oddr_reg::techmap::allddr","..\..\lib\techmap\inferred\ddr_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "gencomp::techmap","..\..\lib\techmap\gencomp\gencomp.vhd","FALSE","FALSE"
SUBBLOCK "clkand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
SUBBLOCK "clkgen::techmap::gencomp","..\..\lib\techmap\maps\clkgen.vhd","FALSE","FALSE"
SUBBLOCK "clkinv::techmap::gencomp","..\..\lib\techmap\maps\clkinv.vhd","FALSE","FALSE"
SUBBLOCK "clkmux::techmap::gencomp","..\..\lib\techmap\maps\clkmux.vhd","FALSE","FALSE"
SUBBLOCK "clkpad::techmap::gencomp","..\..\lib\techmap\maps\clkpad.vhd","FALSE","FALSE"
SUBBLOCK "clkpad_ds::techmap::gencomp","..\..\lib\techmap\maps\clkpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "clkrand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
SUBBLOCK "ddr2pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddr2phy::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddr2phy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "ddrpads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy_datapath::techmap::gencomp","..\..\lib\techmap\inferred\ddrphy_datapath.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "from::techmap::allmem","","FALSE","FALSE"
SUBBLOCK "grand12::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2v::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grnand2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "gror2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\inpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\inpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ds::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "inpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "inpadv::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "iodpad::techmap::gencomp","..\..\lib\techmap\maps\iodpad.vhd","FALSE","FALSE"
SUBBLOCK "iodpadv::techmap::gencomp","..\..\lib\techmap\maps\iodpad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ddr::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ddrvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ds::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "iopad_dsv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "iopad_dsvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "iopad_tm::techmap::gencomp","..\..\lib\techmap\maps\iopad_tm.vhd","FALSE","FALSE"
SUBBLOCK "iopad_tmvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_tm.vhd","FALSE","FALSE"
SUBBLOCK "iopadv::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "iopadvv::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "lpddr2phy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "lvds_combo::techmap::gencomp","..\..\lib\techmap\maps\lvds_combo.vhd","FALSE","FALSE"
SUBBLOCK "mul_61x61::techmap::gencomp","..\..\lib\techmap\maps\mul_61x61.vhd","FALSE","FALSE"
SUBBLOCK "nandtree::techmap::gencomp","..\..\lib\techmap\maps\nandtree.vhd","FALSE","FALSE"
SUBBLOCK "odpad::techmap::gencomp","..\..\lib\techmap\maps\odpad.vhd","FALSE","FALSE"
SUBBLOCK "odpadv::techmap::gencomp","..\..\lib\techmap\maps\odpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\outpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\outpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "outpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "outpadv::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "regfile_3p::techmap::gencomp","..\..\lib\techmap\maps\regfile_3p.vhd","FALSE","FALSE"
SUBBLOCK "ringosc::techmap::gencomp","..\..\lib\techmap\maps\ringosc.vhd","FALSE","FALSE"
SUBBLOCK "scanregi::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanregio::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanrego::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanregto::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "sdram_phy::techmap::gencomp","..\..\lib\techmap\maps\sdram_phy.vhd","FALSE","FALSE"
SUBBLOCK "serdes::techmap::gencomp","..\..\lib\techmap\maps\serdes.vhd","FALSE","FALSE"
SUBBLOCK "skew_outpad::techmap::gencomp","..\..\lib\techmap\maps\skew_outpad.vhd","FALSE","FALSE"
SUBBLOCK "syncfifo_2p::techmap::gencomp","..\..\lib\techmap\maps\syncfifo_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "syncram128::techmap::gencomp","..\..\lib\techmap\maps\syncram128.vhd","FALSE","FALSE"
SUBBLOCK "syncram128bw::techmap::gencomp","..\..\lib\techmap\maps\syncram128bw.vhd","FALSE","FALSE"
SUBBLOCK "syncram156bw::techmap::gencomp","..\..\lib\techmap\maps\syncram156bw.vhd","FALSE","FALSE"
SUBBLOCK "syncram256bw::techmap::gencomp","..\..\lib\techmap\maps\syncram256bw.vhd","FALSE","FALSE"
SUBBLOCK "syncram64::techmap::gencomp","..\..\lib\techmap\maps\syncram64.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2pbw::techmap::gencomp","..\..\lib\techmap\maps\syncram_2pbw.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2pft::techmap","","FALSE","FALSE"
SUBBLOCK "syncram_dp::techmap::gencomp","..\..\lib\techmap\maps\syncram_dp.vhd","FALSE","FALSE"
SUBBLOCK "syncrambw::techmap::gencomp","..\..\lib\techmap\maps\syncrambw.vhd","FALSE","FALSE"
SUBBLOCK "syncrambwft::techmap","","FALSE","FALSE"
SUBBLOCK "syncramft::techmap","","FALSE","FALSE"
SUBBLOCK "syncreg::techmap::gencomp","..\..\lib\techmap\maps\syncreg.vhd","FALSE","FALSE"
SUBBLOCK "system_monitor::techmap::gencomp","..\..\lib\techmap\maps\system_monitor.vhd","FALSE","FALSE"
SUBBLOCK "tap::techmap::gencomp","..\..\lib\techmap\maps\tap.vhd","FALSE","FALSE"
SUBBLOCK "techbuf::techmap::gencomp","..\..\lib\techmap\maps\techbuf.vhd","FALSE","FALSE"
SUBBLOCK "techmult::techmap::gencomp","..\..\lib\techmap\maps\techmult.vhd","FALSE","FALSE"
SUBBLOCK "toutpad::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_ds::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_dsvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_tm::techmap::gencomp","..\..\lib\techmap\maps\toutpad_tm.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_tmvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_tm.vhd","FALSE","FALSE"
SUBBLOCK "toutpadv::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "toutpadvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "regfile_4p::work","hdl\regfile_4p.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_ddr2_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy_datapath::techmap::gencomp","..\..\lib\techmap\inferred\ddrphy_datapath.vhd","FALSE","FALSE"
SUBBLOCK "sim_pll::techmap::allclkgen","..\..\lib\techmap\inferred\sim_pll.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_ddr_phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\ddr_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "ddrphy_datapath::techmap::gencomp","..\..\lib\techmap\inferred\ddrphy_datapath.vhd","FALSE","FALSE"
SUBBLOCK "sim_pll::techmap::allclkgen","..\..\lib\techmap\inferred\sim_pll.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_fifo::techmap::allmem","..\..\lib\techmap\inferred\fifo_inferred.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncreg::techmap::gencomp","..\..\lib\techmap\maps\syncreg.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_lpddr2phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "clkswitch::techmap","..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd","FALSE","FALSE"
SUBBLOCK "sim_pll::techmap::allclkgen","..\..\lib\techmap\inferred\sim_pll.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_regfile_3p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_regfile_4p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_syncram::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_syncram_2p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_syncram_2p_reg::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "generic_syncram_reg::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "gr1553b_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "grand12::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "and12_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_and12::techmap","","FALSE","FALSE"
ENDLIST
LIST "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "dff_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_dff::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw4_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_0_altera::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_0_cycloneiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_0_stratixii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_0_stratixiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_0_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_cust1::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_net::techmap::netcomp","..\..\lib\techmap\maps\grfpw_net.vhd","FALSE","FALSE"
SUBBLOCK "grfpw_0_altera::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_0_cycloneiii::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_0_stratixii::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_0_stratixiii::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_0_unisim::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_cust1::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_tm65gplus::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_tsmc90::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_tm65gplus::techmap","","FALSE","FALSE"
ENDLIST
LIST "grfpw_tsmc90::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw4_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_actfus::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_altera::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_axcelerator::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_cycloneiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_proasic3::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_proasic3e::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_proasic3l::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_stratixii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_stratixiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_0_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "grlfpw_net::techmap::netcomp","..\..\lib\techmap\maps\grlfpw_net.vhd","FALSE","FALSE"
SUBBLOCK "grlfpw_0_actfus::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_altera::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_axcelerator::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_cycloneiii::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_proasic3::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_proasic3e::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_proasic3l::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_stratixii::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_stratixiii::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_0_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "clkmux_rhlib18t::techmap","","FALSE","FALSE"
SUBBLOCK "mux2_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "mux2_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_mux2::techmap","","FALSE","FALSE"
ENDLIST
LIST "grmux2v::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
ENDLIST
LIST "grnand2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
ENDLIST
LIST "gror2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "or2_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_or2::techmap","","FALSE","FALSE"
ENDLIST
LIST "grpci2_phy_net::techmap::netcomp","..\..\lib\techmap\maps\grpci2_phy_net.vhd","FALSE","FALSE"
SUBBLOCK "grpci2_phy_rtax_bypass::techmap","","FALSE","FALSE"
ENDLIST
LIST "grpci2_phy_rtax_bypass::techmap","","FALSE","FALSE"
ENDLIST
LIST "grspwc2_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "grspwc_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "grusbhc_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_serdes::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_syncram_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "igloo2_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ihp25rh_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_inpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "inpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\inpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ddr::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "inpad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\inpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\inpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ddrv::techmap","","FALSE","FALSE"
ENDLIST
LIST "inpad_ds::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "apa3_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_inpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "inpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ds::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "inpadv::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
ENDLIST
LIST "iodpad::techmap::gencomp","..\..\lib\techmap\maps\iodpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "iodpadv::techmap::gencomp","..\..\lib\techmap\maps\iodpad.vhd","FALSE","FALSE"
SUBBLOCK "iodpad::techmap::gencomp","..\..\lib\techmap\maps\iodpad.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "iopad_ddr::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "nextreme_iddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "iopad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ddr::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad_ddrvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ddr::techmap::gencomp","..\..\lib\techmap\maps\iopad_ddr.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad_ds::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "apa3_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_iopad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "iopad_dsv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ds::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad_dsvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
SUBBLOCK "iopad_ds::techmap::gencomp","..\..\lib\techmap\maps\iopad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad_tm::techmap::gencomp","..\..\lib\techmap\maps\iopad_tm.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
ENDLIST
LIST "iopad_tmvv::techmap::gencomp","..\..\lib\techmap\maps\iopad_tm.vhd","FALSE","FALSE"
SUBBLOCK "iopad_tm::techmap::gencomp","..\..\lib\techmap\maps\iopad_tm.vhd","FALSE","FALSE"
ENDLIST
LIST "iopadv::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
ENDLIST
LIST "iopadvv::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "iopad::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
ENDLIST
LIST "kintex7_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "leon3_net::techmap::netcomp","..\..\lib\techmap\maps\leon3_net.vhd","FALSE","FALSE"
SUBBLOCK "leon3ft_cycloneiv::techmap","","FALSE","FALSE"
ENDLIST
LIST "leon3ft_cycloneiv::techmap","","FALSE","FALSE"
ENDLIST
LIST "leon4_net::techmap::netcomp","..\..\lib\techmap\maps\leon4_net.vhd","FALSE","FALSE"
SUBBLOCK "leon4_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "leon4_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "lpddr2phy_wo_pads::techmap::gencomp","..\..\lib\techmap\maps\ddrphy.vhd","FALSE","FALSE"
SUBBLOCK "generic_lpddr2phy_wo_pads::techmap::allddr","..\..\lib\techmap\inferred\lpddr2_phy_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "lvds_combo::techmap::gencomp","..\..\lib\techmap\maps\lvds_combo.vhd","FALSE","FALSE"
SUBBLOCK "inpad_ds::techmap::gencomp","..\..\lib\techmap\maps\inpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "rhumc_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "umc_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_lvds_combo::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_lvds_combo::techmap","","FALSE","FALSE"
ENDLIST
LIST "memrwcol::techmap","..\..\lib\techmap\maps\memrwcol.vhd","FALSE","FALSE"
ENDLIST
LIST "mul_61x61::techmap::gencomp","..\..\lib\techmap\maps\mul_61x61.vhd","FALSE","FALSE"
SUBBLOCK "axcel_mul_61x61::techmap","","FALSE","FALSE"
SUBBLOCK "dw_mul_61x61::techmap","","FALSE","FALSE"
SUBBLOCK "gen_mul_61x61::techmap","..\..\lib\techmap\inferred\mul_inferred.vhd","FALSE","FALSE"
SUBBLOCK "virtex4_mul_61x61::techmap","","FALSE","FALSE"
SUBBLOCK "virtex6_mul_61x61::techmap","","FALSE","FALSE"
ENDLIST
LIST "mul_dw::techmap","","FALSE","FALSE"
ENDLIST
LIST "mux2_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "mux2_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_inpad_ddr::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_inpad_ddrv::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_sdram_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_2p_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_dp_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_syncram_we::techmap","","FALSE","FALSE"
ENDLIST
LIST "n2x_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "nandtree::techmap::gencomp","..\..\lib\techmap\maps\nandtree.vhd","FALSE","FALSE"
SUBBLOCK "rh_lib18t_nand_tree::techmap","","FALSE","FALSE"
ENDLIST
LIST "netcomp::techmap","..\..\lib\techmap\gencomp\netcomp.vhd","FALSE","FALSE"
SUBBLOCK "ftsrctrl_net::techmap","","FALSE","FALSE"
SUBBLOCK "gr1553b_net::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw4_net::techmap","","FALSE","FALSE"
SUBBLOCK "grfpw_net::techmap::netcomp","..\..\lib\techmap\maps\grfpw_net.vhd","FALSE","FALSE"
SUBBLOCK "grlfpw4_net::techmap","","FALSE","FALSE"
SUBBLOCK "grlfpw_net::techmap::netcomp","..\..\lib\techmap\maps\grlfpw_net.vhd","FALSE","FALSE"
SUBBLOCK "grpci2_phy_net::techmap::netcomp","..\..\lib\techmap\maps\grpci2_phy_net.vhd","FALSE","FALSE"
SUBBLOCK "grspwc2_net::techmap","","FALSE","FALSE"
SUBBLOCK "grspwc_net::techmap","","FALSE","FALSE"
SUBBLOCK "grusbhc_net::techmap","","FALSE","FALSE"
SUBBLOCK "leon3_net::techmap::netcomp","..\..\lib\techmap\maps\leon3_net.vhd","FALSE","FALSE"
SUBBLOCK "leon4_net::techmap::netcomp","..\..\lib\techmap\maps\leon4_net.vhd","FALSE","FALSE"
SUBBLOCK "spictrl_net::techmap::netcomp","..\..\lib\techmap\maps\spictrl_net.vhd","FALSE","FALSE"
SUBBLOCK "ssrctrl_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "nextreme_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "odpad::techmap::gencomp","..\..\lib\techmap\maps\odpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "odpadv::techmap::gencomp","..\..\lib\techmap\maps\odpad.vhd","FALSE","FALSE"
SUBBLOCK "odpad::techmap::gencomp","..\..\lib\techmap\maps\odpad.vhd","FALSE","FALSE"
ENDLIST
LIST "or2_ut90nhbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_outpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "outpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\outpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "nextreme_oddr_reg::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
ENDLIST
LIST "outpad_ddrv::techmap::gencomp","..\..\lib\techmap\maps\outpad_ddr.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ddr::techmap::gencomp","..\..\lib\techmap\maps\outpad_ddr.vhd","FALSE","FALSE"
ENDLIST
LIST "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "apa3_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_outpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "outpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "outpad_ds::techmap::gencomp","..\..\lib\techmap\maps\outpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "outpadv::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
ENDLIST
LIST "peregrine_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "peregrine_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "peregrine_regfile_3p::techmap","","FALSE","FALSE"
ENDLIST
LIST "peregrine_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "peregrine_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3_from::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3e_from::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3e_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3e_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3e_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3e_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3l_from::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3l_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3l_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3l_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic3l_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "proasic_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "regfile_3p::techmap::gencomp","..\..\lib\techmap\maps\regfile_3p.vhd","FALSE","FALSE"
SUBBLOCK "generic_regfile_3p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "peregrine_regfile_3p::techmap","","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "rh_lib13t_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib13t_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_nand_tree::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "rh_lib18t_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_syncram156bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhs65_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_lvds_combo::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "rhumc_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ringosc::techmap::gencomp","..\..\lib\techmap\maps\ringosc.vhd","FALSE","FALSE"
SUBBLOCK "ringosc_rhs65::techmap","","FALSE","FALSE"
SUBBLOCK "ringosc_rhumc::techmap","","FALSE","FALSE"
SUBBLOCK "ringosc_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "ringosc_rhs65::techmap","","FALSE","FALSE"
ENDLIST
LIST "ringosc_rhumc::techmap","","FALSE","FALSE"
ENDLIST
LIST "ringosc_ut130hbd::techmap","","FALSE","FALSE"
ENDLIST
LIST "rtg4_serdes::techmap","","FALSE","FALSE"
ENDLIST
LIST "rtg4_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "rtg4_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "rtg4_syncram_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "rtg4_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "saed32_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanregi::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "gror2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "scanregi_inf::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanregi_inf::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanregio::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanregi::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanregio_inf::techmap","","FALSE","FALSE"
SUBBLOCK "scanregto::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
ENDLIST
LIST "scanregio_inf::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanrego::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "scanrego_inf::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanrego_inf::techmap","","FALSE","FALSE"
ENDLIST
LIST "scanregto::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "grand12::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "gror2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "scanrego::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
ENDLIST
LIST "sdram_phy::techmap::gencomp","..\..\lib\techmap\maps\sdram_phy.vhd","FALSE","FALSE"
SUBBLOCK "iopadvv::techmap::gencomp","..\..\lib\techmap\maps\iopad.vhd","FALSE","FALSE"
SUBBLOCK "n2x_sdram_phy::techmap","","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
SUBBLOCK "outpadv::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
ENDLIST
LIST "serdes::techmap::gencomp","..\..\lib\techmap\maps\serdes.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_serdes::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_serdes::techmap","","FALSE","FALSE"
SUBBLOCK "serdes_stratixiii::techmap","","FALSE","FALSE"
SUBBLOCK "serdes_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "serdes_stratixiii::techmap","","FALSE","FALSE"
ENDLIST
LIST "serdes_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "sim_pll::techmap::allclkgen","..\..\lib\techmap\inferred\sim_pll.vhd","FALSE","FALSE"
ENDLIST
LIST "skew_outpad::techmap::gencomp","..\..\lib\techmap\maps\skew_outpad.vhd","FALSE","FALSE"
SUBBLOCK "unisim_skew_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "smic13_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "smic13_syncram64::techmap","","FALSE","FALSE"
ENDLIST
LIST "smic13_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "smic13_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "spartan3_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "spartan3a_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "spartan3e_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "spartan6_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "spartan6_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "spictrl_net::techmap::netcomp","..\..\lib\techmap\maps\spictrl_net.vhd","FALSE","FALSE"
SUBBLOCK "spictrl_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "spictrl_unisim::techmap","","FALSE","FALSE"
ENDLIST
LIST "ssrctrl_net::techmap","","FALSE","FALSE"
ENDLIST
LIST "stratix3_pll::techmap","","FALSE","FALSE"
ENDLIST
LIST "stratixii_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "stratixii_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "stratixiii_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncfifo_2p::techmap::gencomp","..\..\lib\techmap\maps\syncfifo_2p.vhd","FALSE","FALSE"
SUBBLOCK "altera_fifo_dp::techmap","","FALSE","FALSE"
SUBBLOCK "generic_fifo::techmap::allmem","..\..\lib\techmap\inferred\fifo_inferred.vhd","FALSE","FALSE"
ENDLIST
LIST "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "altera_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "cmos9sf_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "custom1_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ec_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "eclipse_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "generic_syncram::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "proasic_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib13t_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "umc_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virage90_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram128::techmap::gencomp","..\..\lib\techmap\maps\syncram128.vhd","FALSE","FALSE"
SUBBLOCK "n2x_syncram_we::techmap","","FALSE","FALSE"
SUBBLOCK "syncram64::techmap::gencomp","..\..\lib\techmap\maps\syncram64.vhd","FALSE","FALSE"
SUBBLOCK "unisim_syncram128::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram128bw::techmap::gencomp","..\..\lib\techmap\maps\syncram128bw.vhd","FALSE","FALSE"
SUBBLOCK "altera_syncram128bw::techmap","","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram128bw::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram128bw::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram156bw::techmap::gencomp","..\..\lib\techmap\maps\syncram156bw.vhd","FALSE","FALSE"
SUBBLOCK "cust1_syncram156bw::techmap","","FALSE","FALSE"
SUBBLOCK "generic_syncram::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "rhs65_syncram156bw::techmap","","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram156bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram256bw::techmap::gencomp","..\..\lib\techmap\maps\syncram256bw.vhd","FALSE","FALSE"
SUBBLOCK "altera_syncram256bw::techmap","","FALSE","FALSE"
SUBBLOCK "cmos9sf_syncram256bw::techmap","","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram256bw::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram64::techmap::gencomp","..\..\lib\techmap\maps\syncram64.vhd","FALSE","FALSE"
SUBBLOCK "artisan_syncram64::techmap","","FALSE","FALSE"
SUBBLOCK "custom1_syncram64::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_we::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram64::techmap","","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "unisim_syncram64::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
SUBBLOCK "altera_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "cmos9sf_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "custom1_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ec_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "eclipse_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "generic_syncram_2p::techmap::allmem","..\..\lib\techmap\inferred\memory_inferred.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "memrwcol::techmap","..\..\lib\techmap\maps\memrwcol.vhd","FALSE","FALSE"
SUBBLOCK "n2x_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "proasic_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib13t_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "virage90_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram_2p::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram_2pbw::techmap::gencomp","..\..\lib\techmap\maps\syncram_2pbw.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "n2x_syncram_2p_be::techmap","","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "syncram_2pft::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncram_dp::techmap::gencomp","..\..\lib\techmap\maps\syncram_dp.vhd","FALSE","FALSE"
SUBBLOCK "altera_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "artisan_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "dare_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "ec_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "memrwcol::techmap","..\..\lib\techmap\maps\memrwcol.vhd","FALSE","FALSE"
SUBBLOCK "n2x_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "smic13_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "tm65gplus_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virage90_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virage_syncram_dp::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncrambw::techmap::gencomp","..\..\lib\techmap\maps\syncrambw.vhd","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "rtg4_syncram_be::techmap","","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "unisim_syncram_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncrambwft::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncramft::techmap","","FALSE","FALSE"
ENDLIST
LIST "syncreg::techmap::gencomp","..\..\lib\techmap\maps\syncreg.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
ENDLIST
LIST "sysmon::techmap","","FALSE","FALSE"
ENDLIST
LIST "sysmon_virtex5::techmap","","FALSE","FALSE"
ENDLIST
LIST "system_monitor::techmap::gencomp","..\..\lib\techmap\maps\system_monitor.vhd","FALSE","FALSE"
SUBBLOCK "sysmon::techmap","","FALSE","FALSE"
SUBBLOCK "sysmon_virtex5::techmap","","FALSE","FALSE"
ENDLIST
LIST "tap::techmap::gencomp","..\..\lib\techmap\maps\tap.vhd","FALSE","FALSE"
SUBBLOCK "altera_tap::techmap","","FALSE","FALSE"
SUBBLOCK "artix7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "clkmux::techmap::gencomp","..\..\lib\techmap\maps\clkmux.vhd","FALSE","FALSE"
SUBBLOCK "fusion_tap::techmap","","FALSE","FALSE"
SUBBLOCK "grmux2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "igloo2_tap::techmap","","FALSE","FALSE"
SUBBLOCK "kintex7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3e_tap::techmap","","FALSE","FALSE"
SUBBLOCK "proasic3l_tap::techmap","","FALSE","FALSE"
SUBBLOCK "spartan3_tap::techmap","","FALSE","FALSE"
SUBBLOCK "spartan6_tap::techmap","","FALSE","FALSE"
SUBBLOCK "tap_gen::techmap","","FALSE","FALSE"
SUBBLOCK "techbuf::techmap::gencomp","..\..\lib\techmap\maps\techbuf.vhd","FALSE","FALSE"
SUBBLOCK "virtex2_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex4_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex5_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex6_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex7_tap::techmap","","FALSE","FALSE"
SUBBLOCK "virtex_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "tap_gen::techmap","","FALSE","FALSE"
ENDLIST
LIST "techbuf::techmap::gencomp","..\..\lib\techmap\maps\techbuf.vhd","FALSE","FALSE"
SUBBLOCK "clkand_ut90nhbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_actel::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_apa3::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_apa3e::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_apa3l::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_fusion::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_igloo2::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_n2x::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_nextreme::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_ut025crh::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_ut130hbd::techmap","","FALSE","FALSE"
SUBBLOCK "clkbuf_xilinx::techmap","","FALSE","FALSE"
ENDLIST
LIST "techmult::techmap::gencomp","..\..\lib\techmap\maps\techmult.vhd","FALSE","FALSE"
SUBBLOCK "axcel_mul_33x33_signed::techmap","","FALSE","FALSE"
SUBBLOCK "gen_mult_pipe::techmap::allmul","..\..\lib\techmap\inferred\mul_inferred.vhd","FALSE","FALSE"
SUBBLOCK "MUL_17_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_17::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_33::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "MUL_33_9::grlib::multlib","..\..\lib\grlib\modgen\leaves.vhd","FALSE","FALSE"
SUBBLOCK "mul_dw::techmap","","FALSE","FALSE"
ENDLIST
LIST "tm65gplus_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "tm65gplus_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "tm65gplus_syncram256bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "tm65gplus_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "tm65gplus_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "toutpad::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "apa3_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "atc18rha_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "axcel_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "dare_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ihp25rh_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "n2x_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "nextreme_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "peregrine_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "rh_lib18t_iopad::techmap","","FALSE","FALSE"
SUBBLOCK "rhs65_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "rhumc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "saed32_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "umc_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "unisim_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut025crh_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut130hbd_toutpad::techmap","","FALSE","FALSE"
SUBBLOCK "ut90nhbd_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "toutpad_ds::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "apa3_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3e_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "apa3l_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "fusion_toutpad_ds::techmap","","FALSE","FALSE"
SUBBLOCK "igloo2_toutpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "toutpad_dsv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_ds::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "toutpad_dsvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_ds::techmap::gencomp","..\..\lib\techmap\maps\toutpad_ds.vhd","FALSE","FALSE"
ENDLIST
LIST "toutpad_tm::techmap::gencomp","..\..\lib\techmap\maps\toutpad_tm.vhd","FALSE","FALSE"
SUBBLOCK "toutpad::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
ENDLIST
LIST "toutpad_tmvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad_tm.vhd","FALSE","FALSE"
SUBBLOCK "toutpad_tm::techmap::gencomp","..\..\lib\techmap\maps\toutpad_tm.vhd","FALSE","FALSE"
ENDLIST
LIST "toutpadv::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "toutpad::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
ENDLIST
LIST "toutpadvv::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
SUBBLOCK "toutpad::techmap::gencomp","..\..\lib\techmap\maps\toutpad.vhd","FALSE","FALSE"
ENDLIST
LIST "tsmc90_tci_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_lvds_combo::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "umc_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "uniphy_ddr2_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_clkpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_iddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_iopad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_oddr_reg::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_odpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_outpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_skew_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram128::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram64::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram_be::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_syncram_ecc::techmap","","FALSE","FALSE"
ENDLIST
LIST "unisim_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_lvds_combo::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut025crh_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_and12::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_dff::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_lvds_combo::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_mux2::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_or2::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut130hbd_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_ddr_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_inpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_iopad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_outpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_syncram128bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_syncram156bw::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "ut90nhbd_toutpad::techmap","","FALSE","FALSE"
ENDLIST
LIST "virage90_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "virage90_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "virage_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "virage_syncram_2p::techmap","","FALSE","FALSE"
ENDLIST
LIST "virage_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex2_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex2_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex4_clkpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex4_ddr_phy::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex4_inpad_ds::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex4_mul_61x61::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex4_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex5_ddr2_phy_wo_pads::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex5_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex6_mul_61x61::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex6_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex7_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex_syncram::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex_syncram_dp::techmap","","FALSE","FALSE"
ENDLIST
LIST "virtex_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "zynq_tap::techmap","","FALSE","FALSE"
ENDLIST
LIST "eth_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_ahb_mst.vhd","FALSE","FALSE"
ENDLIST
LIST "eth_ahb_mst_gbit::eth","","FALSE","FALSE"
ENDLIST
LIST "eth_edcl_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_edcl_ahb_mst.vhd","FALSE","FALSE"
ENDLIST
LIST "eth_rstgen::eth::grethpkg","..\..\lib\eth\core\eth_rstgen.vhd","FALSE","FALSE"
ENDLIST
LIST "ethcomp::eth","..\..\lib\eth\comp\ethcomp.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit_gen::eth::ethcomp","..\..\lib\eth\wrapper\greth_gbit_gen.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbitc::eth","","FALSE","FALSE"
SUBBLOCK "greth_gen::eth::ethcomp","..\..\lib\eth\wrapper\greth_gen.vhd","FALSE","FALSE"
SUBBLOCK "grethc::eth::ethcomp","..\..\lib\eth\core\grethc.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_gbit_gen::eth::ethcomp","..\..\lib\eth\wrapper\greth_gbit_gen.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbitc::eth","","FALSE","FALSE"
SUBBLOCK "syncram_2pft::eth","","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_gbit_gtx::eth","","FALSE","FALSE"
ENDLIST
LIST "greth_gbit_rx::eth","","FALSE","FALSE"
ENDLIST
LIST "greth_gbit_tx::eth","","FALSE","FALSE"
ENDLIST
LIST "greth_gbitc::eth","","FALSE","FALSE"
ENDLIST
LIST "greth_gen::eth::ethcomp","..\..\lib\eth\wrapper\greth_gen.vhd","FALSE","FALSE"
SUBBLOCK "grethc::eth::ethcomp","..\..\lib\eth\core\grethc.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2pft::eth","","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_rx::eth::grethpkg","..\..\lib\eth\core\greth_rx.vhd","FALSE","FALSE"
SUBBLOCK "eth_rstgen::eth::grethpkg","..\..\lib\eth\core\eth_rstgen.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_tx::eth::grethpkg","..\..\lib\eth\core\greth_tx.vhd","FALSE","FALSE"
SUBBLOCK "eth_rstgen::eth::grethpkg","..\..\lib\eth\core\eth_rstgen.vhd","FALSE","FALSE"
ENDLIST
LIST "grethc::eth::ethcomp","..\..\lib\eth\core\grethc.vhd","FALSE","FALSE"
SUBBLOCK "eth_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_ahb_mst.vhd","FALSE","FALSE"
SUBBLOCK "eth_edcl_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_edcl_ahb_mst.vhd","FALSE","FALSE"
SUBBLOCK "greth_rx::eth::grethpkg","..\..\lib\eth\core\greth_rx.vhd","FALSE","FALSE"
SUBBLOCK "greth_tx::eth::grethpkg","..\..\lib\eth\core\greth_tx.vhd","FALSE","FALSE"
ENDLIST
LIST "grethpkg::eth","..\..\lib\eth\core\greth_pkg.vhd","FALSE","FALSE"
SUBBLOCK "eth_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_ahb_mst.vhd","FALSE","FALSE"
SUBBLOCK "eth_ahb_mst_gbit::eth","","FALSE","FALSE"
SUBBLOCK "eth_edcl_ahb_mst::eth::grethpkg","..\..\lib\eth\core\eth_edcl_ahb_mst.vhd","FALSE","FALSE"
SUBBLOCK "eth_rstgen::eth::grethpkg","..\..\lib\eth\core\eth_rstgen.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit_gtx::eth","","FALSE","FALSE"
SUBBLOCK "greth_gbit_rx::eth","","FALSE","FALSE"
SUBBLOCK "greth_gbit_tx::eth","","FALSE","FALSE"
SUBBLOCK "greth_rx::eth::grethpkg","..\..\lib\eth\core\greth_rx.vhd","FALSE","FALSE"
SUBBLOCK "greth_tx::eth::grethpkg","..\..\lib\eth\core\greth_tx.vhd","FALSE","FALSE"
ENDLIST
LIST "syncram_2pft::eth","","FALSE","FALSE"
ENDLIST
LIST "BUFG::opencores","","FALSE","FALSE"
ENDLIST
LIST "BUFGMUX::opencores","","FALSE","FALSE"
ENDLIST
LIST "can_acf::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_bsp::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_acf::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_crc::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_fifo::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_ibo::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_btl::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_crc::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_fifo::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_ibo::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_register::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_register_asyn::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_register_asyn_syn::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_register_syn::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_registers::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_register::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_register_asyn::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_register_asyn_syn::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_top::opencores::cancomp","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_bsp::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_btl::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_registers::opencores","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
ENDLIST
LIST "can_top_sync::opencores","","FALSE","FALSE"
ENDLIST
LIST "cancomp::opencores","..\..\lib\opencores\can\cancomp.vhd","FALSE","FALSE"
SUBBLOCK "can_top::opencores::cancomp","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "can_top_sync::opencores","","FALSE","FALSE"
ENDLIST
LIST "clean_rst::opencores","..\..\lib\opencores\ge_1000baseX\clean_rst.v","FALSE","FALSE"
ENDLIST
LIST "DCM::opencores","","FALSE","FALSE"
ENDLIST
LIST "decoder_8b10b::opencores","..\..\lib\opencores\ge_1000baseX\decoder_8b10b.v","FALSE","FALSE"
ENDLIST
LIST "encoder_8b10b::opencores","..\..\lib\opencores\ge_1000baseX\encoder_8b10b.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX::opencores::ge_1000baseX_comp","..\..\lib\opencores\ge_1000baseX\ge_1000baseX.v","FALSE","FALSE"
SUBBLOCK "decoder_8b10b::opencores","..\..\lib\opencores\ge_1000baseX\decoder_8b10b.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX_an::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_an.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX_mdio::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_mdio.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX_rx::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_rx.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX_sync::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_sync.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX_tx::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_tx.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_an::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_an.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_comp::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_comp.vhd","FALSE","FALSE"
SUBBLOCK "ge_1000baseX::opencores::ge_1000baseX_comp","..\..\lib\opencores\ge_1000baseX\ge_1000baseX.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_mdio::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_mdio.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_rx::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_rx.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_sync::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_sync.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_test::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_test.v","FALSE","FALSE"
SUBBLOCK "BUFG::opencores","","FALSE","FALSE"
SUBBLOCK "BUFGMUX::opencores","","FALSE","FALSE"
SUBBLOCK "DCM::opencores","","FALSE","FALSE"
SUBBLOCK "IBUFG::opencores","","FALSE","FALSE"
SUBBLOCK "clean_rst::opencores","..\..\lib\opencores\ge_1000baseX\clean_rst.v","FALSE","FALSE"
SUBBLOCK "ge_1000baseX::opencores::ge_1000baseX_comp","..\..\lib\opencores\ge_1000baseX\ge_1000baseX.v","FALSE","FALSE"
ENDLIST
LIST "ge_1000baseX_tx::opencores","..\..\lib\opencores\ge_1000baseX\ge_1000baseX_tx.v","FALSE","FALSE"
SUBBLOCK "encoder_8b10b::opencores","..\..\lib\opencores\ge_1000baseX\encoder_8b10b.v","FALSE","FALSE"
ENDLIST
LIST "IBUFG::opencores","","FALSE","FALSE"
ENDLIST
LIST "ahb2ahb::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahb_mst_iface::gaisler::misc","..\..\lib\gaisler\misc\ahb_mst_iface.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbbridge::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbdma::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbdpram::gaisler::misc","..\..\lib\gaisler\misc\ahbdpram.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_dp::techmap::gencomp","..\..\lib\techmap\maps\syncram_dp.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbfrom::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbjtag::gaisler::jtag","..\..\lib\gaisler\jtag\ahbjtag.vhd","FALSE","FALSE"
SUBBLOCK "jtagcom::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom.vhd","FALSE","FALSE"
SUBBLOCK "jtagcom2::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom2.vhd","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "grdff::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
SUBBLOCK "tap::techmap::gencomp","..\..\lib\techmap\maps\tap.vhd","FALSE","FALSE"
SUBBLOCK "techbuf::techmap::gencomp","..\..\lib\techmap\maps\techbuf.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbjtag_bsd::gaisler::jtag","..\..\lib\gaisler\jtag\ahbjtag_bsd.vhd","FALSE","FALSE"
SUBBLOCK "jtagcom::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom.vhd","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbmst2::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbmwba::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbpl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbplm::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbpls::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbram::gaisler::misc","..\..\lib\gaisler\misc\ahbram.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncrambw::techmap::gencomp","..\..\lib\techmap\maps\syncrambw.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbram_sim::gaisler::sim","..\..\lib\gaisler\sim\ahbram_sim.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbrep::gaisler::sim","..\..\lib\gaisler\sim\ahbrep.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbstat::gaisler::misc","..\..\lib\gaisler\misc\ahbstat.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbswba::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbswbav::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbtbm::gaisler::ahbtbp","..\..\lib\gaisler\ambatest\ahbtbm.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbtbp::gaisler","..\..\lib\gaisler\ambatest\ahbtbp.vhd","FALSE","FALSE"
SUBBLOCK "ahbtbm::gaisler::ahbtbp","..\..\lib\gaisler\ambatest\ahbtbm.vhd","FALSE","FALSE"
SUBBLOCK "ahbtbs::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbtbs::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ahbtrace::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace.vhd","FALSE","FALSE"
SUBBLOCK "ahbtrace_mb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mb.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbtrace_mb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mb.vhd","FALSE","FALSE"
SUBBLOCK "ahbtrace_mmb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mmb.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbtrace_mmb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mmb.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "syncram64::techmap::gencomp","..\..\lib\techmap\maps\syncram64.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbuart::gaisler::uart","..\..\lib\gaisler\uart\ahbuart.vhd","FALSE","FALSE"
SUBBLOCK "dcom::gaisler::libdcom","..\..\lib\gaisler\uart\dcom.vhd","FALSE","FALSE"
SUBBLOCK "dcom_uart::gaisler::libdcom","..\..\lib\gaisler\uart\dcom_uart.vhd","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbwbax::gaisler","","FALSE","FALSE"
ENDLIST
LIST "apbmem::gaisler","..\..\lib\gaisler\grdmac\apbmem.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "apbps2::gaisler::misc","..\..\lib\gaisler\misc\apbps2.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "apbuart::gaisler::uart","..\..\lib\gaisler\uart\apbuart.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "apbvga::gaisler::misc","..\..\lib\gaisler\misc\apbvga.vhd","FALSE","FALSE"
SUBBLOCK "charrom::gaisler::charrom_package","..\..\lib\gaisler\misc\charrom.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "arith::gaisler","..\..\lib\gaisler\arith\arith.vhd","FALSE","FALSE"
SUBBLOCK "div32::gaisler::arith","..\..\lib\gaisler\arith\div32.vhd","FALSE","FALSE"
SUBBLOCK "mul32::gaisler::arith","..\..\lib\gaisler\arith\mul32.vhd","FALSE","FALSE"
ENDLIST
LIST "bscanctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "bscanregs::gaisler::jtag","..\..\lib\gaisler\jtag\bscanregs.vhd","FALSE","FALSE"
SUBBLOCK "scanregi::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
SUBBLOCK "scanrego::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
ENDLIST
LIST "bscanregsbd::gaisler::jtag","..\..\lib\gaisler\jtag\bscanregsbd.vhd","FALSE","FALSE"
SUBBLOCK "scanregio::techmap::gencomp","..\..\lib\techmap\maps\scanreg.vhd","FALSE","FALSE"
ENDLIST
LIST "cachemem::gaisler::libcache","..\..\lib\gaisler\leon3v3\cachemem.vhd","FALSE","FALSE"
SUBBLOCK "cmvalidbits::gaisler::libcache","..\..\lib\gaisler\leon3v3\cmvalidbits.vhd","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncram_dp::techmap::gencomp","..\..\lib\techmap\maps\syncram_dp.vhd","FALSE","FALSE"
ENDLIST
LIST "can::gaisler","..\..\lib\gaisler\can\can.vhd","FALSE","FALSE"
SUBBLOCK "can_mc::gaisler::can","..\..\lib\gaisler\can\can_mc.vhd","FALSE","FALSE"
SUBBLOCK "can_mod::gaisler::can","..\..\lib\gaisler\can\can_mod.vhd","FALSE","FALSE"
SUBBLOCK "can_oc::gaisler::can","..\..\lib\gaisler\can\can_oc.vhd","FALSE","FALSE"
SUBBLOCK "can_rd::gaisler::can","..\..\lib\gaisler\can\can_rd.vhd","FALSE","FALSE"
SUBBLOCK "canmux::gaisler::can","..\..\lib\gaisler\can\canmux.vhd","FALSE","FALSE"
SUBBLOCK "grcan::gaisler","","FALSE","FALSE"
SUBBLOCK "grhcan::gaisler","","FALSE","FALSE"
ENDLIST
LIST "can_mc::gaisler::can","..\..\lib\gaisler\can\can_mc.vhd","FALSE","FALSE"
SUBBLOCK "can_mod::gaisler::can","..\..\lib\gaisler\can\can_mod.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "can_mod::gaisler::can","..\..\lib\gaisler\can\can_mod.vhd","FALSE","FALSE"
SUBBLOCK "can_top_sync::gaisler","","FALSE","FALSE"
SUBBLOCK "syncram_2pft::gaisler","","FALSE","FALSE"
SUBBLOCK "can_top::opencores::cancomp","..\..\lib\opencores\can\can_top.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "can_oc::gaisler::can","..\..\lib\gaisler\can\can_oc.vhd","FALSE","FALSE"
SUBBLOCK "can_mod::gaisler::can","..\..\lib\gaisler\can\can_mod.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "can_rd::gaisler::can","..\..\lib\gaisler\can\can_rd.vhd","FALSE","FALSE"
SUBBLOCK "can_mod::gaisler::can","..\..\lib\gaisler\can\can_mod.vhd","FALSE","FALSE"
SUBBLOCK "canmux::gaisler::can","..\..\lib\gaisler\can\canmux.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "can_top_sync::gaisler","","FALSE","FALSE"
ENDLIST
LIST "canmux::gaisler::can","..\..\lib\gaisler\can\canmux.vhd","FALSE","FALSE"
ENDLIST
LIST "charrom::gaisler::charrom_package","..\..\lib\gaisler\misc\charrom.vhd","FALSE","FALSE"
ENDLIST
LIST "charrom_package::gaisler","..\..\lib\gaisler\misc\charrom_package.vhd","FALSE","FALSE"
SUBBLOCK "charrom::gaisler::charrom_package","..\..\lib\gaisler\misc\charrom.vhd","FALSE","FALSE"
ENDLIST
LIST "clk2xqual::gaisler","","FALSE","FALSE"
ENDLIST
LIST "clk2xsync::gaisler","","FALSE","FALSE"
ENDLIST
LIST "cmvalidbits::gaisler::libcache","..\..\lib\gaisler\leon3v3\cmvalidbits.vhd","FALSE","FALSE"
ENDLIST
LIST "combine1553::gaisler","","FALSE","FALSE"
ENDLIST
LIST "comma_detect::gaisler::net","..\..\lib\gaisler\greth\adapters\comma_detect.vhd","FALSE","FALSE"
ENDLIST
LIST "cpu_disasx::gaisler::leon3","","FALSE","FALSE"
ENDLIST
LIST "dcom::gaisler::libdcom","..\..\lib\gaisler\uart\dcom.vhd","FALSE","FALSE"
ENDLIST
LIST "dcom_uart::gaisler::libdcom","..\..\lib\gaisler\uart\dcom_uart.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr2ram::gaisler::sim","..\..\lib\gaisler\sim\ddr2ram.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr3ram::gaisler::sim","..\..\lib\gaisler\sim\ddr3ram.vhd","FALSE","FALSE"
ENDLIST
LIST "ddrram::gaisler::sim","..\..\lib\gaisler\sim\ddrram.vhd","FALSE","FALSE"
ENDLIST
LIST "delay_wire::gaisler::sim","..\..\lib\gaisler\sim\delay_wire.vhd","FALSE","FALSE"
ENDLIST
LIST "div32::gaisler::arith","..\..\lib\gaisler\arith\div32.vhd","FALSE","FALSE"
ENDLIST
LIST "dsu3::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3.vhd","FALSE","FALSE"
SUBBLOCK "dsu3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3x.vhd","FALSE","FALSE"
ENDLIST
LIST "dsu3_2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "dsu3_mb::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3_mb.vhd","FALSE","FALSE"
SUBBLOCK "dsu3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3x.vhd","FALSE","FALSE"
ENDLIST
LIST "dsu3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3x.vhd","FALSE","FALSE"
SUBBLOCK "tbufmem::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "clkand::techmap::gencomp","..\..\lib\techmap\maps\clkand.vhd","FALSE","FALSE"
ENDLIST
LIST "dsu4::gaisler","","FALSE","FALSE"
ENDLIST
LIST "dsu4_2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "dsu4_mb::gaisler","","FALSE","FALSE"
ENDLIST
LIST "dsu4x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "elastic_buffer::gaisler::net","..\..\lib\gaisler\greth\adapters\elastic_buffer.vhd","FALSE","FALSE"
SUBBLOCK "syncfifo_2p::techmap::gencomp","..\..\lib\techmap\maps\syncfifo_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "eth_ahb_mst::gaisler","","FALSE","FALSE"
ENDLIST
LIST "eth_ahb_mst_gbit::gaisler","","FALSE","FALSE"
ENDLIST
LIST "eth_arb::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ethernet_mac::gaisler","..\..\lib\gaisler\greth\ethernet_mac.vhd","FALSE","FALSE"
SUBBLOCK "eth_ahb_mst::gaisler","","FALSE","FALSE"
SUBBLOCK "eth_ahb_mst_gbit::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftahbram::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftahbram1::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftahbram2::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftmctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsdctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsdctrl64::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsdmctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsrctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsrctrl8::gaisler","","FALSE","FALSE"
ENDLIST
LIST "ftsrctrl_v1::gaisler","","FALSE","FALSE"
ENDLIST
LIST "gmii_to_mii::gaisler::net","..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd","FALSE","FALSE"
ENDLIST
LIST "gptimer::gaisler::misc","..\..\lib\gaisler\misc\gptimer.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "gr1553b::gaisler","","FALSE","FALSE"
ENDLIST
LIST "gr1553b_net::gaisler","","FALSE","FALSE"
ENDLIST
LIST "gr1553b_nlw::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_nlw.vhd","FALSE","FALSE"
SUBBLOCK "gr1553b_net::gaisler","","FALSE","FALSE"
SUBBLOCK "gr1553b_stdlogic::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_stdlogic.vhd","FALSE","FALSE"
ENDLIST
LIST "gr1553b_pads::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_pads.vhd","FALSE","FALSE"
SUBBLOCK "inpad::techmap::gencomp","..\..\lib\techmap\maps\inpad.vhd","FALSE","FALSE"
SUBBLOCK "outpad::techmap::gencomp","..\..\lib\techmap\maps\outpad.vhd","FALSE","FALSE"
ENDLIST
LIST "gr1553b_pkg::gaisler","..\..\lib\gaisler\gr1553b\gr1553b_pkg.vhd","FALSE","FALSE"
SUBBLOCK "combine1553::gaisler","","FALSE","FALSE"
SUBBLOCK "gr1553b::gaisler","","FALSE","FALSE"
SUBBLOCK "gr1553b_nlw::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_nlw.vhd","FALSE","FALSE"
SUBBLOCK "gr1553b_pads::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_pads.vhd","FALSE","FALSE"
SUBBLOCK "gr1553b_stdlogic::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_stdlogic.vhd","FALSE","FALSE"
SUBBLOCK "gr1553b_tgapb::gaisler","","FALSE","FALSE"
SUBBLOCK "grrt::gaisler","","FALSE","FALSE"
SUBBLOCK "simtrans1553::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\simtrans1553.vhd","FALSE","FALSE"
SUBBLOCK "simtrans1553_single::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\simtrans1553.vhd","FALSE","FALSE"
ENDLIST
LIST "gr1553b_stdlogic::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\gr1553b_stdlogic.vhd","FALSE","FALSE"
SUBBLOCK "gr1553b::gaisler","","FALSE","FALSE"
ENDLIST
LIST "gr1553b_tgapb::gaisler","","FALSE","FALSE"
ENDLIST
LIST "gracectrl::gaisler::misc","..\..\lib\gaisler\misc\gracectrl.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "gradcdac::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grcan::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grclkgate::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grclkgate2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grclkgatex::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grdmac::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac.vhd","FALSE","FALSE"
SUBBLOCK "grdmac_ahbmst::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "grdmac_alignram::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_alignram.vhd","FALSE","FALSE"
ENDLIST
LIST "grdmac_1p::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_1p.vhd","FALSE","FALSE"
SUBBLOCK "grdmac::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac.vhd","FALSE","FALSE"
ENDLIST
LIST "grdmac_ahbmst::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_ahbmst.vhd","FALSE","FALSE"
ENDLIST
LIST "grdmac_alignram::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_alignram.vhd","FALSE","FALSE"
SUBBLOCK "syncrambw::techmap::gencomp","..\..\lib\techmap\maps\syncrambw.vhd","FALSE","FALSE"
ENDLIST
LIST "grdmac_pkg::gaisler","..\..\lib\gaisler\grdmac\grdmac_pkg.vhd","FALSE","FALSE"
SUBBLOCK "grdmac::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac.vhd","FALSE","FALSE"
SUBBLOCK "grdmac_1p::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_1p.vhd","FALSE","FALSE"
SUBBLOCK "grdmac_ahbmst::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "grdmac_alignram::gaisler::grdmac_pkg","..\..\lib\gaisler\grdmac\grdmac_alignram.vhd","FALSE","FALSE"
ENDLIST
LIST "greth::gaisler::net","..\..\lib\gaisler\greth\greth.vhd","FALSE","FALSE"
SUBBLOCK "grethc::eth::ethcomp","..\..\lib\eth\core\grethc.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_gbit::gaisler::net","..\..\lib\gaisler\greth\greth_gbit.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbitc::gaisler","","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_gbit_mb::gaisler::net","..\..\lib\gaisler\greth\greth_gbit_mb.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbitc::gaisler","","FALSE","FALSE"
SUBBLOCK "syncram_2pft::gaisler","","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "greth_gbitc::gaisler","","FALSE","FALSE"
ENDLIST
LIST "greth_mb::gaisler::net","..\..\lib\gaisler\greth\greth_mb.vhd","FALSE","FALSE"
SUBBLOCK "grethc::eth::ethcomp","..\..\lib\eth\core\grethc.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2pft::gaisler","","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "grethm::gaisler::net","..\..\lib\gaisler\greth\grethm.vhd","FALSE","FALSE"
SUBBLOCK "greth::gaisler::net","..\..\lib\gaisler\greth\greth.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit::gaisler::net","..\..\lib\gaisler\greth\greth_gbit.vhd","FALSE","FALSE"
ENDLIST
LIST "grethm_mb::gaisler::net","..\..\lib\gaisler\greth\grethm_mb.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit_mb::gaisler::net","..\..\lib\gaisler\greth\greth_gbit_mb.vhd","FALSE","FALSE"
SUBBLOCK "greth_mb::gaisler::net","..\..\lib\gaisler\greth\greth_mb.vhd","FALSE","FALSE"
ENDLIST
LIST "greths::gaisler::net","..\..\lib\gaisler\greth\greths.vhd","FALSE","FALSE"
SUBBLOCK "gmii_to_mii::gaisler::net","..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd","FALSE","FALSE"
SUBBLOCK "grethm::gaisler::net","..\..\lib\gaisler\greth\grethm.vhd","FALSE","FALSE"
SUBBLOCK "sgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\sgmii.vhd","FALSE","FALSE"
ENDLIST
LIST "greths_mb::gaisler::net","..\..\lib\gaisler\greth\greths_mb.vhd","FALSE","FALSE"
SUBBLOCK "gmii_to_mii::gaisler::net","..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd","FALSE","FALSE"
SUBBLOCK "grethm_mb::gaisler::net","..\..\lib\gaisler\greth\grethm_mb.vhd","FALSE","FALSE"
SUBBLOCK "sgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\sgmii.vhd","FALSE","FALSE"
ENDLIST
LIST "grfifo::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grfpushw::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grfpushwx::gaisler::leon3","..\..\lib\gaisler\leon3\grfpushwx.vhd","FALSE","FALSE"
SUBBLOCK "grfpushw::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grfpwx::gaisler::libleon3","","FALSE","FALSE"
ENDLIST
LIST "grfpwxsh::gaisler::libfpu","","FALSE","FALSE"
ENDLIST
LIST "grgpio::gaisler::misc","..\..\lib\gaisler\misc\grgpio.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "grgprbank::gaisler::misc","..\..\lib\gaisler\misc\grgprbank.vhd","FALSE","FALSE"
ENDLIST
LIST "grgpreg::gaisler::misc","..\..\lib\gaisler\misc\grgpreg.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "grhcan::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grlfpwx::gaisler::libleon3","..\..\lib\gaisler\leon3v3\grlfpwx.vhd","FALSE","FALSE"
SUBBLOCK "regfile_3p_l3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd","FALSE","FALSE"
SUBBLOCK "grlfpw_net::techmap::netcomp","..\..\lib\techmap\maps\grlfpw_net.vhd","FALSE","FALSE"
ENDLIST
LIST "grpulse::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grrt::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grsysmon::gaisler::misc","..\..\lib\gaisler\misc\grsysmon.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "system_monitor::techmap::gencomp","..\..\lib\techmap\maps\system_monitor.vhd","FALSE","FALSE"
ENDLIST
LIST "grtimer::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grusb_dclsim::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grusbdcsim::gaisler","","FALSE","FALSE"
ENDLIST
LIST "grversion::gaisler","","FALSE","FALSE"
ENDLIST
LIST "i2c_slave_model::gaisler","","FALSE","FALSE"
ENDLIST
LIST "irqamp::gaisler","","FALSE","FALSE"
ENDLIST
LIST "irqamp2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "irqgen::gaisler","","FALSE","FALSE"
ENDLIST
LIST "irqmp::gaisler::leon3","..\..\lib\gaisler\irqmp\irqmp.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "irqmp2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "iu3::gaisler::libiu","..\..\lib\gaisler\leon3v3\iu3.vhd","FALSE","FALSE"
SUBBLOCK "cpu_disasx::gaisler::leon3","","FALSE","FALSE"
ENDLIST
LIST "jtag::gaisler","..\..\lib\gaisler\jtag\jtag.vhd","FALSE","FALSE"
SUBBLOCK "ahbjtag::gaisler::jtag","..\..\lib\gaisler\jtag\ahbjtag.vhd","FALSE","FALSE"
SUBBLOCK "ahbjtag_bsd::gaisler::jtag","..\..\lib\gaisler\jtag\ahbjtag_bsd.vhd","FALSE","FALSE"
SUBBLOCK "bscanctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "bscanregs::gaisler::jtag","..\..\lib\gaisler\jtag\bscanregs.vhd","FALSE","FALSE"
SUBBLOCK "bscanregsbd::gaisler::jtag","..\..\lib\gaisler\jtag\bscanregsbd.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagcom::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagcom2::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom2.vhd","FALSE","FALSE"
SUBBLOCK "grnand2::techmap::gencomp","..\..\lib\techmap\maps\grgates.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagtst::gaisler","..\..\lib\gaisler\jtag\jtagtst.vhd","FALSE","FALSE"
ENDLIST
LIST "l2c::gaisler","","FALSE","FALSE"
ENDLIST
LIST "l2cache::gaisler","..\..\lib\gaisler\l2cache\pkg\l2cache.vhd","FALSE","FALSE"
SUBBLOCK "l2c::gaisler","","FALSE","FALSE"
ENDLIST
LIST "l3stat::gaisler::leon3","..\..\lib\gaisler\leon3v3\l3stat.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "l4stat::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon3::gaisler","..\..\lib\gaisler\leon3\leon3.vhd","FALSE","FALSE"
SUBBLOCK "cpu_disasx::gaisler::leon3","","FALSE","FALSE"
SUBBLOCK "dsu3::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3.vhd","FALSE","FALSE"
SUBBLOCK "dsu3_2x::gaisler","","FALSE","FALSE"
SUBBLOCK "dsu3_mb::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3_mb.vhd","FALSE","FALSE"
SUBBLOCK "dsu3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3x.vhd","FALSE","FALSE"
SUBBLOCK "grfpushwx::gaisler::leon3","..\..\lib\gaisler\leon3\grfpushwx.vhd","FALSE","FALSE"
SUBBLOCK "irqamp::gaisler","","FALSE","FALSE"
SUBBLOCK "irqamp2x::gaisler","","FALSE","FALSE"
SUBBLOCK "irqmp::gaisler::leon3","..\..\lib\gaisler\irqmp\irqmp.vhd","FALSE","FALSE"
SUBBLOCK "irqmp2x::gaisler","","FALSE","FALSE"
SUBBLOCK "l3stat::gaisler::leon3","..\..\lib\gaisler\leon3v3\l3stat.vhd","FALSE","FALSE"
SUBBLOCK "leon3cg::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3cg.vhd","FALSE","FALSE"
SUBBLOCK "leon3ft::gaisler","","FALSE","FALSE"
SUBBLOCK "leon3ft2x::gaisler","","FALSE","FALSE"
SUBBLOCK "leon3ftsh::gaisler","","FALSE","FALSE"
SUBBLOCK "leon3s::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3s.vhd","FALSE","FALSE"
SUBBLOCK "leon3s2x::gaisler","","FALSE","FALSE"
SUBBLOCK "leon3sh::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3sh.vhd","FALSE","FALSE"
SUBBLOCK "tbufmem::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem.vhd","FALSE","FALSE"
SUBBLOCK "tbufmem_2p::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem_2p.vhd","FALSE","FALSE"
SUBBLOCK "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
ENDLIST
LIST "leon3cg::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3cg.vhd","FALSE","FALSE"
SUBBLOCK "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
ENDLIST
LIST "leon3ft::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon3ft2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon3ftsh::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon3s::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3s.vhd","FALSE","FALSE"
SUBBLOCK "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
ENDLIST
LIST "leon3s2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon3sh::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3sh.vhd","FALSE","FALSE"
SUBBLOCK "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
ENDLIST
LIST "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
SUBBLOCK "cachemem::gaisler::libcache","..\..\lib\gaisler\leon3v3\cachemem.vhd","FALSE","FALSE"
SUBBLOCK "chk_control::work","hdl\chk_control.vhd","FALSE","FALSE"
SUBBLOCK "chk_regfile::work","hdl\chk_regfile.vhd","FALSE","FALSE"
SUBBLOCK "grfpwx::gaisler::libleon3","","FALSE","FALSE"
SUBBLOCK "grfpwxsh::gaisler::libfpu","","FALSE","FALSE"
SUBBLOCK "grlfpwx::gaisler::libleon3","..\..\lib\gaisler\leon3v3\grlfpwx.vhd","FALSE","FALSE"
SUBBLOCK "leon3_net::techmap::netcomp","..\..\lib\techmap\maps\leon3_net.vhd","FALSE","FALSE"
SUBBLOCK "proc3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\proc3.vhd","FALSE","FALSE"
SUBBLOCK "regfile_4p_l3::work","hdl\regfile_4p_l3.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "tbufmem::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem.vhd","FALSE","FALSE"
SUBBLOCK "tbufmem_2p::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem_2p.vhd","FALSE","FALSE"
SUBBLOCK "trctrl::work::trlib","hdl\trctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "leon4::gaisler","..\..\lib\gaisler\leon4\leon4.vhd","FALSE","FALSE"
SUBBLOCK "dsu4::gaisler","","FALSE","FALSE"
SUBBLOCK "dsu4_2x::gaisler","","FALSE","FALSE"
SUBBLOCK "dsu4_mb::gaisler","","FALSE","FALSE"
SUBBLOCK "dsu4x::gaisler","","FALSE","FALSE"
SUBBLOCK "l4stat::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4cg::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4ft::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4s::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4s2x::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4sh::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4cg::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4ft::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4s::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4s2x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4sh::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon4x::gaisler","","FALSE","FALSE"
ENDLIST
LIST "leon_dsu_stat_base::gaisler::subsys","..\..\lib\gaisler\subsys\leon_dsu_stat_base.vhd","FALSE","FALSE"
SUBBLOCK "dsu3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\dsu3x.vhd","FALSE","FALSE"
SUBBLOCK "dsu4x::gaisler","","FALSE","FALSE"
SUBBLOCK "grfpushwx::gaisler::leon3","..\..\lib\gaisler\leon3\grfpushwx.vhd","FALSE","FALSE"
SUBBLOCK "l3stat::gaisler::leon3","..\..\lib\gaisler\leon3v3\l3stat.vhd","FALSE","FALSE"
SUBBLOCK "l4stat::gaisler","","FALSE","FALSE"
SUBBLOCK "leon4x::gaisler","","FALSE","FALSE"
SUBBLOCK "leon3x::gaisler::leon3","..\..\lib\gaisler\leon3v3\leon3x.vhd","FALSE","FALSE"
ENDLIST
LIST "libcache::gaisler","..\..\lib\gaisler\leon3v3\libcache.vhd","FALSE","FALSE"
SUBBLOCK "cachemem::gaisler::libcache","..\..\lib\gaisler\leon3v3\cachemem.vhd","FALSE","FALSE"
SUBBLOCK "clk2xqual::gaisler","","FALSE","FALSE"
SUBBLOCK "clk2xsync::gaisler","","FALSE","FALSE"
SUBBLOCK "cmvalidbits::gaisler::libcache","..\..\lib\gaisler\leon3v3\cmvalidbits.vhd","FALSE","FALSE"
SUBBLOCK "mmu_acache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_acache.vhd","FALSE","FALSE"
SUBBLOCK "mmu_cache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_cache.vhd","FALSE","FALSE"
SUBBLOCK "mmu_dcache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_dcache.vhd","FALSE","FALSE"
SUBBLOCK "mmu_icache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_icache.vhd","FALSE","FALSE"
ENDLIST
LIST "libdcom::gaisler","..\..\lib\gaisler\uart\libdcom.vhd","FALSE","FALSE"
SUBBLOCK "dcom::gaisler::libdcom","..\..\lib\gaisler\uart\dcom.vhd","FALSE","FALSE"
SUBBLOCK "dcom_uart::gaisler::libdcom","..\..\lib\gaisler\uart\dcom_uart.vhd","FALSE","FALSE"
ENDLIST
LIST "libfpu::gaisler","..\..\lib\gaisler\leon3v3\libfpu.vhd","FALSE","FALSE"
SUBBLOCK "grfpwxsh::gaisler::libfpu","","FALSE","FALSE"
ENDLIST
LIST "libiu::gaisler","..\..\lib\gaisler\leon3v3\libiu.vhd","FALSE","FALSE"
SUBBLOCK "iu3::gaisler::libiu","..\..\lib\gaisler\leon3v3\iu3.vhd","FALSE","FALSE"
ENDLIST
LIST "libjtagcom::gaisler","..\..\lib\gaisler\jtag\libjtagcom.vhd","FALSE","FALSE"
SUBBLOCK "jtagcom::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom.vhd","FALSE","FALSE"
SUBBLOCK "jtagcom2::gaisler::libjtagcom","..\..\lib\gaisler\jtag\jtagcom2.vhd","FALSE","FALSE"
ENDLIST
LIST "libleon3::gaisler","..\..\lib\gaisler\leon3v3\libleon3.vhd","FALSE","FALSE"
SUBBLOCK "grfpwx::gaisler::libleon3","","FALSE","FALSE"
SUBBLOCK "grlfpwx::gaisler::libleon3","..\..\lib\gaisler\leon3v3\grlfpwx.vhd","FALSE","FALSE"
SUBBLOCK "proc3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\proc3.vhd","FALSE","FALSE"
SUBBLOCK "regfile_3p_l3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd","FALSE","FALSE"
SUBBLOCK "regfile_4p_l3::work","hdl\regfile_4p_l3.vhd","FALSE","FALSE"
ENDLIST
LIST "libmmu::gaisler","..\..\lib\gaisler\srmmu\libmmu.vhd","FALSE","FALSE"
SUBBLOCK "mmu::gaisler::libmmu","..\..\lib\gaisler\srmmu\mmu.vhd","FALSE","FALSE"
ENDLIST
LIST "logan::gaisler::misc","..\..\lib\gaisler\misc\logan.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "memctrl::gaisler","..\..\lib\gaisler\memctrl\memctrl.vhd","FALSE","FALSE"
SUBBLOCK "ftmctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsdctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsdctrl64::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsdmctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsrctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsrctrl8::gaisler","","FALSE","FALSE"
SUBBLOCK "ftsrctrl_v1::gaisler","","FALSE","FALSE"
SUBBLOCK "p8ctrl::gaisler","","FALSE","FALSE"
SUBBLOCK "sdctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdctrl.vhd","FALSE","FALSE"
SUBBLOCK "sdctrl64::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdctrl64.vhd","FALSE","FALSE"
SUBBLOCK "sdmctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdmctrl.vhd","FALSE","FALSE"
SUBBLOCK "srctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\srctrl.vhd","FALSE","FALSE"
SUBBLOCK "ssrctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "memscrub::gaisler","","FALSE","FALSE"
ENDLIST
LIST "misc::gaisler","..\..\lib\gaisler\misc\misc.vhd","FALSE","FALSE"
SUBBLOCK "ahb2ahb::gaisler","","FALSE","FALSE"
SUBBLOCK "ahb_mst_iface::gaisler::misc","..\..\lib\gaisler\misc\ahb_mst_iface.vhd","FALSE","FALSE"
SUBBLOCK "ahbbridge::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbdma::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbdpram::gaisler::misc","..\..\lib\gaisler\misc\ahbdpram.vhd","FALSE","FALSE"
SUBBLOCK "ahbfrom::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbmst2::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbmwba::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbpl::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbplm::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbpls::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbram::gaisler::misc","..\..\lib\gaisler\misc\ahbram.vhd","FALSE","FALSE"
SUBBLOCK "ahbstat::gaisler::misc","..\..\lib\gaisler\misc\ahbstat.vhd","FALSE","FALSE"
SUBBLOCK "ahbswba::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbswbav::gaisler","","FALSE","FALSE"
SUBBLOCK "ahbtrace::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace.vhd","FALSE","FALSE"
SUBBLOCK "ahbtrace_mb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mb.vhd","FALSE","FALSE"
SUBBLOCK "ahbtrace_mmb::gaisler::misc","..\..\lib\gaisler\misc\ahbtrace_mmb.vhd","FALSE","FALSE"
SUBBLOCK "ahbwbax::gaisler","","FALSE","FALSE"
SUBBLOCK "apbps2::gaisler::misc","..\..\lib\gaisler\misc\apbps2.vhd","FALSE","FALSE"
SUBBLOCK "apbvga::gaisler::misc","..\..\lib\gaisler\misc\apbvga.vhd","FALSE","FALSE"
SUBBLOCK "ftahbram::gaisler","","FALSE","FALSE"
SUBBLOCK "ftahbram1::gaisler","","FALSE","FALSE"
SUBBLOCK "ftahbram2::gaisler","","FALSE","FALSE"
SUBBLOCK "gptimer::gaisler::misc","..\..\lib\gaisler\misc\gptimer.vhd","FALSE","FALSE"
SUBBLOCK "gracectrl::gaisler::misc","..\..\lib\gaisler\misc\gracectrl.vhd","FALSE","FALSE"
SUBBLOCK "gradcdac::gaisler","","FALSE","FALSE"
SUBBLOCK "grclkgate::gaisler","","FALSE","FALSE"
SUBBLOCK "grclkgate2x::gaisler","","FALSE","FALSE"
SUBBLOCK "grclkgatex::gaisler","","FALSE","FALSE"
SUBBLOCK "grfifo::gaisler","","FALSE","FALSE"
SUBBLOCK "grgpio::gaisler::misc","..\..\lib\gaisler\misc\grgpio.vhd","FALSE","FALSE"
SUBBLOCK "grgprbank::gaisler::misc","..\..\lib\gaisler\misc\grgprbank.vhd","FALSE","FALSE"
SUBBLOCK "grgpreg::gaisler::misc","..\..\lib\gaisler\misc\grgpreg.vhd","FALSE","FALSE"
SUBBLOCK "grpulse::gaisler","","FALSE","FALSE"
SUBBLOCK "grsysmon::gaisler::misc","..\..\lib\gaisler\misc\grsysmon.vhd","FALSE","FALSE"
SUBBLOCK "grtimer::gaisler","","FALSE","FALSE"
SUBBLOCK "grversion::gaisler","","FALSE","FALSE"
SUBBLOCK "irqgen::gaisler","","FALSE","FALSE"
SUBBLOCK "logan::gaisler::misc","..\..\lib\gaisler\misc\logan.vhd","FALSE","FALSE"
SUBBLOCK "memscrub::gaisler","","FALSE","FALSE"
SUBBLOCK "nuhosp3::gaisler","","FALSE","FALSE"
SUBBLOCK "rstgen::gaisler::misc","..\..\lib\gaisler\misc\rstgen.vhd","FALSE","FALSE"
SUBBLOCK "svgactrl::gaisler::misc","..\..\lib\gaisler\misc\svgactrl.vhd","FALSE","FALSE"
ENDLIST
LIST "mmu::gaisler::libmmu","..\..\lib\gaisler\srmmu\mmu.vhd","FALSE","FALSE"
SUBBLOCK "mmutlb::gaisler","..\..\lib\gaisler\srmmu\mmutlb.vhd","FALSE","FALSE"
SUBBLOCK "mmutw::gaisler","..\..\lib\gaisler\srmmu\mmutw.vhd","FALSE","FALSE"
ENDLIST
LIST "mmu_acache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_acache.vhd","FALSE","FALSE"
ENDLIST
LIST "mmu_cache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_cache.vhd","FALSE","FALSE"
SUBBLOCK "clk2xsync::gaisler","","FALSE","FALSE"
SUBBLOCK "mmu::gaisler::libmmu","..\..\lib\gaisler\srmmu\mmu.vhd","FALSE","FALSE"
SUBBLOCK "mmu_acache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_acache.vhd","FALSE","FALSE"
SUBBLOCK "mmu_dcache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_dcache.vhd","FALSE","FALSE"
SUBBLOCK "mmu_icache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_icache.vhd","FALSE","FALSE"
ENDLIST
LIST "mmu_dcache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_dcache.vhd","FALSE","FALSE"
ENDLIST
LIST "mmu_icache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_icache.vhd","FALSE","FALSE"
ENDLIST
LIST "mmuconfig::gaisler","..\..\lib\gaisler\srmmu\mmuconfig.vhd","FALSE","FALSE"
ENDLIST
LIST "mmuiface::gaisler","..\..\lib\gaisler\srmmu\mmuiface.vhd","FALSE","FALSE"
ENDLIST
LIST "mmulru::gaisler","..\..\lib\gaisler\srmmu\mmulru.vhd","FALSE","FALSE"
SUBBLOCK "mmulrue::gaisler","..\..\lib\gaisler\srmmu\mmulrue.vhd","FALSE","FALSE"
ENDLIST
LIST "mmulrue::gaisler","..\..\lib\gaisler\srmmu\mmulrue.vhd","FALSE","FALSE"
ENDLIST
LIST "mmutlb::gaisler","..\..\lib\gaisler\srmmu\mmutlb.vhd","FALSE","FALSE"
SUBBLOCK "mmulru::gaisler","..\..\lib\gaisler\srmmu\mmulru.vhd","FALSE","FALSE"
SUBBLOCK "mmutlbcam::gaisler","..\..\lib\gaisler\srmmu\mmutlbcam.vhd","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
ENDLIST
LIST "mmutlbcam::gaisler","..\..\lib\gaisler\srmmu\mmutlbcam.vhd","FALSE","FALSE"
ENDLIST
LIST "mmutw::gaisler","..\..\lib\gaisler\srmmu\mmutw.vhd","FALSE","FALSE"
ENDLIST
LIST "mul32::gaisler::arith","..\..\lib\gaisler\arith\mul32.vhd","FALSE","FALSE"
SUBBLOCK "techmult::techmap::gencomp","..\..\lib\techmap\maps\techmult.vhd","FALSE","FALSE"
ENDLIST
LIST "net::gaisler","..\..\lib\gaisler\net\net.vhd","FALSE","FALSE"
SUBBLOCK "comma_detect::gaisler::net","..\..\lib\gaisler\greth\adapters\comma_detect.vhd","FALSE","FALSE"
SUBBLOCK "elastic_buffer::gaisler::net","..\..\lib\gaisler\greth\adapters\elastic_buffer.vhd","FALSE","FALSE"
SUBBLOCK "eth_arb::gaisler","","FALSE","FALSE"
SUBBLOCK "gmii_to_mii::gaisler::net","..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd","FALSE","FALSE"
SUBBLOCK "greth::gaisler::net","..\..\lib\gaisler\greth\greth.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit::gaisler::net","..\..\lib\gaisler\greth\greth_gbit.vhd","FALSE","FALSE"
SUBBLOCK "greth_gbit_mb::gaisler::net","..\..\lib\gaisler\greth\greth_gbit_mb.vhd","FALSE","FALSE"
SUBBLOCK "greth_mb::gaisler::net","..\..\lib\gaisler\greth\greth_mb.vhd","FALSE","FALSE"
SUBBLOCK "grethm::gaisler::net","..\..\lib\gaisler\greth\grethm.vhd","FALSE","FALSE"
SUBBLOCK "grethm_mb::gaisler::net","..\..\lib\gaisler\greth\grethm_mb.vhd","FALSE","FALSE"
SUBBLOCK "greths::gaisler::net","..\..\lib\gaisler\greth\greths.vhd","FALSE","FALSE"
SUBBLOCK "greths_mb::gaisler::net","..\..\lib\gaisler\greth\greths_mb.vhd","FALSE","FALSE"
SUBBLOCK "rgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\rgmii.vhd","FALSE","FALSE"
SUBBLOCK "sgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\sgmii.vhd","FALSE","FALSE"
SUBBLOCK "word_aligner::gaisler::net","..\..\lib\gaisler\greth\adapters\word_aligner.vhd","FALSE","FALSE"
ENDLIST
LIST "nuhosp3::gaisler","","FALSE","FALSE"
ENDLIST
LIST "p8ctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "phy::gaisler::sim","..\..\lib\gaisler\sim\phy.vhd","FALSE","FALSE"
ENDLIST
LIST "phy_sgmii::gaisler","","FALSE","FALSE"
ENDLIST
LIST "proc3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\proc3.vhd","FALSE","FALSE"
SUBBLOCK "div32::gaisler::arith","..\..\lib\gaisler\arith\div32.vhd","FALSE","FALSE"
SUBBLOCK "iu3::gaisler::libiu","..\..\lib\gaisler\leon3v3\iu3.vhd","FALSE","FALSE"
SUBBLOCK "mmu_cache::gaisler::libcache","..\..\lib\gaisler\leon3v3\mmu_cache.vhd","FALSE","FALSE"
SUBBLOCK "mul32::gaisler::arith","..\..\lib\gaisler\arith\mul32.vhd","FALSE","FALSE"
ENDLIST
LIST "pwm_check::gaisler::sim","..\..\lib\gaisler\sim\pwm_check.vhd","FALSE","FALSE"
ENDLIST
LIST "ramback::gaisler","","FALSE","FALSE"
ENDLIST
LIST "regfile_3p_l3::gaisler::libleon3","..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd","FALSE","FALSE"
SUBBLOCK "regfile_3p::techmap::gencomp","..\..\lib\techmap\maps\regfile_3p.vhd","FALSE","FALSE"
ENDLIST
LIST "rgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\rgmii.vhd","FALSE","FALSE"
SUBBLOCK "rstgen::gaisler::misc","..\..\lib\gaisler\misc\rstgen.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "clkmux::techmap::gencomp","..\..\lib\techmap\maps\clkmux.vhd","FALSE","FALSE"
SUBBLOCK "ddr_ireg::techmap::gencomp","..\..\lib\techmap\maps\ddr_ireg.vhd","FALSE","FALSE"
SUBBLOCK "ddr_oreg::techmap::gencomp","..\..\lib\techmap\maps\ddr_oreg.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncreg::techmap::gencomp","..\..\lib\techmap\maps\syncreg.vhd","FALSE","FALSE"
SUBBLOCK "techbuf::techmap::gencomp","..\..\lib\techmap\maps\techbuf.vhd","FALSE","FALSE"
ENDLIST
LIST "rstgen::gaisler::misc","..\..\lib\gaisler\misc\rstgen.vhd","FALSE","FALSE"
SUBBLOCK "syncreg::techmap::gencomp","..\..\lib\techmap\maps\syncreg.vhd","FALSE","FALSE"
ENDLIST
LIST "sdctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdctrl.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "sdctrl64::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdctrl64.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "sdmctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdmctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "sdrtestmod::gaisler::sim","..\..\lib\gaisler\sim\sdrtestmod.vhd","FALSE","FALSE"
ENDLIST
LIST "ser_phy::gaisler::sim","..\..\lib\gaisler\sim\ser_phy.vhd","FALSE","FALSE"
SUBBLOCK "gmii_to_mii::gaisler::net","..\..\lib\gaisler\greth\adapters\gmii_to_mii.vhd","FALSE","FALSE"
SUBBLOCK "phy::gaisler::sim","..\..\lib\gaisler\sim\phy.vhd","FALSE","FALSE"
SUBBLOCK "sgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\sgmii.vhd","FALSE","FALSE"
ENDLIST
LIST "sgmii::gaisler::net","..\..\lib\gaisler\greth\adapters\sgmii.vhd","FALSE","FALSE"
SUBBLOCK "comma_detect::gaisler::net","..\..\lib\gaisler\greth\adapters\comma_detect.vhd","FALSE","FALSE"
SUBBLOCK "elastic_buffer::gaisler::net","..\..\lib\gaisler\greth\adapters\elastic_buffer.vhd","FALSE","FALSE"
SUBBLOCK "rstgen::gaisler::misc","..\..\lib\gaisler\misc\rstgen.vhd","FALSE","FALSE"
SUBBLOCK "word_aligner::gaisler::net","..\..\lib\gaisler\greth\adapters\word_aligner.vhd","FALSE","FALSE"
SUBBLOCK "ge_1000baseX::opencores::ge_1000baseX_comp","..\..\lib\opencores\ge_1000baseX\ge_1000baseX.v","FALSE","FALSE"
SUBBLOCK "serdes::techmap::gencomp","..\..\lib\techmap\maps\serdes.vhd","FALSE","FALSE"
ENDLIST
LIST "sim::gaisler","..\..\lib\gaisler\sim\sim.vhd","FALSE","FALSE"
SUBBLOCK "ahbram_sim::gaisler::sim","..\..\lib\gaisler\sim\ahbram_sim.vhd","FALSE","FALSE"
SUBBLOCK "ahbrep::gaisler::sim","..\..\lib\gaisler\sim\ahbrep.vhd","FALSE","FALSE"
SUBBLOCK "ddr2ram::gaisler::sim","..\..\lib\gaisler\sim\ddr2ram.vhd","FALSE","FALSE"
SUBBLOCK "ddr3ram::gaisler::sim","..\..\lib\gaisler\sim\ddr3ram.vhd","FALSE","FALSE"
SUBBLOCK "ddrram::gaisler::sim","..\..\lib\gaisler\sim\ddrram.vhd","FALSE","FALSE"
SUBBLOCK "delay_wire::gaisler::sim","..\..\lib\gaisler\sim\delay_wire.vhd","FALSE","FALSE"
SUBBLOCK "grusb_dclsim::gaisler","","FALSE","FALSE"
SUBBLOCK "grusbdcsim::gaisler","","FALSE","FALSE"
SUBBLOCK "i2c_slave_model::gaisler","","FALSE","FALSE"
SUBBLOCK "phy::gaisler::sim","..\..\lib\gaisler\sim\phy.vhd","FALSE","FALSE"
SUBBLOCK "phy_sgmii::gaisler","","FALSE","FALSE"
SUBBLOCK "pwm_check::gaisler::sim","..\..\lib\gaisler\sim\pwm_check.vhd","FALSE","FALSE"
SUBBLOCK "ramback::gaisler","","FALSE","FALSE"
SUBBLOCK "sdrtestmod::gaisler::sim","..\..\lib\gaisler\sim\sdrtestmod.vhd","FALSE","FALSE"
SUBBLOCK "ser_phy::gaisler::sim","..\..\lib\gaisler\sim\ser_phy.vhd","FALSE","FALSE"
SUBBLOCK "slavecheck::gaisler","","FALSE","FALSE"
SUBBLOCK "spi_flash::gaisler::sim","..\..\lib\gaisler\spi\spi_flash.vhd","FALSE","FALSE"
SUBBLOCK "spwtrace::gaisler","","FALSE","FALSE"
SUBBLOCK "spwtracev::gaisler","","FALSE","FALSE"
SUBBLOCK "sram::gaisler::sim","..\..\lib\gaisler\sim\sram.vhd","FALSE","FALSE"
SUBBLOCK "sram16::gaisler::sim","..\..\lib\gaisler\sim\sram16.vhd","FALSE","FALSE"
SUBBLOCK "sramft::gaisler","","FALSE","FALSE"
SUBBLOCK "ulpi::gaisler","","FALSE","FALSE"
SUBBLOCK "utmi::gaisler","","FALSE","FALSE"
SUBBLOCK "zbtssram::gaisler","","FALSE","FALSE"
ENDLIST
LIST "simtrans1553::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\simtrans1553.vhd","FALSE","FALSE"
SUBBLOCK "simtrans1553_single::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\simtrans1553.vhd","FALSE","FALSE"
ENDLIST
LIST "simtrans1553_single::gaisler::gr1553b_pkg","..\..\lib\gaisler\gr1553b\simtrans1553.vhd","FALSE","FALSE"
ENDLIST
LIST "slavecheck::gaisler","","FALSE","FALSE"
ENDLIST
LIST "spi::gaisler","..\..\lib\gaisler\spi\spi.vhd","FALSE","FALSE"
SUBBLOCK "spi2ahb::gaisler::spi","..\..\lib\gaisler\spi\spi2ahb.vhd","FALSE","FALSE"
SUBBLOCK "spi2ahb_apb::gaisler::spi","..\..\lib\gaisler\spi\spi2ahb_apb.vhd","FALSE","FALSE"
SUBBLOCK "spi2ahbx::gaisler::spi","..\..\lib\gaisler\spi\spi2ahbx.vhd","FALSE","FALSE"
SUBBLOCK "spictrl::gaisler::spi","..\..\lib\gaisler\spi\spictrl.vhd","FALSE","FALSE"
SUBBLOCK "spimctrl::gaisler::spi","..\..\lib\gaisler\spi\spimctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "spi2ahb::gaisler::spi","..\..\lib\gaisler\spi\spi2ahb.vhd","FALSE","FALSE"
SUBBLOCK "spi2ahbx::gaisler::spi","..\..\lib\gaisler\spi\spi2ahbx.vhd","FALSE","FALSE"
ENDLIST
LIST "spi2ahb_apb::gaisler::spi","..\..\lib\gaisler\spi\spi2ahb_apb.vhd","FALSE","FALSE"
SUBBLOCK "spi2ahbx::gaisler::spi","..\..\lib\gaisler\spi\spi2ahbx.vhd","FALSE","FALSE"
ENDLIST
LIST "spi2ahbx::gaisler::spi","..\..\lib\gaisler\spi\spi2ahbx.vhd","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_flash::gaisler::sim","..\..\lib\gaisler\spi\spi_flash.vhd","FALSE","FALSE"
ENDLIST
LIST "spictrl::gaisler::spi","..\..\lib\gaisler\spi\spictrl.vhd","FALSE","FALSE"
SUBBLOCK "spictrlx::gaisler","..\..\lib\gaisler\spi\spictrlx.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "spictrl_net::techmap::netcomp","..\..\lib\techmap\maps\spictrl_net.vhd","FALSE","FALSE"
ENDLIST
LIST "spictrlx::gaisler","..\..\lib\gaisler\spi\spictrlx.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2pft::gaisler","","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "spimctrl::gaisler::spi","..\..\lib\gaisler\spi\spimctrl.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "spwtrace::gaisler","","FALSE","FALSE"
ENDLIST
LIST "spwtracev::gaisler","","FALSE","FALSE"
ENDLIST
LIST "sram::gaisler::sim","..\..\lib\gaisler\sim\sram.vhd","FALSE","FALSE"
ENDLIST
LIST "sram16::gaisler::sim","..\..\lib\gaisler\sim\sram16.vhd","FALSE","FALSE"
SUBBLOCK "sram::gaisler::sim","..\..\lib\gaisler\sim\sram.vhd","FALSE","FALSE"
ENDLIST
LIST "sramft::gaisler","","FALSE","FALSE"
ENDLIST
LIST "srctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\srctrl.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
ENDLIST
LIST "ssrctrl::gaisler","","FALSE","FALSE"
ENDLIST
LIST "subsys::gaisler","..\..\lib\gaisler\subsys\subsys.vhd","FALSE","FALSE"
SUBBLOCK "leon_dsu_stat_base::gaisler::subsys","..\..\lib\gaisler\subsys\leon_dsu_stat_base.vhd","FALSE","FALSE"
ENDLIST
LIST "svgactrl::gaisler::misc","..\..\lib\gaisler\misc\svgactrl.vhd","FALSE","FALSE"
SUBBLOCK "ahbmst::grlib::amba","..\..\lib\grlib\amba\ahbmst.vhd","FALSE","FALSE"
SUBBLOCK "report_version::grlib::stdlib","..\..\lib\grlib\util\util.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "syncram_2pft::gaisler","","FALSE","FALSE"
ENDLIST
LIST "tbufmem::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem.vhd","FALSE","FALSE"
SUBBLOCK "syncram::techmap::gencomp","..\..\lib\techmap\maps\syncram.vhd","FALSE","FALSE"
SUBBLOCK "syncram64::techmap::gencomp","..\..\lib\techmap\maps\syncram64.vhd","FALSE","FALSE"
ENDLIST
LIST "tbufmem_2p::gaisler::leon3","..\..\lib\gaisler\leon3v3\tbufmem_2p.vhd","FALSE","FALSE"
SUBBLOCK "syncram_2p::techmap::gencomp","..\..\lib\techmap\maps\syncram_2p.vhd","FALSE","FALSE"
ENDLIST
LIST "trlib::gaisler","hdl\trlib.vhd","FALSE","FALSE"
SUBBLOCK "trctrl::work::trlib","hdl\trctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "uart::gaisler","..\..\lib\gaisler\uart\uart.vhd","FALSE","FALSE"
SUBBLOCK "ahbuart::gaisler::uart","..\..\lib\gaisler\uart\ahbuart.vhd","FALSE","FALSE"
SUBBLOCK "apbuart::gaisler::uart","..\..\lib\gaisler\uart\apbuart.vhd","FALSE","FALSE"
ENDLIST
LIST "ulpi::gaisler","","FALSE","FALSE"
ENDLIST
LIST "utmi::gaisler","","FALSE","FALSE"
ENDLIST
LIST "word_aligner::gaisler::net","..\..\lib\gaisler\greth\adapters\word_aligner.vhd","FALSE","FALSE"
ENDLIST
LIST "zbtssram::gaisler","","FALSE","FALSE"
ENDLIST
LIST "mctrl::esa::memoryctrl","..\..\lib\esa\memoryctrl\mctrl.vhd","FALSE","FALSE"
SUBBLOCK "sdmctrl::gaisler::memctrl","..\..\lib\gaisler\memctrl\sdmctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "memoryctrl::esa","..\..\lib\esa\memoryctrl\memoryctrl.vhd","FALSE","FALSE"
SUBBLOCK "mctrl::esa::memoryctrl","..\..\lib\esa\memoryctrl\mctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "conversions::fmf","..\..\lib\fmf\utilities\conversions.vhd","FALSE","FALSE"
ENDLIST
LIST "flash::fmf","..\..\lib\fmf\flash\flash.vhd","FALSE","FALSE"
SUBBLOCK "m25p80::fmf::flash","..\..\lib\fmf\flash\m25p80.vhd","FALSE","FALSE"
SUBBLOCK "s25fl064a::fmf::flash","..\..\lib\fmf\flash\s25fl064a.vhd","FALSE","FALSE"
ENDLIST
LIST "gen_utils::fmf","..\..\lib\fmf\utilities\gen_utils.vhd","FALSE","FALSE"
ENDLIST
LIST "idt7202::fmf","..\..\lib\fmf\fifo\idt7202.vhd","FALSE","FALSE"
ENDLIST
LIST "m25p80::fmf::flash","..\..\lib\fmf\flash\m25p80.vhd","FALSE","FALSE"
ENDLIST
LIST "s25fl064a::fmf::flash","..\..\lib\fmf\flash\s25fl064a.vhd","FALSE","FALSE"
ENDLIST
LIST "FUNCTIONS::gsi","..\..\lib\gsi\ssram\functions.vhd","FALSE","FALSE"
ENDLIST
LIST "G880E18BT::gsi","..\..\lib\gsi\ssram\g880e18bt.vhd","FALSE","FALSE"
SUBBLOCK "VHDL_BURST_CORE::gsi","..\..\lib\gsi\ssram\core_burst.vhd","FALSE","FALSE"
ENDLIST
LIST "VHDL_BURST_CORE::gsi","..\..\lib\gsi\ssram\core_burst.vhd","FALSE","FALSE"
ENDLIST
LIST "components::cypress","..\..\lib\cypress\ssram\components.vhd","FALSE","FALSE"
SUBBLOCK "CY7C1380D::cypress::components","..\..\lib\cypress\ssram\cy7c1380d.vhd","FALSE","FALSE"
SUBBLOCK "cy7c1354::cypress::components","..\..\lib\cypress\ssram\cy7c1354b.vhd","FALSE","FALSE"
ENDLIST
LIST "cy7c1354::cypress::components","..\..\lib\cypress\ssram\cy7c1354b.vhd","FALSE","FALSE"
ENDLIST
LIST "CY7C1380D::cypress::components","..\..\lib\cypress\ssram\cy7c1380d.vhd","FALSE","FALSE"
ENDLIST
LIST "package_utility::cypress","..\..\lib\cypress\ssram\package_utility.vhd","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
