/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [38:0] _02_;
  reg [12:0] _03_;
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  reg [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~((celloutsig_1_10z[0] | celloutsig_1_8z[2]) & (celloutsig_1_15z[1] | celloutsig_1_1z));
  assign celloutsig_1_0z = ~((in_data[191] | in_data[177]) & (in_data[105] | in_data[124]));
  assign celloutsig_0_2z = ~((in_data[74] | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[33] | in_data[72];
  assign celloutsig_0_4z = celloutsig_0_1z | _00_;
  reg [6:0] _09_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 7'h00;
    else _09_ <= { in_data[32:27], celloutsig_0_0z };
  assign { _00_, _01_[5:0] } = _09_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 39'h0000000000;
    else _02_ <= { in_data[76:45], _00_, _01_[5:0] };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_7z[13:2], celloutsig_0_2z };
  assign celloutsig_1_15z = celloutsig_1_13z[6:1] & in_data[145:140];
  assign celloutsig_1_8z = { celloutsig_1_6z[2:0], celloutsig_1_2z, celloutsig_1_1z } & { celloutsig_1_7z[4:1], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4:2], celloutsig_1_2z } > { celloutsig_1_6z[1:0], celloutsig_1_18z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_10z[17:0], celloutsig_0_0z } < celloutsig_0_7z[19:1];
  assign celloutsig_1_1z = in_data[189:175] < in_data[167:153];
  assign celloutsig_1_3z = - in_data[176:171];
  assign celloutsig_1_7z = - { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[182:180] !== { in_data[174:173], celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_7z[6] & celloutsig_0_0z;
  assign celloutsig_0_1z = in_data[79] & in_data[73];
  assign celloutsig_0_7z = { _02_[24:4], celloutsig_0_0z, celloutsig_0_4z } >> { in_data[21:10], celloutsig_0_0z, celloutsig_0_4z, _00_, _01_[5:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[40:20] >> { _02_[28:20], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, _00_, _01_[5:0] };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >>> in_data[149:145];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } ~^ celloutsig_1_8z;
  assign celloutsig_0_15z = { _03_[4:2], _00_, _01_[5:0] } ^ celloutsig_0_7z[13:4];
  always_latch
    if (!clkin_data[32]) celloutsig_1_13z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_13z = in_data[109:103];
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_8z[4]) | (celloutsig_1_0z & celloutsig_1_3z[0]));
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
