// Seed: 3226250781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(-1'h0),
        .id_6(id_7 & id_2),
        .id_8(id_8)
    ),
    id_9,
    id_10,
    id_11
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    id_17,
    output tri0 id_15
);
  assign id_7 = -1;
  timeunit 1ps;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18
  );
endmodule
