

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0003       clk                 port                   6          receiverState_i[0]
==========================================================================================
============================================== Gated/Generated Clocks ===============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation              
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ack_RNI3ESK5        OA1                    8          rxDataReg[0]        No clocks found on inputs
@K:CKID0002       ack_RNO             NOR2A                  1          ack                 No clocks found on inputs
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

