// Seed: 3964984410
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output tri1  id_2
);
  logic id_4, id_5;
  assign id_2 = 1'b0;
  logic [1 : -1] id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2
    , id_5,
    output supply0 id_3
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic id_6;
  ;
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2
);
  assign id_0 = id_1;
  wire  [  1  :  1  ]  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  always disable id_20;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
