(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h5f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire50;
  wire signed [(3'h5):(1'h0)] wire43;
  wire [(4'h8):(1'h0)] wire42;
  wire signed [(3'h5):(1'h0)] wire40;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  reg signed [(4'ha):(1'h0)] reg49 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg48 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg47 = (1'h0);
  reg [(4'h9):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg44 = (1'h0);
  assign y = {wire50,
                 wire43,
                 wire42,
                 wire40,
                 wire6,
                 wire5,
                 wire4,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 (1'h0)};
  assign wire4 = wire1[(3'h5):(1'h0)];
  assign wire5 = wire1[(2'h2):(2'h2)];
  assign wire6 = $unsigned(wire5);
  module7 #() modinst41 (wire40, clk, wire4, wire1, wire6, wire2);
  assign wire42 = (((wire3[(1'h0):(1'h0)] ?
                              $signed((8'ha7)) : (wire5 <= wire0)) ?
                          wire2 : (wire4[(4'h8):(4'h8)] ?
                              $signed(wire40) : wire5)) ?
                      wire2[(2'h2):(1'h0)] : ($unsigned(wire6[(2'h3):(1'h0)]) ^ $signed({wire5})));
  assign wire43 = (^({$signed(wire6)} >= wire5));
  always
    @(posedge clk) begin
      reg44 <= (wire5[(3'h4):(2'h3)] ?
          $signed($unsigned((wire5 & wire40))) : $unsigned((8'ha6)));
      if ({$unsigned($signed((&wire5)))})
        begin
          reg45 <= (^$unsigned(wire4));
        end
      else
        begin
          if (wire6)
            begin
              reg45 <= (^~{(wire3 | wire40[(2'h2):(2'h2)])});
              reg46 <= wire43[(1'h1):(1'h0)];
              reg47 <= $unsigned((~wire43[(2'h2):(1'h1)]));
            end
          else
            begin
              reg45 <= (~($signed($unsigned(reg45)) ?
                  $unsigned(reg47) : wire5[(3'h5):(1'h1)]));
            end
          reg48 <= $signed(wire40);
        end
      reg49 <= (wire6 >> (!(^wire4[(4'h8):(3'h6)])));
    end
  module19 #() modinst51 (.wire21(wire5), .wire22(wire42), .wire23(wire43), .clk(clk), .y(wire50), .wire20(wire40));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7
#(parameter param39 = {(&(((8'ha6) == (8'ha1)) >> ((8'ha8) << (8'ha1))))})
(y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire11;
  input wire [(3'h4):(1'h0)] wire10;
  input wire [(2'h2):(1'h0)] wire9;
  input wire [(3'h5):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire38;
  wire [(4'h8):(1'h0)] wire37;
  wire [(4'h8):(1'h0)] wire36;
  wire [(3'h7):(1'h0)] wire34;
  wire signed [(4'hb):(1'h0)] wire18;
  wire [(4'ha):(1'h0)] wire17;
  wire [(4'h8):(1'h0)] wire16;
  wire signed [(3'h5):(1'h0)] wire15;
  wire signed [(3'h5):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(3'h4):(1'h0)] wire12;
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire34,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 (1'h0)};
  assign wire12 = (~(8'ha7));
  assign wire13 = wire8;
  assign wire14 = ($unsigned({wire8[(1'h0):(1'h0)]}) << wire13);
  assign wire15 = $signed(wire8);
  assign wire16 = ($unsigned(($unsigned(wire8) ? wire13 : wire15)) ?
                      ({(wire9 ? wire11 : wire10)} ?
                          wire8[(1'h1):(1'h0)] : $signed($unsigned(wire11))) : (~|($signed(wire13) ?
                          wire11[(4'ha):(4'h9)] : $unsigned(wire9))));
  assign wire17 = ($unsigned(($signed(wire8) ^~ (|wire13))) ?
                      wire14 : $signed((wire15[(2'h2):(1'h1)] & $signed(wire15))));
  assign wire18 = ({(wire13 * wire14)} ~^ wire11[(4'h8):(3'h4)]);
  module19 #() modinst35 (wire34, clk, wire15, wire17, wire8, wire14);
  assign wire36 = (((((8'hab) ~^ wire15) == $signed(wire9)) ?
                          wire9[(1'h0):(1'h0)] : wire34) ?
                      ($signed($signed(wire17)) && $unsigned({wire8})) : wire15);
  assign wire37 = ($signed($unsigned({wire15})) <= wire13[(4'h9):(3'h4)]);
  assign wire38 = wire11;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module19
#(parameter param33 = ({(((8'ha6) ? (8'haf) : (8'ha9)) ? ((8'ha6) & (8'haa)) : (8'ha0))} ? {((~^(8'hab)) ? ((8'ha0) ? (8'ha3) : (8'h9e)) : ((8'h9f) ? (8'ha5) : (8'ha3)))} : (({(8'hb0)} >> ((8'hac) + (8'ha1))) >>> {((8'h9f) - (8'h9f))})))
(y, clk, wire23, wire22, wire21, wire20);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire23;
  input wire [(2'h2):(1'h0)] wire22;
  input wire signed [(3'h5):(1'h0)] wire21;
  input wire signed [(3'h5):(1'h0)] wire20;
  wire signed [(4'ha):(1'h0)] wire32;
  wire [(4'hb):(1'h0)] wire31;
  wire signed [(3'h5):(1'h0)] wire30;
  wire [(2'h3):(1'h0)] wire29;
  wire [(4'h9):(1'h0)] wire26;
  wire signed [(2'h3):(1'h0)] wire25;
  wire signed [(4'h8):(1'h0)] wire24;
  reg signed [(4'h8):(1'h0)] reg28 = (1'h0);
  reg [(4'h8):(1'h0)] reg27 = (1'h0);
  assign y = {wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire26,
                 wire25,
                 wire24,
                 reg28,
                 reg27,
                 (1'h0)};
  assign wire24 = (wire23[(2'h2):(1'h1)] ?
                      wire23 : (wire23 ^~ $signed($unsigned(wire23))));
  assign wire25 = $unsigned(wire22[(1'h1):(1'h1)]);
  assign wire26 = wire24;
  always
    @(posedge clk) begin
      reg27 <= wire25;
      reg28 <= reg27;
    end
  assign wire29 = {$signed((+$unsigned(wire22)))};
  assign wire30 = reg27;
  assign wire31 = ($signed({wire26[(3'h7):(3'h5)]}) >>> $signed($signed(wire24)));
  assign wire32 = wire20;
endmodule