\renewcommand{\baselinestretch}{1}
\chapter{Abbreviations}
\markright{Abbreviations}

\begin{tabular}{rl}
  \vspace{0.1em} \textbf{FSM:} & Finite State Machine\\
  \vspace{0.1em} \textbf{DUT:} & Device Under Testing \\
  \vspace{0.1em} \textbf{HST:} & Hardware Synthesis Tool\\
  \vspace{0.1em} \textbf{DOS:} & Denial Of Service\\
  \vspace{0.1em} \textbf{HDL:} & Hardware Description Language\\
  \vspace{0.1em} \textbf{EC:} & Equivalance check\\
  \vspace{0.1em} \textbf{VHSIC:} & Very High Speed Integrated Circuit\\
  \vspace{0.1em} \textbf{VHDL:} & VHSIC Hardware Description Language\\
  \vspace{0.1em} \textbf{SQL:} & Structured Query Language\\
  \vspace{0.1em} \textbf{OSP:} & Open Source Project\\
  \vspace{0.1em} \textbf{GCC:} & GNU compiler collection\\
%  \vspace{0.1em} \textbf{FDIV:} & Floating Point Division\\
  \vspace{0.1em} \textbf{LTS:} & Long Term Support\\
  \vspace{0.1em} \textbf{EDA:} & Electronic Design Automation\\
  \vspace{0.1em} \textbf{AIGs:} & And-Inverter Graphs\\
  \vspace{0.1em} \textbf{IDE:} & Integrated Development Environment\\
  \vspace{0.1em} \textbf{OS:} & Operation System\\
  \vspace{0.1em} \textbf{BLIF:} & Berkeley Logic Interchange Format\\
  \vspace{0.1em} \textbf{SAT:} &  boolean Satisfiability\\
  \vspace{0.1em} \textbf{RTL:} & Resistorâ€“Transistor Logic\\
  \vspace{0.1em} \textbf{ROM:} & Read-Only Memory\\
  \vspace{0.1em} \textbf{LHS:} & Left Hand Side\\
  \vspace{0.1em} \textbf{RHS:} & Right Hand Side\\
  \vspace{0.1em} \textbf{RNG:} & Random Number Generator\\
  \end{tabular}
