// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _monte_sim_dev_exp_core_32_16_50_s_HH_
#define _monte_sim_dev_exp_core_32_16_50_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.h"
#include "monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.h"
#include "monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.h"
#include "monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.h"
#include "monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.h"
#include "monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.h"
#include "monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.h"

namespace ap_rtl {

struct monte_sim_dev_exp_core_32_16_50_s : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<42> > x_V;
    sc_out< sc_lv<32> > ap_return;
    sc_out< sc_logic > ap_ext_blocking_n;
    sc_out< sc_logic > ap_str_blocking_n;
    sc_out< sc_logic > ap_int_blocking_n;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    monte_sim_dev_exp_core_32_16_50_s(sc_module_name name);
    SC_HAS_PROCESS(monte_sim_dev_exp_core_32_16_50_s);

    ~monte_sim_dev_exp_core_32_16_50_s();

    sc_trace_file* mVcdFile;

    monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V* f_x_msb_4_table_V_U;
    monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V* f_x_msb_3_table_V_U;
    monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V* f_x_msb_2_table_V_U;
    monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V* exp_x_msb_1_table_V_U;
    monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1<1,4,36,44,80>* monte_sim_dev_mul_36ns_44ns_80_4_1_U20;
    monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1<1,4,48,50,98>* monte_sim_dev_mul_48ns_50ns_98_4_1_U21;
    monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1<1,4,50,50,100>* monte_sim_dev_mul_50ns_50ns_100_4_1_U22;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > f_x_msb_4_table_V_address0;
    sc_signal< sc_logic > f_x_msb_4_table_V_ce0;
    sc_signal< sc_lv<7> > f_x_msb_4_table_V_q0;
    sc_signal< sc_lv<5> > f_x_msb_3_table_V_address0;
    sc_signal< sc_logic > f_x_msb_3_table_V_ce0;
    sc_signal< sc_lv<32> > f_x_msb_3_table_V_q0;
    sc_signal< sc_lv<8> > f_x_msb_2_table_V_address0;
    sc_signal< sc_logic > f_x_msb_2_table_V_ce0;
    sc_signal< sc_lv<46> > f_x_msb_2_table_V_q0;
    sc_signal< sc_lv<8> > exp_x_msb_1_table_V_address0;
    sc_signal< sc_logic > exp_x_msb_1_table_V_ce0;
    sc_signal< sc_lv<50> > exp_x_msb_1_table_V_q0;
    sc_signal< sc_lv<18> > trunc_ln703_fu_266_p1;
    sc_signal< sc_lv<18> > trunc_ln703_reg_1259;
    sc_signal< sc_lv<1> > tmp_fu_292_p3;
    sc_signal< sc_lv<1> > tmp_reg_1264;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_reg_1264_pp0_iter14_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter1_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter2_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter3_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter4_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter5_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter6_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter7_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1270_pp0_iter8_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1275;
    sc_signal< sc_lv<8> > tmp_V_reg_1275_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1275_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1275_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1275_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_V_1_fu_586_p4;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1281;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1281_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1281_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1281_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1281_pp0_iter4_reg;
    sc_signal< sc_lv<6> > tmp_s_reg_1292;
    sc_signal< sc_lv<7> > tmp_44_reg_1297;
    sc_signal< sc_lv<3> > tmp_46_reg_1302;
    sc_signal< sc_lv<3> > tmp_46_reg_1302_pp0_iter1_reg;
    sc_signal< sc_lv<3> > tmp_46_reg_1302_pp0_iter2_reg;
    sc_signal< sc_lv<3> > tmp_46_reg_1302_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp_46_reg_1302_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_fu_738_p2;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1313_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_fu_792_p2;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1318_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_45_reg_1323;
    sc_signal< sc_lv<32> > tmp_45_reg_1323_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_45_reg_1323_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_45_reg_1323_pp0_iter4_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1329;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1329_pp0_iter2_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1329_pp0_iter3_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1329_pp0_iter4_reg;
    sc_signal< sc_lv<47> > add_ln731_fu_931_p2;
    sc_signal< sc_lv<47> > add_ln731_reg_1350;
    sc_signal< sc_lv<9> > ret_V_10_fu_954_p2;
    sc_signal< sc_lv<9> > ret_V_10_reg_1355;
    sc_signal< sc_lv<9> > ret_V_10_reg_1355_pp0_iter6_reg;
    sc_signal< sc_lv<9> > ret_V_10_reg_1355_pp0_iter7_reg;
    sc_signal< sc_lv<9> > ret_V_10_reg_1355_pp0_iter8_reg;
    sc_signal< sc_lv<9> > ret_V_10_reg_1355_pp0_iter9_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_fu_960_p1;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1361;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1361_pp0_iter6_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1361_pp0_iter7_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1361_pp0_iter8_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1361_pp0_iter9_reg;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_1_V_fu_964_p3;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_1_V_reg_1367;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter7_reg;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter8_reg;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg;
    sc_signal< sc_lv<46> > f_x_msb_2_3_4_lsb_s_V_reg_1382;
    sc_signal< sc_lv<50> > exp_x_msb_2_3_4_lsb_m_1_V_reg_1392;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1397;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1397_pp0_iter11_reg;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1397_pp0_iter12_reg;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1397_pp0_iter13_reg;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1397_pp0_iter14_reg;
    sc_signal< sc_lv<48> > y_lo_s_V_reg_1413;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_606_p1;
    sc_signal< sc_lv<64> > zext_ln544_2_fu_667_p1;
    sc_signal< sc_lv<64> > zext_ln544_3_fu_881_p1;
    sc_signal< sc_lv<64> > zext_ln544_4_fu_1007_p1;
    sc_signal< sc_lv<42> > x_l_V_fu_262_p0;
    sc_signal< sc_lv<42> > trunc_ln703_fu_266_p0;
    sc_signal< sc_lv<42> > p_Result_29_fu_270_p1;
    sc_signal< sc_lv<42> > trunc_ln612_fu_280_p0;
    sc_signal< sc_lv<34> > trunc_ln612_fu_280_p1;
    sc_signal< sc_lv<42> > tmp_fu_292_p1;
    sc_signal< sc_lv<73> > x_l_V_fu_262_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_300_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_314_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_328_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_342_p3;
    sc_signal< sc_lv<1> > p_Result_4_fu_356_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_370_p3;
    sc_signal< sc_lv<1> > p_Result_6_fu_384_p3;
    sc_signal< sc_lv<1> > p_Result_7_fu_398_p3;
    sc_signal< sc_lv<1> > p_Result_8_fu_412_p3;
    sc_signal< sc_lv<1> > p_Result_9_fu_426_p3;
    sc_signal< sc_lv<1> > p_Result_10_fu_440_p3;
    sc_signal< sc_lv<1> > p_Result_s_85_fu_454_p3;
    sc_signal< sc_lv<1> > p_Result_11_fu_468_p3;
    sc_signal< sc_lv<1> > p_Result_12_fu_482_p3;
    sc_signal< sc_lv<1> > p_Result_13_fu_496_p3;
    sc_signal< sc_lv<1> > p_Result_14_fu_510_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_524_p3;
    sc_signal< sc_lv<1> > p_Result_16_fu_538_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_552_p3;
    sc_signal< sc_lv<42> > p_Result_18_fu_566_p1;
    sc_signal< sc_lv<42> > tmp_V_fu_576_p1;
    sc_signal< sc_lv<42> > tmp_V_1_fu_586_p1;
    sc_signal< sc_lv<42> > tmp_V_2_fu_596_p1;
    sc_signal< sc_lv<3> > tmp_V_2_fu_596_p4;
    sc_signal< sc_lv<42> > trunc_ln708_fu_611_p0;
    sc_signal< sc_lv<15> > trunc_ln708_fu_611_p1;
    sc_signal< sc_lv<16> > x_msb_5_lsb_V_fu_615_p3;
    sc_signal< sc_lv<3> > r_V_48_fu_631_p0;
    sc_signal< sc_lv<16> > r_V_48_fu_631_p1;
    sc_signal< sc_lv<19> > r_V_48_fu_631_p2;
    sc_signal< sc_lv<5> > p_Result_29_fu_270_p4;
    sc_signal< sc_lv<49> > p_Result_30_fu_284_p3;
    sc_signal< sc_lv<1> > icmp_ln1314_1_fu_678_p2;
    sc_signal< sc_lv<1> > icmp_ln1314_fu_672_p2;
    sc_signal< sc_lv<1> > xor_ln1311_fu_308_p2;
    sc_signal< sc_lv<1> > xor_ln1311_1_fu_322_p2;
    sc_signal< sc_lv<1> > xor_ln1311_3_fu_350_p2;
    sc_signal< sc_lv<1> > xor_ln1311_4_fu_364_p2;
    sc_signal< sc_lv<1> > or_ln1314_1_fu_696_p2;
    sc_signal< sc_lv<1> > xor_ln1311_2_fu_336_p2;
    sc_signal< sc_lv<1> > or_ln1314_2_fu_702_p2;
    sc_signal< sc_lv<1> > or_ln1314_fu_690_p2;
    sc_signal< sc_lv<1> > xor_ln1311_5_fu_378_p2;
    sc_signal< sc_lv<1> > xor_ln1311_6_fu_392_p2;
    sc_signal< sc_lv<1> > xor_ln1311_8_fu_420_p2;
    sc_signal< sc_lv<1> > xor_ln1311_9_fu_434_p2;
    sc_signal< sc_lv<1> > or_ln1314_5_fu_720_p2;
    sc_signal< sc_lv<1> > xor_ln1311_7_fu_406_p2;
    sc_signal< sc_lv<1> > or_ln1314_6_fu_726_p2;
    sc_signal< sc_lv<1> > or_ln1314_4_fu_714_p2;
    sc_signal< sc_lv<1> > or_ln1314_7_fu_732_p2;
    sc_signal< sc_lv<1> > or_ln1314_3_fu_708_p2;
    sc_signal< sc_lv<1> > xor_ln1311_10_fu_448_p2;
    sc_signal< sc_lv<1> > xor_ln1311_11_fu_462_p2;
    sc_signal< sc_lv<1> > xor_ln1311_13_fu_490_p2;
    sc_signal< sc_lv<1> > xor_ln1311_14_fu_504_p2;
    sc_signal< sc_lv<1> > or_ln1314_10_fu_750_p2;
    sc_signal< sc_lv<1> > xor_ln1311_12_fu_476_p2;
    sc_signal< sc_lv<1> > or_ln1314_11_fu_756_p2;
    sc_signal< sc_lv<1> > or_ln1314_9_fu_744_p2;
    sc_signal< sc_lv<1> > xor_ln1311_15_fu_518_p2;
    sc_signal< sc_lv<1> > xor_ln1311_16_fu_532_p2;
    sc_signal< sc_lv<1> > xor_ln1311_18_fu_560_p2;
    sc_signal< sc_lv<1> > and_ln1314_fu_684_p2;
    sc_signal< sc_lv<1> > or_ln1314_14_fu_774_p2;
    sc_signal< sc_lv<1> > xor_ln1311_17_fu_546_p2;
    sc_signal< sc_lv<1> > or_ln1314_15_fu_780_p2;
    sc_signal< sc_lv<1> > or_ln1314_13_fu_768_p2;
    sc_signal< sc_lv<1> > or_ln1314_16_fu_786_p2;
    sc_signal< sc_lv<1> > or_ln1314_12_fu_762_p2;
    sc_signal< sc_lv<8> > p_Result_32_fu_805_p1;
    sc_signal< sc_lv<8> > zext_ln703_2_fu_808_p1;
    sc_signal< sc_lv<8> > exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2;
    sc_signal< sc_lv<17> > lhs_V_fu_818_p4;
    sc_signal< sc_lv<33> > x_msb_4_5_lsb_V_fu_798_p3;
    sc_signal< sc_lv<34> > zext_ln703_fu_831_p1;
    sc_signal< sc_lv<34> > zext_ln728_fu_827_p1;
    sc_signal< sc_lv<34> > ret_V_fu_835_p2;
    sc_signal< sc_lv<44> > p_Result_34_fu_859_p4;
    sc_signal< sc_lv<36> > p_Result_33_fu_851_p4;
    sc_signal< sc_lv<36> > grp_fu_875_p0;
    sc_signal< sc_lv<44> > grp_fu_875_p1;
    sc_signal< sc_lv<80> > grp_fu_875_p2;
    sc_signal< sc_lv<31> > f_x_msb_3_4_lsb_s_V_fu_885_p4;
    sc_signal< sc_lv<46> > rhs_V_fu_899_p5;
    sc_signal< sc_lv<42> > shl_ln_fu_913_p4;
    sc_signal< sc_lv<47> > lhs_V_9_fu_895_p1;
    sc_signal< sc_lv<47> > zext_ln728_8_fu_909_p1;
    sc_signal< sc_lv<47> > zext_ln1192_fu_921_p1;
    sc_signal< sc_lv<47> > add_ln731_1_fu_925_p2;
    sc_signal< sc_lv<5> > p_Result_35_fu_937_p4;
    sc_signal< sc_lv<9> > lhs_V_10_fu_947_p1;
    sc_signal< sc_lv<9> > rhs_V_8_fu_951_p1;
    sc_signal< sc_lv<50> > p_Result_36_fu_971_p3;
    sc_signal< sc_lv<48> > grp_fu_985_p0;
    sc_signal< sc_lv<50> > grp_fu_985_p1;
    sc_signal< sc_lv<98> > grp_fu_985_p2;
    sc_signal< sc_lv<8> > p_Result_31_fu_991_p3;
    sc_signal< sc_lv<56> > rhs_V_9_fu_1015_p4;
    sc_signal< sc_lv<57> > lhs_V_11_fu_1012_p1;
    sc_signal< sc_lv<57> > zext_ln728_9_fu_1023_p1;
    sc_signal< sc_lv<57> > zext_ln703_7_fu_1033_p1;
    sc_signal< sc_lv<57> > ret_V_11_fu_1027_p2;
    sc_signal< sc_lv<57> > ret_V_12_fu_1036_p2;
    sc_signal< sc_lv<50> > grp_fu_1058_p0;
    sc_signal< sc_lv<50> > grp_fu_1058_p1;
    sc_signal< sc_lv<100> > grp_fu_1058_p2;
    sc_signal< sc_lv<50> > zext_ln703_8_fu_1074_p1;
    sc_signal< sc_lv<50> > y_l_V_fu_1077_p2;
    sc_signal< sc_lv<1> > xor_ln1315_fu_1092_p2;
    sc_signal< sc_lv<1> > or_ln1314_18_fu_1105_p2;
    sc_signal< sc_lv<46> > select_ln1315_fu_1097_p3;
    sc_signal< sc_lv<46> > trunc_ln5_fu_1082_p4;
    sc_signal< sc_lv<46> > p_Val2_84_fu_1109_p3;
    sc_signal< sc_lv<47> > zext_ln1314_fu_1117_p1;
    sc_signal< sc_lv<42> > trunc_ln703_4_fu_1133_p1;
    sc_signal< sc_lv<44> > trunc_ln703_3_fu_1129_p1;
    sc_signal< sc_lv<45> > trunc_ln703_2_fu_1125_p1;
    sc_signal< sc_lv<47> > y_V_fu_1137_p2;
    sc_signal< sc_lv<2> > tmp_141_fu_1161_p4;
    sc_signal< sc_lv<45> > add_ln703_35_fu_1155_p2;
    sc_signal< sc_lv<1> > icmp_ln1513_fu_1171_p2;
    sc_signal< sc_lv<1> > tmp_142_fu_1177_p3;
    sc_signal< sc_lv<44> > add_ln703_34_fu_1149_p2;
    sc_signal< sc_lv<2> > tmp_143_fu_1191_p4;
    sc_signal< sc_lv<1> > icmp_ln1513_1_fu_1201_p2;
    sc_signal< sc_lv<1> > or_ln1513_fu_1185_p2;
    sc_signal< sc_lv<42> > add_ln703_33_fu_1143_p2;
    sc_signal< sc_lv<4> > tmp_144_fu_1213_p4;
    sc_signal< sc_lv<1> > icmp_ln1513_2_fu_1223_p2;
    sc_signal< sc_lv<1> > or_ln1513_1_fu_1207_p2;
    sc_signal< sc_lv<39> > trunc_ln703_1_fu_1121_p1;
    sc_signal< sc_lv<39> > add_ln700_fu_1235_p2;
    sc_signal< sc_lv<1> > or_ln1513_2_fu_1229_p2;
    sc_signal< sc_lv<32> > tmp_47_fu_1241_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to14;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<100> > grp_fu_1058_p00;
    sc_signal< sc_lv<100> > grp_fu_1058_p10;
    sc_signal< sc_lv<80> > grp_fu_875_p00;
    sc_signal< sc_lv<80> > grp_fu_875_p10;
    sc_signal< sc_lv<98> > grp_fu_985_p00;
    sc_signal< sc_lv<98> > grp_fu_985_p10;
    sc_signal< sc_lv<19> > r_V_48_fu_631_p00;
    sc_signal< sc_lv<19> > r_V_48_fu_631_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<49> ap_const_lv49_1E2804E87B33E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<46> ap_const_lv46_3FFFFFFFFFFF;
    static const sc_lv<46> ap_const_lv46_0;
    static const sc_lv<47> ap_const_lv47_40;
    static const sc_lv<42> ap_const_lv42_40;
    static const sc_lv<44> ap_const_lv44_40;
    static const sc_lv<45> ap_const_lv45_40;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<39> ap_const_lv39_40;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln700_fu_1235_p2();
    void thread_add_ln703_33_fu_1143_p2();
    void thread_add_ln703_34_fu_1149_p2();
    void thread_add_ln703_35_fu_1155_p2();
    void thread_add_ln731_1_fu_925_p2();
    void thread_add_ln731_fu_931_p2();
    void thread_and_ln1314_fu_684_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_ext_blocking_n();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to14();
    void thread_ap_int_blocking_n();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_ap_str_blocking_n();
    void thread_exp_x_msb_1_table_V_address0();
    void thread_exp_x_msb_1_table_V_ce0();
    void thread_exp_x_msb_3_4_lsb_m_1_V_fu_964_p3();
    void thread_exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2();
    void thread_f_x_msb_2_table_V_address0();
    void thread_f_x_msb_2_table_V_ce0();
    void thread_f_x_msb_3_4_lsb_s_V_fu_885_p4();
    void thread_f_x_msb_3_table_V_address0();
    void thread_f_x_msb_3_table_V_ce0();
    void thread_f_x_msb_4_table_V_address0();
    void thread_f_x_msb_4_table_V_ce0();
    void thread_grp_fu_1058_p0();
    void thread_grp_fu_1058_p00();
    void thread_grp_fu_1058_p1();
    void thread_grp_fu_1058_p10();
    void thread_grp_fu_875_p0();
    void thread_grp_fu_875_p00();
    void thread_grp_fu_875_p1();
    void thread_grp_fu_875_p10();
    void thread_grp_fu_985_p0();
    void thread_grp_fu_985_p00();
    void thread_grp_fu_985_p1();
    void thread_grp_fu_985_p10();
    void thread_icmp_ln1314_1_fu_678_p2();
    void thread_icmp_ln1314_fu_672_p2();
    void thread_icmp_ln1513_1_fu_1201_p2();
    void thread_icmp_ln1513_2_fu_1223_p2();
    void thread_icmp_ln1513_fu_1171_p2();
    void thread_lhs_V_10_fu_947_p1();
    void thread_lhs_V_11_fu_1012_p1();
    void thread_lhs_V_9_fu_895_p1();
    void thread_lhs_V_fu_818_p4();
    void thread_or_ln1314_10_fu_750_p2();
    void thread_or_ln1314_11_fu_756_p2();
    void thread_or_ln1314_12_fu_762_p2();
    void thread_or_ln1314_13_fu_768_p2();
    void thread_or_ln1314_14_fu_774_p2();
    void thread_or_ln1314_15_fu_780_p2();
    void thread_or_ln1314_16_fu_786_p2();
    void thread_or_ln1314_17_fu_792_p2();
    void thread_or_ln1314_18_fu_1105_p2();
    void thread_or_ln1314_1_fu_696_p2();
    void thread_or_ln1314_2_fu_702_p2();
    void thread_or_ln1314_3_fu_708_p2();
    void thread_or_ln1314_4_fu_714_p2();
    void thread_or_ln1314_5_fu_720_p2();
    void thread_or_ln1314_6_fu_726_p2();
    void thread_or_ln1314_7_fu_732_p2();
    void thread_or_ln1314_8_fu_738_p2();
    void thread_or_ln1314_9_fu_744_p2();
    void thread_or_ln1314_fu_690_p2();
    void thread_or_ln1513_1_fu_1207_p2();
    void thread_or_ln1513_2_fu_1229_p2();
    void thread_or_ln1513_fu_1185_p2();
    void thread_p_Result_10_fu_440_p3();
    void thread_p_Result_11_fu_468_p3();
    void thread_p_Result_12_fu_482_p3();
    void thread_p_Result_13_fu_496_p3();
    void thread_p_Result_14_fu_510_p3();
    void thread_p_Result_15_fu_524_p3();
    void thread_p_Result_16_fu_538_p3();
    void thread_p_Result_17_fu_552_p3();
    void thread_p_Result_18_fu_566_p1();
    void thread_p_Result_1_fu_314_p3();
    void thread_p_Result_29_fu_270_p1();
    void thread_p_Result_29_fu_270_p4();
    void thread_p_Result_2_fu_328_p3();
    void thread_p_Result_30_fu_284_p3();
    void thread_p_Result_31_fu_991_p3();
    void thread_p_Result_32_fu_805_p1();
    void thread_p_Result_33_fu_851_p4();
    void thread_p_Result_34_fu_859_p4();
    void thread_p_Result_35_fu_937_p4();
    void thread_p_Result_36_fu_971_p3();
    void thread_p_Result_3_fu_342_p3();
    void thread_p_Result_4_fu_356_p3();
    void thread_p_Result_5_fu_370_p3();
    void thread_p_Result_6_fu_384_p3();
    void thread_p_Result_7_fu_398_p3();
    void thread_p_Result_8_fu_412_p3();
    void thread_p_Result_9_fu_426_p3();
    void thread_p_Result_s_85_fu_454_p3();
    void thread_p_Result_s_fu_300_p3();
    void thread_p_Val2_84_fu_1109_p3();
    void thread_r_V_48_fu_631_p0();
    void thread_r_V_48_fu_631_p00();
    void thread_r_V_48_fu_631_p1();
    void thread_r_V_48_fu_631_p10();
    void thread_r_V_48_fu_631_p2();
    void thread_ret_V_10_fu_954_p2();
    void thread_ret_V_11_fu_1027_p2();
    void thread_ret_V_12_fu_1036_p2();
    void thread_ret_V_fu_835_p2();
    void thread_rhs_V_8_fu_951_p1();
    void thread_rhs_V_9_fu_1015_p4();
    void thread_rhs_V_fu_899_p5();
    void thread_select_ln1315_fu_1097_p3();
    void thread_shl_ln_fu_913_p4();
    void thread_tmp_141_fu_1161_p4();
    void thread_tmp_142_fu_1177_p3();
    void thread_tmp_143_fu_1191_p4();
    void thread_tmp_144_fu_1213_p4();
    void thread_tmp_47_fu_1241_p4();
    void thread_tmp_V_1_fu_586_p1();
    void thread_tmp_V_1_fu_586_p4();
    void thread_tmp_V_2_fu_596_p1();
    void thread_tmp_V_2_fu_596_p4();
    void thread_tmp_V_fu_576_p1();
    void thread_tmp_fu_292_p1();
    void thread_tmp_fu_292_p3();
    void thread_trunc_ln5_fu_1082_p4();
    void thread_trunc_ln612_1_fu_960_p1();
    void thread_trunc_ln612_fu_280_p0();
    void thread_trunc_ln612_fu_280_p1();
    void thread_trunc_ln703_1_fu_1121_p1();
    void thread_trunc_ln703_2_fu_1125_p1();
    void thread_trunc_ln703_3_fu_1129_p1();
    void thread_trunc_ln703_4_fu_1133_p1();
    void thread_trunc_ln703_fu_266_p0();
    void thread_trunc_ln703_fu_266_p1();
    void thread_trunc_ln708_fu_611_p0();
    void thread_trunc_ln708_fu_611_p1();
    void thread_x_l_V_fu_262_p0();
    void thread_x_l_V_fu_262_p1();
    void thread_x_msb_4_5_lsb_V_fu_798_p3();
    void thread_x_msb_5_lsb_V_fu_615_p3();
    void thread_xor_ln1311_10_fu_448_p2();
    void thread_xor_ln1311_11_fu_462_p2();
    void thread_xor_ln1311_12_fu_476_p2();
    void thread_xor_ln1311_13_fu_490_p2();
    void thread_xor_ln1311_14_fu_504_p2();
    void thread_xor_ln1311_15_fu_518_p2();
    void thread_xor_ln1311_16_fu_532_p2();
    void thread_xor_ln1311_17_fu_546_p2();
    void thread_xor_ln1311_18_fu_560_p2();
    void thread_xor_ln1311_1_fu_322_p2();
    void thread_xor_ln1311_2_fu_336_p2();
    void thread_xor_ln1311_3_fu_350_p2();
    void thread_xor_ln1311_4_fu_364_p2();
    void thread_xor_ln1311_5_fu_378_p2();
    void thread_xor_ln1311_6_fu_392_p2();
    void thread_xor_ln1311_7_fu_406_p2();
    void thread_xor_ln1311_8_fu_420_p2();
    void thread_xor_ln1311_9_fu_434_p2();
    void thread_xor_ln1311_fu_308_p2();
    void thread_xor_ln1315_fu_1092_p2();
    void thread_y_V_fu_1137_p2();
    void thread_y_l_V_fu_1077_p2();
    void thread_zext_ln1192_fu_921_p1();
    void thread_zext_ln1314_fu_1117_p1();
    void thread_zext_ln544_1_fu_606_p1();
    void thread_zext_ln544_2_fu_667_p1();
    void thread_zext_ln544_3_fu_881_p1();
    void thread_zext_ln544_4_fu_1007_p1();
    void thread_zext_ln703_2_fu_808_p1();
    void thread_zext_ln703_7_fu_1033_p1();
    void thread_zext_ln703_8_fu_1074_p1();
    void thread_zext_ln703_fu_831_p1();
    void thread_zext_ln728_8_fu_909_p1();
    void thread_zext_ln728_9_fu_1023_p1();
    void thread_zext_ln728_fu_827_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
