// Seed: 3742720293
module module_0;
  wire id_1;
  wire id_2;
  ;
endmodule
module module_0 #(
    parameter id_6 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout tri0 id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  assign id_3 = -1'b0 ? id_2 : -1;
  assign module_1#(
      .id_1(1),
      .id_3(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_2(1),
      .id_5(1),
      .id_4(1),
      .id_4(-1)
  ) [-1] = -1'b0;
endmodule
