

================================================================
== Vivado HLS Report for 'calcola'
================================================================
* Date:           Thu Mar 11 17:05:44 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Calcola
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   35|    1|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    162|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     552|    486|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     170|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     722|    857|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |calcola_AXILiteS_s_axi_U  |calcola_AXILiteS_s_axi  |        0|      0|  158|  248|
    |calcola_sdiv_32s_bkb_U1   |calcola_sdiv_32s_bkb    |        0|      0|  394|  238|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        0|      0|  552|  486|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_136_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_2_fu_130_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_124_p2    |     -    |      0|  0|  39|          32|          32|
    |or_cond_fu_111_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_81_p2     |   icmp   |      0|  0|  11|           8|           6|
    |tmp_3_fu_87_p2     |   icmp   |      0|  0|  11|           8|           6|
    |tmp_5_fu_93_p2     |   icmp   |      0|  0|  11|           8|           6|
    |tmp_7_fu_99_p2     |   icmp   |      0|  0|  11|           8|           6|
    |tmp_8_fu_105_p2    |   icmp   |      0|  0|  18|          32|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0| 162|         161|         122|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  173|         39|    1|         39|
    |ap_phi_mux_storemerge4_phi_fu_67_p10  |    9|          2|   32|         64|
    |storemerge4_reg_63                    |   27|          5|   32|        160|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  209|         46|   65|        263|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_read_reg_146      |  32|   0|   32|          0|
    |ap_CS_fsm           |  38|   0|   38|          0|
    |b_read_reg_140      |  32|   0|   32|          0|
    |or_cond_reg_164     |   1|   0|    1|          0|
    |storemerge4_reg_63  |  32|   0|   32|          0|
    |tmp_1_reg_152       |   1|   0|    1|          0|
    |tmp_3_reg_156       |   1|   0|    1|          0|
    |tmp_5_reg_160       |   1|   0|    1|          0|
    |tmp_6_reg_178       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 170|   0|  170|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |    calcola   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    calcola   | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

