
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1065923                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381572                       # Number of bytes of host memory used
host_op_rate                                  1237296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3381.84                       # Real time elapsed on the host
host_tick_rate                              601096122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3604777912                       # Number of instructions simulated
sim_ops                                    4184335036                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032810                       # Number of seconds simulated
sim_ticks                                2032809535302                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   120                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1289075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2578150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 342015989                       # Number of branches fetched
system.switch_cpus.committedInsts          1604777911                       # Number of instructions committed
system.switch_cpus.committedOps            1867034005                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4874843009                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4874843009                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    615939855                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    574546701                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    272646306                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            51378377                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1663442144                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1663442144                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2359591702                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1371009629                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           362764071                       # Number of load instructions
system.switch_cpus.num_mem_refs             637454522                       # number of memory refs
system.switch_cpus.num_store_insts          274690451                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      30308871                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             30308871                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     20205874                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     10102997                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1156651418     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult         72928185      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        362764071     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       274690451     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1867034125                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6325120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12650240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1288955                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       659719                       # Transaction distribution
system.membus.trans_dist::CleanEvict           629356                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1288955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1904332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1962893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3867225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3867225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    121841408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    127604224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    249445632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               249445632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1289075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1289075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1289075                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4456588239                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4699663569                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12158908795                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6324880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3326150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4288045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             240                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6324880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18975360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18975360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1150918528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1150918528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1289075                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84444032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7614195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7614195    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7614195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9722756988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13187875200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     81251584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          81251584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     40589824                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       40589824                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       634778                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             634778                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       317108                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            317108                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     39970092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             39970092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      19967352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            19967352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      19967352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     39970092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            59937444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    634216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1214013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000533772484                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        35306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        35306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2660947                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            599252                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     634778                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    317108                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1269556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  634216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 55543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            42586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            13034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            11548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            44526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            86509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           138114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           232877                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           142039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            82518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            42152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          131770                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          118596                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           26948                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           42584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           19486                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           38726                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             8180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            65688                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           104422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           104653                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           104164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            46182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            23092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          104418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           73390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.99                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 22499435444                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6070065000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            45262179194                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18533.11                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37283.11                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  755704                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 550334                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.25                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.77                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1269556                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              634216                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 609424                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 604589                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 34647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 34647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 35307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 35306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       542163                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   218.172026                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   176.195472                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   183.310412                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9809      1.81%      1.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       378312     69.78%     71.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        62336     11.50%     83.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        34434      6.35%     89.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        24973      4.61%     94.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        13664      2.52%     96.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         8099      1.49%     98.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5408      1.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         5128      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       542163                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        35306                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.384609                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.684440                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.897143                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           73      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1373      3.89%      4.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2863      8.11%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4592     13.01%     25.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6601     18.70%     43.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4566     12.93%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         6473     18.33%     75.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4116     11.66%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1800      5.10%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          909      2.57%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           14      0.04%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          435      1.23%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          424      1.20%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           45      0.13%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          125      0.35%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          797      2.26%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          100      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        35306                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        35306                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.962641                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.960439                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.270942                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             660      1.87%      1.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           34645     98.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        35306                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              77696832                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3554752                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               40588096                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               81251584                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            40589824                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       38.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       19.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    39.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    19.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.45                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032808576487                       # Total gap between requests
system.mem_ctrls0.avgGap                   2135558.86                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     77696832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     40588096                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 38221402.768290899694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 19966502.171080242842                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1269556                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       634216                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  45262179194                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46711718442087                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35651.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  73652696.31                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1642521300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           873020775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3589849200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1289768040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    316370167170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    514178888640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      998411967765                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.148802                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1333475071550                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 631454703752                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2228529660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1184487810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5078203620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2020698540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    460927259550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    392449516800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1024356448620                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       503.911670                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1015496719051                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 949433056251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     83750016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          83750016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     43854208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       43854208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       654297                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             654297                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       342611                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            342611                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     41199146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             41199146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      21573201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            21573201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      21573201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     41199146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            62772346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    685222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1248681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000656064406                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        38374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        38374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2735725                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            647232                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     654297                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    342611                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1308594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  685222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 59913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            30796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            27658                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            23100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            57982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            80254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           147439                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           250512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           147824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            57399                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            63004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          135651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          111332                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           30798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           23098                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           27188                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           34646                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            80841                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           115490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           115482                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           115466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            34640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            26946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          115486                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           77000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 22677413079                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6243405000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            46090181829                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18161.09                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36911.09                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  782414                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 589819                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.66                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               86.08                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1308594                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              685222                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 625812                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 622869                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 35609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 35609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 38374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       561649                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   220.366186                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   179.464777                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   179.631420                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         8859      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       379732     67.61%     69.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        76560     13.63%     82.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        42631      7.59%     90.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        19720      3.51%     93.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        15677      2.79%     96.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         8927      1.59%     98.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5275      0.94%     99.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         4268      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       561649                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        38374                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.539454                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.039848                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.592538                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11          1531      3.99%      3.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          720      1.88%      5.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2792      7.28%     13.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2846      7.42%     20.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3702      9.65%     30.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6561     17.10%     47.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         6076     15.83%     63.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         5222     13.61%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2082      5.43%     82.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2701      7.04%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          968      2.52%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          821      2.14%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          463      1.21%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          725      1.89%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          222      0.58%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          935      2.44%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        38374                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        38374                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.855866                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.847855                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.517280                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2766      7.21%      7.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           35607     92.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        38374                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              79915584                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3834432                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               43852864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               83750016                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            43854208                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       39.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       21.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    41.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032807522728                       # Total gap between requests
system.mem_ctrls1.avgGap                   2039112.46                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     79915584                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     43852864                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 39312873.445434480906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 21572539.501830451190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1308594                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       685222                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  46090181829                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46753286114119                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35221.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  68230859.65                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1643663700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           873627975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3449448240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1326255840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    316163195040                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    514353180960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      998277124395                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       491.082468                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1333853293116                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 631076482186                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2366510160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1257829980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5466134100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2250493380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    451755786270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    400172428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1023736935330                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       503.606913                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1035767062649                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 929162712653                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      5036045                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5036045                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      5036045                       # number of overall hits
system.l2.overall_hits::total                 5036045                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1289075                       # number of demand (read+write) misses
system.l2.demand_misses::total                1289075                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1289075                       # number of overall misses
system.l2.overall_misses::total               1289075                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 110626183119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     110626183119                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 110626183119                       # number of overall miss cycles
system.l2.overall_miss_latency::total    110626183119                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      6325120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6325120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6325120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6325120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.203802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.203802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85818.267455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85818.267455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85818.267455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85818.267455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              659719                       # number of writebacks
system.l2.writebacks::total                    659719                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1289075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1289075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1289075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1289075                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  99597198351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99597198351                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  99597198351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99597198351                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.203802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.203802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77262.531933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77262.531933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77262.531933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77262.531933                       # average overall mshr miss latency
system.l2.replacements                        1289075                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2666431                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2666431                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2666431                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2666431                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      8732814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8732814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72773.450000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72773.450000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7700932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7700932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64174.433333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64174.433333                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5035925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5035925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1288955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1288955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 110617450305                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 110617450305                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6324880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6324880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.203791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85819.481910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85819.481910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1288955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1288955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  99589497419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99589497419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.203791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77263.750417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77263.750417                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    21631097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1291123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.753707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks              1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1523.298516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   523.701484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.743798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.255714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1556                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 203692915                       # Number of tag accesses
system.l2.tags.data_accesses                203692915                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967190464698                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032809535302                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1604778032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3606877766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099734                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1604778032                       # number of overall hits
system.cpu.icache.overall_hits::total      3606877766                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1604778032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3606878597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1604778032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3606878597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1604778032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3606877766                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1604778032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3606878597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.810024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3606878597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4340407.457280                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.810024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      140668266114                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     140668266114                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713904073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    597973531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1311877604                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713904073                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    597973531                       # number of overall hits
system.cpu.dcache.overall_hits::total      1311877604                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9758740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6325000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16083740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9758740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6325000                       # number of overall misses
system.cpu.dcache.overall_misses::total      16083740                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 168073572210                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 168073572210                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 168073572210                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 168073572210                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723662813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    604298531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1327961344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723662813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    604298531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1327961344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26572.896792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10449.906067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26572.896792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10449.906067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8737633                       # number of writebacks
system.cpu.dcache.writebacks::total           8737633                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6325000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6325000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6325000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6325000                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 162798522210                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 162798522210                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 162798522210                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 162798522210                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25738.896792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25738.896792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25738.896792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25738.896792                       # average overall mshr miss latency
system.cpu.dcache.replacements               16083763                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395777213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    341023376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       736800589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6215347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6324760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12540107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 168063288156                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 168063288156                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401992560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    347348136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    749340696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26572.279131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13402.061733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6324760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6324760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 162788438316                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 162788438316                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25738.279131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25738.279131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318126860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    256950155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      575077015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10284054                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10284054                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321670253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    256950395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    578620648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42850.225000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.902122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10083894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10083894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42016.225000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42016.225000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18837928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17739936                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36577864                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          120                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          279                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8900448                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8900448                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18838087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17740056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36578143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74170.400000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 31901.247312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          120                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8800368                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8800368                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73336.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73336.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18838087                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17740056                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36578143                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18838087                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17740056                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36578143                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1401117630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16084019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.112408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.771163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.228370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44851848179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44851848179                       # Number of data accesses

---------- End Simulation Statistics   ----------
