/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

/* Ver: PTPOFF_WAT0_85C_20171226 */

#ifndef MTK_UNIFIED_POWER_DATA_MT8168_H
#define MTK_UNIFIED_POWER_DATA_MT8168_H

/* remember to sync to sspm upower */
#define UPOWER_CSRAM_BASE 0x0012a000
#define UPOWER_CSRAM_SIZE 0x3000 /* 12K bytes */
#define UPOWER_DVFS_OFF_BOTTOM 0x8 /* ignore the last 8 bytes */
/* limit should be at 0x12CFF4 */
#define UPOWER_TBL_LIMIT \
	((UPOWER_CSRAM_BASE)+(UPOWER_CSRAM_SIZE)-(UPOWER_DVFS_OFF_BOTTOM))

struct upower_tbl upower_tbl_ll_FY = {
	.row = {
		{.cap = 503, .volt = 65000, .dyn_pwr = 34075,
			.lkg_pwr = {29003, 29003, 29003, 29003, 29003, 29003} },
		{.cap = 557, .volt = 67500, .dyn_pwr = 40262,
			.lkg_pwr = {30583, 30583, 30583, 30583, 30583, 30583} },
		{.cap = 608, .volt = 70000, .dyn_pwr = 46999,
			.lkg_pwr = {32164, 32164, 32164, 32164, 32164, 32164} },
		{.cap = 653, .volt = 72500, .dyn_pwr = 54289,
			.lkg_pwr = {33703, 33703, 33703, 33703, 33703, 33703} },
		{.cap = 696, .volt = 75000, .dyn_pwr = 62110,
			.lkg_pwr = {35242, 35242, 35242, 35242, 35242, 35242} },
		{.cap = 738, .volt = 77500, .dyn_pwr = 70540,
			.lkg_pwr = {36877, 36877, 36877, 36877, 36877, 36877} },
		{.cap = 778, .volt = 80000, .dyn_pwr = 79586,
			.lkg_pwr = {38513, 38513, 38513, 38513, 38513, 38513} },
		{.cap = 806, .volt = 82500, .dyn_pwr = 87953,
			.lkg_pwr = {40182, 40182, 40182, 40182, 40182, 40182} },
		{.cap = 834, .volt = 85000, .dyn_pwr = 96877,
			.lkg_pwr = {41850, 41850, 41850, 41850, 41850, 41850} },
		{.cap = 863, .volt = 87500, .dyn_pwr = 106352,
			.lkg_pwr = {43640, 43640, 43640, 43640, 43640, 43640} },
		{.cap = 892, .volt = 90000, .dyn_pwr = 116353,
			.lkg_pwr = {45429, 45429, 45429, 45429, 45429, 45429} },
		{.cap = 920, .volt = 92500, .dyn_pwr = 126864,
			.lkg_pwr = {47414, 47414, 47414, 47414, 47414, 47414} },
		{.cap = 946, .volt = 95000, .dyn_pwr = 137802,
			.lkg_pwr = {49400, 49400, 49400, 49400, 49400, 49400} },
		{.cap = 973, .volt = 97500, .dyn_pwr = 149385,
			.lkg_pwr = {51481, 51481, 51481, 51481, 51481, 51481} },
		{.cap = 999, .volt = 100000, .dyn_pwr = 161651,
			.lkg_pwr = {53561, 53561, 53561, 53561, 53561, 53561} },
		{.cap = 1024, .volt = 102500, .dyn_pwr = 174463,
			.lkg_pwr = {55659, 55659, 55659, 55659, 55659, 55659} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
	},
};

struct upower_tbl upower_tbl_cluster_ll_FY = {
	.row = {
		{.cap = 503, .volt = 65000, .dyn_pwr = 6367,
			.lkg_pwr = {31454, 31454, 31454, 31454, 31454, 31454} },
		{.cap = 557, .volt = 67500, .dyn_pwr = 7601,
			.lkg_pwr = {32035, 32035, 32035, 32035, 32035, 32035} },
		{.cap = 608, .volt = 70000, .dyn_pwr = 8974,
			.lkg_pwr = {32616, 32616, 32616, 32616, 32616, 32616} },
		{.cap = 653, .volt = 72500, .dyn_pwr = 10483,
			.lkg_pwr = {33860, 33860, 33860, 33860, 33860, 33860} },
		{.cap = 696, .volt = 75000, .dyn_pwr = 12126,
			.lkg_pwr = {35105, 35105, 35105, 35105, 35105, 35105} },
		{.cap = 738, .volt = 77500, .dyn_pwr = 13928,
			.lkg_pwr = {36566, 36566, 36566, 36566, 36566, 36566} },
		{.cap = 778, .volt = 80000, .dyn_pwr = 15885,
			.lkg_pwr = {38027, 38027, 38027, 38027, 38027, 38027} },
		{.cap = 806, .volt = 82500, .dyn_pwr = 17689,
			.lkg_pwr = {39752, 39752, 39752, 39752, 39752, 39752} },
		{.cap = 834, .volt = 85000, .dyn_pwr = 19636,
			.lkg_pwr = {41478, 41478, 41478, 41478, 41478, 41478} },
		{.cap = 863, .volt = 87500, .dyn_pwr = 21717,
			.lkg_pwr = {43703, 43703, 43703, 43703, 43703, 43703} },
		{.cap = 892, .volt = 90000, .dyn_pwr = 23938,
			.lkg_pwr = {45928, 45928, 45928, 45928, 45928, 45928} },
		{.cap = 920, .volt = 92500, .dyn_pwr = 26303,
			.lkg_pwr = {48314, 48314, 48314, 48314, 48314, 48314} },
		{.cap = 946, .volt = 95000, .dyn_pwr = 28800,
			.lkg_pwr = {50700, 50700, 50700, 50700, 50700, 50700} },
		{.cap = 973, .volt = 97500, .dyn_pwr = 31465,
			.lkg_pwr = {53660, 53660, 53660, 53660, 53660, 53660} },
		{.cap = 999, .volt = 100000, .dyn_pwr = 34287,
			.lkg_pwr = {56620, 56620, 56620, 56620, 56620, 56620} },
		{.cap = 1024, .volt = 102500, .dyn_pwr = 37271,
			.lkg_pwr = {60156, 60156, 60156, 60156, 60156, 60156} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
	},
};

struct upower_tbl upower_tbl_cci_FY = {
	.row = {
		{.cap = 0, .volt = 65000, .dyn_pwr = 1791,
			.lkg_pwr = {2863, 2863, 2863, 2863, 2863, 2863} },
		{.cap = 0, .volt = 67500, .dyn_pwr = 2136,
			.lkg_pwr = {2993, 2993, 2993, 2993, 2993, 2993} },
		{.cap = 0, .volt = 70000, .dyn_pwr = 2521,
			.lkg_pwr = {3122, 3122, 3122, 3122, 3122, 3122} },
		{.cap = 0, .volt = 72500, .dyn_pwr = 2946,
			.lkg_pwr = {3270, 3270, 3270, 3270, 3270, 3270} },
		{.cap = 0, .volt = 75000, .dyn_pwr = 3411,
			.lkg_pwr = {3417, 3417, 3417, 3417, 3417, 3417} },
		{.cap = 0, .volt = 77500, .dyn_pwr = 3917,
			.lkg_pwr = {3588, 3588, 3588, 3588, 3588, 3588} },
		{.cap = 0, .volt = 80000, .dyn_pwr = 4461,
			.lkg_pwr = {3760, 3760, 3760, 3760, 3760, 3760} },
		{.cap = 0, .volt = 82500, .dyn_pwr = 4975,
			.lkg_pwr = {3955, 3955, 3955, 3955, 3955, 3955} },
		{.cap = 0, .volt = 85000, .dyn_pwr = 5526,
			.lkg_pwr = {4151, 4151, 4151, 4151, 4151, 4151} },
		{.cap = 0, .volt = 87500, .dyn_pwr = 6108,
			.lkg_pwr = {4390, 4390, 4390, 4390, 4390, 4390} },
		{.cap = 0, .volt = 90000, .dyn_pwr = 6737,
			.lkg_pwr = {4630, 4630, 4630, 4630, 4630, 4630} },
		{.cap = 0, .volt = 92500, .dyn_pwr = 7398,
			.lkg_pwr = {4915, 4915, 4915, 4915, 4915, 4915} },
		{.cap = 0, .volt = 95000, .dyn_pwr = 8109,
			.lkg_pwr = {5200, 5200, 5200, 5200, 5200, 5200} },
		{.cap = 0, .volt = 97500, .dyn_pwr = 8854,
			.lkg_pwr = {5538, 5538, 5538, 5538, 5538, 5538} },
		{.cap = 0, .volt = 100000, .dyn_pwr = 9653,
			.lkg_pwr = {5877, 5877, 5877, 5877, 5877, 5877} },
		{.cap = 0, .volt = 102500, .dyn_pwr = 10488,
			.lkg_pwr = {6284, 6284, 6284, 6284, 6284, 6284} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
	},
};


struct upower_tbl upower_tbl_ll_SB = {
	.row = {
		{.cap = 468, .volt = 65000, .dyn_pwr = 34075,
			.lkg_pwr = {29003, 29003, 29003, 29003, 29003, 29003} },
		{.cap = 518, .volt = 67500, .dyn_pwr = 40262,
			.lkg_pwr = {30583, 30583, 30583, 30583, 30583, 30583} },
		{.cap = 566, .volt = 70000, .dyn_pwr = 46999,
			.lkg_pwr = {32164, 32164, 32164, 32164, 32164, 32164} },
		{.cap = 607, .volt = 72500, .dyn_pwr = 54289,
			.lkg_pwr = {33703, 33703, 33703, 33703, 33703, 33703} },
		{.cap = 647, .volt = 75000, .dyn_pwr = 62110,
			.lkg_pwr = {35242, 35242, 35242, 35242, 35242, 35242} },
		{.cap = 686, .volt = 77500, .dyn_pwr = 70540,
			.lkg_pwr = {36877, 36877, 36877, 36877, 36877, 36877} },
		{.cap = 723, .volt = 80000, .dyn_pwr = 79586,
			.lkg_pwr = {38513, 38513, 38513, 38513, 38513, 38513} },
		{.cap = 758, .volt = 82500, .dyn_pwr = 89095,
			.lkg_pwr = {40182, 40182, 40182, 40182, 40182, 40182} },
		{.cap = 794, .volt = 85000, .dyn_pwr = 99224,
			.lkg_pwr = {41850, 41850, 41850, 41850, 41850, 41850} },
		{.cap = 829, .volt = 87500, .dyn_pwr = 109979,
			.lkg_pwr = {43640, 43640, 43640, 43640, 43640, 43640} },
		{.cap = 864, .volt = 90000, .dyn_pwr = 121300,
			.lkg_pwr = {45429, 45429, 45429, 45429, 45429, 45429} },
		{.cap = 897, .volt = 92500, .dyn_pwr = 133177,
			.lkg_pwr = {47414, 47414, 47414, 47414, 47414, 47414} },
		{.cap = 929, .volt = 95000, .dyn_pwr = 145890,
			.lkg_pwr = {49400, 49400, 49400, 49400, 49400, 49400} },
		{.cap = 960, .volt = 97500, .dyn_pwr = 159199,
			.lkg_pwr = {51481, 51481, 51481, 51481, 51481, 51481} },
		{.cap = 993, .volt = 100000, .dyn_pwr = 173086,
			.lkg_pwr = {53561, 53561, 53561, 53561, 53561, 53561} },
		{.cap = 1024, .volt = 102500, .dyn_pwr = 187753,
			.lkg_pwr = {55659, 55659, 55659, 55659, 55659, 55659} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
		{{0}, {29003} },
	},
};

struct upower_tbl upower_tbl_cluster_ll_SB = {
	.row = {
		{.cap = 468, .volt = 65000, .dyn_pwr = 6367,
			.lkg_pwr = {31454, 31454, 31454, 31454, 31454, 31454} },
		{.cap = 518, .volt = 67500, .dyn_pwr = 7601,
			.lkg_pwr = {32035, 32035, 32035, 32035, 32035, 32035} },
		{.cap = 566, .volt = 70000, .dyn_pwr = 8974,
			.lkg_pwr = {32616, 32616, 32616, 32616, 32616, 32616} },
		{.cap = 607, .volt = 72500, .dyn_pwr = 10483,
			.lkg_pwr = {33860, 33860, 33860, 33860, 33860, 33860} },
		{.cap = 647, .volt = 75000, .dyn_pwr = 12126,
			.lkg_pwr = {35105, 35105, 35105, 35105, 35105, 35105} },
		{.cap = 686, .volt = 77500, .dyn_pwr = 13928,
			.lkg_pwr = {36566, 36566, 36566, 36566, 36566, 36566} },
		{.cap = 723, .volt = 80000, .dyn_pwr = 15885,
			.lkg_pwr = {38027, 38027, 38027, 38027, 38027, 38027} },
		{.cap = 758, .volt = 82500, .dyn_pwr = 17967,
			.lkg_pwr = {39752, 39752, 39752, 39752, 39752, 39752} },
		{.cap = 794, .volt = 85000, .dyn_pwr = 20212,
			.lkg_pwr = {41478, 41478, 41478, 41478, 41478, 41478} },
		{.cap = 829, .volt = 87500, .dyn_pwr = 22627,
			.lkg_pwr = {43703, 43703, 43703, 43703, 43703, 43703} },
		{.cap = 864, .volt = 90000, .dyn_pwr = 25216,
			.lkg_pwr = {45928, 45928, 45928, 45928, 45928, 45928} },
		{.cap = 897, .volt = 92500, .dyn_pwr = 27987,
			.lkg_pwr = {48314, 48314, 48314, 48314, 48314, 48314} },
		{.cap = 929, .volt = 95000, .dyn_pwr = 30944,
			.lkg_pwr = {50700, 50700, 50700, 50700, 50700, 50700} },
		{.cap = 960, .volt = 97500, .dyn_pwr = 34094,
			.lkg_pwr = {53660, 53660, 53660, 53660, 53660, 53660} },
		{.cap = 993, .volt = 100000, .dyn_pwr = 37443,
			.lkg_pwr = {56620, 56620, 56620, 56620, 56620, 56620} },
		{.cap = 1024, .volt = 102500, .dyn_pwr = 40996,
			.lkg_pwr = {60156, 60156, 60156, 60156, 60156, 60156} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
		{{0}, {31454} },
	},
};

struct upower_tbl upower_tbl_cci_SB = {
	.row = {
		{.cap = 0, .volt = 65000, .dyn_pwr = 1791,
			.lkg_pwr = {2863, 2863, 2863, 2863, 2863, 2863} },
		{.cap = 0, .volt = 67500, .dyn_pwr = 2136,
			.lkg_pwr = {2993, 2993, 2993, 2993, 2993, 2993} },
		{.cap = 0, .volt = 70000, .dyn_pwr = 2521,
			.lkg_pwr = {3122, 3122, 3122, 3122, 3122, 3122} },
		{.cap = 0, .volt = 72500, .dyn_pwr = 2946,
			.lkg_pwr = {3270, 3270, 3270, 3270, 3270, 3270} },
		{.cap = 0, .volt = 75000, .dyn_pwr = 3411,
			.lkg_pwr = {3417, 3417, 3417, 3417, 3417, 3417} },
		{.cap = 0, .volt = 77500, .dyn_pwr = 3917,
			.lkg_pwr = {3588, 3588, 3588, 3588, 3588, 3588} },
		{.cap = 0, .volt = 80000, .dyn_pwr = 4461,
			.lkg_pwr = {3760, 3760, 3760, 3760, 3760, 3760} },
		{.cap = 0, .volt = 82500, .dyn_pwr = 5050,
			.lkg_pwr = {3955, 3955, 3955, 3955, 3955, 3955} },
		{.cap = 0, .volt = 85000, .dyn_pwr = 5685,
			.lkg_pwr = {4151, 4151, 4151, 4151, 4151, 4151} },
		{.cap = 0, .volt = 87500, .dyn_pwr = 6360,
			.lkg_pwr = {4390, 4390, 4390, 4390, 4390, 4390} },
		{.cap = 0, .volt = 90000, .dyn_pwr = 7092,
			.lkg_pwr = {4630, 4630, 4630, 4630, 4630, 4630} },
		{.cap = 0, .volt = 92500, .dyn_pwr = 7876,
			.lkg_pwr = {4915, 4915, 4915, 4915, 4915, 4915} },
		{.cap = 0, .volt = 95000, .dyn_pwr = 8703,
			.lkg_pwr = {5200, 5200, 5200, 5200, 5200, 5200} },
		{.cap = 0, .volt = 97500, .dyn_pwr = 9594,
			.lkg_pwr = {5538, 5538, 5538, 5538, 5538, 5538} },
		{.cap = 0, .volt = 100000, .dyn_pwr = 10531,
			.lkg_pwr = {5877, 5877, 5877, 5877, 5877, 5877} },
		{.cap = 0, .volt = 102500, .dyn_pwr = 11535,
			.lkg_pwr = {6284, 6284, 6284, 6284, 6284, 6284} },
	},
	.lkg_idx = DEFAULT_LKG_IDX,
	.row_num = UPOWER_OPP_NUM,
	.nr_idle_states = NR_UPOWER_CSTATES,
	.idle_states = {
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
		{{0}, {2863} },
	},
};

#endif /* UNIFIED_POWER_DATA_MT6761H */
