
---------- Begin Simulation Statistics ----------
final_tick                               1241851725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 644619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1201745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   465.39                       # Real time elapsed on the host
host_tick_rate                             2668402853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   300000001                       # Number of instructions simulated
sim_ops                                     559281968                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.241852                       # Number of seconds simulated
sim_ticks                                1241851725500                       # Number of ticks simulated
system.cpu.Branches                          56937890                       # Number of branches fetched
system.cpu.committedInsts                   300000001                       # Number of instructions committed
system.cpu.committedOps                     559281968                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2483703451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2483703451                       # Number of busy cycles
system.cpu.num_cc_register_reads            276635916                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           188451020                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     47994382                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66735980                       # Number of float alu accesses
system.cpu.num_fp_insts                      66735980                       # number of float instructions
system.cpu.num_fp_register_reads             66447526                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              354107                       # number of times the floating registers were written
system.cpu.num_func_calls                     4268753                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             558437015                       # Number of integer alu accesses
system.cpu.num_int_insts                    558437015                       # number of integer instructions
system.cpu.num_int_register_reads          1077433864                       # number of times the integer registers were read
system.cpu.num_int_register_writes          413956724                       # number of times the integer registers were written
system.cpu.num_load_insts                    54272000                       # Number of load instructions
system.cpu.num_mem_refs                     143826314                       # number of memory refs
system.cpu.num_store_insts                   89554314                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                767223      0.14%      0.14% # Class of executed instruction
system.cpu.op_class::IntAlu                 413715844     73.97%     74.10% # Class of executed instruction
system.cpu.op_class::IntMult                    19379      0.00%     74.11% # Class of executed instruction
system.cpu.op_class::IntDiv                    967217      0.17%     74.28% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1542      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdAlu                     7388      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7014      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12163      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  34      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   6      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::MemRead                 53948676      9.65%     83.93% # Class of executed instruction
system.cpu.op_class::MemWrite                23176205      4.14%     88.07% # Class of executed instruction
system.cpu.op_class::FloatMemRead              323324      0.06%     88.13% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66378109     11.87%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  559326187                       # Class of executed instruction
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8325567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16684167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9554748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19110519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1148                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    134889850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        134889850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    134889850                       # number of overall hits
system.cpu.dcache.overall_hits::total       134889850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8892638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8892638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8892638                       # number of overall misses
system.cpu.dcache.overall_misses::total       8892638                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 695404425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 695404425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 695404425000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 695404425000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    143782488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    143782488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    143782488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    143782488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78200.015001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78200.015001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78200.015001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78200.015001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8688314                       # number of writebacks
system.cpu.dcache.writebacks::total           8688314                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8892638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8892638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8892638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8892638                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 686511787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 686511787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 686511787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 686511787000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77200.015001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77200.015001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77200.015001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77200.015001                       # average overall mshr miss latency
system.cpu.dcache.replacements                8892126                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     53886501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        53886501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9971820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9971820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     54272139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54272139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25857.982097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25857.982097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       385638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       385638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9586182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9586182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24857.982097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24857.982097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81003349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81003349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8507000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8507000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 685432604500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 685432604500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     89510349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     89510349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80572.775890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80572.775890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8507000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8507000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 676925604500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 676925604500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.095039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.095039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79572.775890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79572.775890                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.975428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           143782488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8892638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.168710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.975428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         296457614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        296457614                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    54272190                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    89554335                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        132511                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        198469                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    402788460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        402788460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    402788460                       # number of overall hits
system.cpu.icache.overall_hits::total       402788460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       663133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         663133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       663133                       # number of overall misses
system.cpu.icache.overall_misses::total        663133                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8769400500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8769400500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8769400500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8769400500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    403451593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    403451593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    403451593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    403451593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001644                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001644                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13224.195599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13224.195599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13224.195599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13224.195599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       662622                       # number of writebacks
system.cpu.icache.writebacks::total            662622                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       663133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       663133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       663133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       663133                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8106267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8106267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8106267500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8106267500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12224.195599                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12224.195599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12224.195599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12224.195599                       # average overall mshr miss latency
system.cpu.icache.replacements                 662622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    402788460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       402788460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       663133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        663133                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8769400500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8769400500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    403451593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    403451593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13224.195599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13224.195599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       663133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       663133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8106267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8106267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12224.195599                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12224.195599                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.672029                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           403451593                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            663133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            608.402225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.672029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         807566319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        807566319                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   403451647                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1241851725500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               661146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               536025                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1197171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              661146                       # number of overall hits
system.l2.overall_hits::.cpu.data              536025                       # number of overall hits
system.l2.overall_hits::total                 1197171                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8356613                       # number of demand (read+write) misses
system.l2.demand_misses::total                8358600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1987                       # number of overall misses
system.l2.overall_misses::.cpu.data           8356613                       # number of overall misses
system.l2.overall_misses::total               8358600                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    159958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 667525494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     667685452500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    159958500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 667525494000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    667685452500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           663133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8892638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9555771                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          663133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8892638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9555771                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.939723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874717                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.939723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874717                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80502.516356                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79879.909959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79880.057964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80502.516356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79879.909959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79880.057964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8317070                       # number of writebacks
system.l2.writebacks::total                   8317070                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8356613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8358600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8356613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8358600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140088500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 583959364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 584099452500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140088500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 583959364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 584099452500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.939723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.939723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70502.516356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69879.909959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69880.057964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70502.516356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69879.909959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69880.057964                       # average overall mshr miss latency
system.l2.replacements                        8326713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8688314                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8688314                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8688314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8688314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       662622                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           662622                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       662622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       662622                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            213481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                213481                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8293519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8293519                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 661921540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  661921540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8507000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8507000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.974905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79811.903729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79811.903729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8293519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8293519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 578986350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 578986350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.974905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69811.903729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69811.903729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         661146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             661146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    159958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    159958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       663133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         663133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80502.516356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80502.516356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140088500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140088500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70502.516356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70502.516356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        322544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            322544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        63094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           63094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5603954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5603954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       385638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        385638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88819.127017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88819.127017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        63094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        63094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4973014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4973014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78819.127017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78819.127017                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32687.604492                       # Cycle average of tags in use
system.l2.tags.total_refs                    19110516                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8359481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.286089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.964166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       166.685290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32417.955035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997547                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 161243625                       # Number of tag accesses
system.l2.tags.data_accesses                161243625                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8317070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8356606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004550266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       519408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       519408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24823228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7812126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8358600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8317070                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8358600                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8317070                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8358600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8317070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8358592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 516829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 519428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 519421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 519414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 519410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 519415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 519429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 519415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 522103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 519419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 519410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 519410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 519408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 519408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 519411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 519408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       519408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.092526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.023946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.776613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       519405    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        519408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       519408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.012557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.011813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.160752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516213     99.38%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.01%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3008      0.58%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        519408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               534950400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532292480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    430.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    428.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1241839190500                       # Total gap between requests
system.mem_ctrls.avgGap                      74470.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       127168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    534822784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    532291200                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 102401.919157296375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 430665572.240250527859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 428627016.470655143261                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1987                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8356613                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8317070                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58739000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 243351671250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30123023081250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29561.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29120.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3621831.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       127168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    534823232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     534950400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       127168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       127168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    532292480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    532292480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8356613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8358600                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8317070                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8317070                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       102402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    430665933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        430768335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       102402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       102402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    428628047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       428628047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    428628047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       102402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    430665933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       859396382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8358593                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8317050                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       522109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       522039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       522444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       522261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       522362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       522646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       522744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       522450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       522674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       522853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       522569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       522491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       522543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       522209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       522231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       521968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       519462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       519505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       519749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       519609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       519742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       519987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       520159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       519935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       520215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       520241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       519878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       519954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       519962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       519648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       519575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       519429                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             86686791500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           41792965000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       243410410250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10370.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29120.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7652805                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673574                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1349264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   790.980232                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   599.993113                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.886204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       176050     13.05%     13.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38283      2.84%     15.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48385      3.59%     19.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47300      3.51%     22.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34426      2.55%     25.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55463      4.11%     29.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31498      2.33%     31.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      5.32%     37.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     62.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1349264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             534949952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          532291200                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              430.767974                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              428.627016                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4820114040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2561951370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    29838452700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21705532560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 98030162880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 245243559060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 270350171040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  672549943650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.570245                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 696359626500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  41467920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 504024179000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4813630920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2558505510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    29841901320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21709468440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 98030162880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 244932412590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 270612189120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  672498270780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.528636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 697044689750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  41467920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 503339115750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8317070                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8497                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8293519                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8293519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65081                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25042767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25042767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25042767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1067242880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1067242880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1067242880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8358600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8358600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8358600                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         49958347000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43952717500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1048771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17005384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       662622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          213455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8507000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8507000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        663133                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       385638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1988888                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26677402                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              28666290                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     84848320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1125180928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1210029248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8326713                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532292480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17882484                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17881335     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1149      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17882484                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1241851725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        18906195500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         994699500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13338957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
