// Seed: 2273051866
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  tri0  id_8
);
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    inout tri id_4,
    input wire id_5,
    inout uwire id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9
    , id_23,
    input tri id_10,
    input wor id_11,
    input wand id_12,
    input tri id_13,
    input supply1 id_14,
    output wor id_15,
    input tri id_16,
    input supply1 id_17,
    output wire id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21
);
  always_ff force id_23 = 1;
  and (
      id_6,
      id_10,
      id_5,
      id_8,
      id_23,
      id_3,
      id_2,
      id_13,
      id_17,
      id_20,
      id_4,
      id_12,
      id_11,
      id_16,
      id_21,
      id_7,
      id_1,
      id_14
  );
  assign id_4 = id_19;
  module_0(
      id_20, id_11, id_19, id_6, id_11, id_2, id_13, id_19, id_19
  );
endmodule
